// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "reg16_pc_interface")
  (DATE "10/22/2020 16:30:03")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (490:490:490))
        (PORT datac (1007:1007:1007) (1010:1010:1010))
        (PORT datad (1109:1109:1109) (1114:1114:1114))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (490:490:490))
        (PORT datac (1067:1067:1067) (1050:1050:1050))
        (PORT datad (1104:1104:1104) (1109:1109:1109))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (500:500:500))
        (PORT datac (1192:1192:1192) (1163:1163:1163))
        (PORT datad (1105:1105:1105) (1110:1110:1110))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (479:479:479))
        (PORT datac (1007:1007:1007) (1000:1000:1000))
        (PORT datad (1103:1103:1103) (1107:1107:1107))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (455:455:455))
        (PORT datac (737:737:737) (757:757:757))
        (PORT datad (1442:1442:1442) (1445:1445:1445))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (489:489:489))
        (PORT datac (952:952:952) (935:935:935))
        (PORT datad (1449:1449:1449) (1453:1453:1453))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (488:488:488))
        (PORT datac (966:966:966) (955:955:955))
        (PORT datad (1447:1447:1447) (1451:1451:1451))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (464:464:464))
        (PORT datac (753:753:753) (767:767:767))
        (PORT datad (1444:1444:1444) (1448:1448:1448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1667:1667:1667) (1643:1643:1643))
        (PORT ena (1985:1985:1985) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (720:720:720))
        (PORT datab (826:826:826) (836:836:836))
        (PORT datad (1103:1103:1103) (1114:1114:1114))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (778:778:778))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (1103:1103:1103) (1113:1113:1113))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (753:753:753) (789:789:789))
        (PORT datad (749:749:749) (765:765:765))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (787:787:787) (801:801:801))
        (PORT datad (753:753:753) (770:770:770))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (811:811:811))
        (PORT datab (802:802:802) (835:835:835))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (818:818:818))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (756:756:756) (773:773:773))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (483:483:483))
        (PORT datac (1132:1132:1132) (1159:1159:1159))
        (PORT datad (1016:1016:1016) (1017:1017:1017))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (488:488:488))
        (PORT datab (1017:1017:1017) (994:994:994))
        (PORT datac (1131:1131:1131) (1158:1158:1158))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (464:464:464))
        (PORT datab (1174:1174:1174) (1194:1194:1194))
        (PORT datac (725:725:725) (745:745:745))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (460:460:460))
        (PORT datab (1174:1174:1174) (1194:1194:1194))
        (PORT datac (735:735:735) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1176:1176:1176) (1197:1197:1197))
        (PORT datac (1239:1239:1239) (1207:1207:1207))
        (PORT datad (411:411:411) (433:433:433))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (993:993:993))
        (PORT datac (1131:1131:1131) (1157:1157:1157))
        (PORT datad (430:430:430) (450:450:450))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1174:1174:1174) (1195:1195:1195))
        (PORT datac (726:726:726) (746:746:746))
        (PORT datad (406:406:406) (431:431:431))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1187:1187:1187))
        (PORT datab (1174:1174:1174) (1195:1195:1195))
        (PORT datac (404:404:404) (434:434:434))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (819:819:819))
        (PORT datac (442:442:442) (462:462:462))
        (PORT datad (1139:1139:1139) (1157:1157:1157))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (724:724:724) (743:743:743))
        (PORT datad (1110:1110:1110) (1116:1116:1116))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (820:820:820))
        (PORT datac (1276:1276:1276) (1250:1250:1250))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1283:1283:1283))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (785:785:785) (799:799:799))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1285:1285:1285))
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (770:770:770) (796:796:796))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1285:1285:1285))
        (PORT datab (806:806:806) (819:819:819))
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_EN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3431:3431:3431) (3238:3238:3238))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_RS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3310:3310:3310) (3003:3003:3003))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4948:4948:4948) (5148:5148:5148))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5140:5140:5140) (4939:4939:4939))
        (IOPATH i o (3674:3674:3674) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4883:4883:4883) (4603:4603:4603))
        (IOPATH i o (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3239:3239:3239) (3400:3400:3400))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3357:3357:3357) (3201:3201:3201))
        (IOPATH i o (2524:2524:2524) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3420:3420:3420) (3266:3266:3266))
        (IOPATH i o (2514:2514:2514) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3155:3155:3155) (2974:2974:2974))
        (IOPATH i o (2499:2499:2499) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3434:3434:3434) (3555:3555:3555))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3059:3059:3059) (3258:3258:3258))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3499:3499:3499) (3638:3638:3638))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4089:4089:4089) (3832:3832:3832))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4349:4349:4349) (4068:4068:4068))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4201:4201:4201) (3965:3965:3965))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[23\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (513:513:513) (446:446:446))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[22\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2818:2818:2818) (3033:3033:3033))
        (IOPATH i o (2569:2569:2569) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[21\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1093:1093:1093) (992:992:992))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[20\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2421:2421:2421) (2568:2568:2568))
        (IOPATH i o (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5133:5133:5133) (4648:4648:4648))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1434:1434:1434) (1349:1349:1349))
        (IOPATH i o (2600:2600:2600) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3182:3182:3182) (3051:3051:3051))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2066:2066:2066) (2090:2090:2090))
        (IOPATH i o (2590:2590:2590) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2652:2652:2652) (2495:2495:2495))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2543:2543:2543) (2389:2389:2389))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2423:2423:2423) (2292:2292:2292))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2878:2878:2878) (2757:2757:2757))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3769:3769:3769) (3406:3406:3406))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4128:4128:4128) (3754:3754:3754))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2548:2548:2548) (2513:2513:2513))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4100:4100:4100) (3928:3928:3928))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4105:4105:4105) (3723:3723:3723))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2098:2098:2098) (2021:2021:2021))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2506:2506:2506) (2346:2346:2346))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4188:4188:4188) (3809:3809:3809))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2661:2661:2661) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (356:356:356))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3552:3552:3552) (3747:3747:3747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (835:835:835))
        (PORT datac (3245:3245:3245) (3418:3418:3418))
        (PORT datad (474:474:474) (508:508:508))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (483:483:483))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3552:3552:3552) (3747:3747:3747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3057:3057:3057) (3196:3196:3196))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3057:3057:3057) (3196:3196:3196))
        (PORT datac (243:243:243) (321:321:321))
        (PORT datad (450:450:450) (482:482:482))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3057:3057:3057) (3196:3196:3196))
        (PORT datad (260:260:260) (324:324:324))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3274:3274:3274) (3454:3454:3454))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3951:3951:3951) (3830:3830:3830))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3951:3951:3951) (3830:3830:3830))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (727:727:727))
        (PORT datab (3272:3272:3272) (3452:3452:3452))
        (PORT datad (403:403:403) (426:426:426))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3057:3057:3057) (3196:3196:3196))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3552:3552:3552) (3747:3747:3747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3056:3056:3056) (3195:3195:3195))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (346:346:346))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3552:3552:3552) (3747:3747:3747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (352:352:352))
        (PORT datab (3056:3056:3056) (3195:3195:3195))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (3055:3055:3055) (3194:3194:3194))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (473:473:473))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datad (420:420:420) (446:446:446))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3552:3552:3552) (3747:3747:3747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (518:518:518))
        (PORT datab (3058:3058:3058) (3197:3197:3197))
        (PORT datac (675:675:675) (665:665:665))
        (PORT datad (419:419:419) (445:445:445))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3056:3056:3056) (3195:3195:3195))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2584:2584:2584))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (785:785:785) (800:800:800))
        (PORT datad (474:474:474) (508:508:508))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (286:286:286))
        (PORT datab (417:417:417) (407:407:407))
        (PORT datac (383:383:383) (376:376:376))
        (PORT datad (221:221:221) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (783:783:783) (797:797:797))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (2637:2637:2637) (2638:2638:2638))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (395:395:395) (419:419:419))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (310:310:310))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1415:1415:1415) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (349:349:349))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (PORT datab (273:273:273) (345:345:345))
        (PORT datad (424:424:424) (445:445:445))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (356:356:356))
        (PORT datab (281:281:281) (357:357:357))
        (PORT datac (568:568:568) (515:515:515))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1318:1318:1318) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (816:816:816))
        (PORT datab (3055:3055:3055) (3194:3194:3194))
        (PORT datac (246:246:246) (324:324:324))
        (PORT datad (449:449:449) (481:481:481))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (757:757:757))
        (PORT datab (4549:4549:4549) (4462:4462:4462))
        (PORT datac (676:676:676) (664:664:664))
        (PORT datad (4514:4514:4514) (4420:4420:4420))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (842:842:842))
        (PORT datac (655:655:655) (650:650:650))
        (PORT datad (1136:1136:1136) (1154:1154:1154))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (857:857:857))
        (PORT datab (1301:1301:1301) (1279:1279:1279))
        (PORT datac (1655:1655:1655) (1626:1626:1626))
        (PORT datad (1112:1112:1112) (1123:1123:1123))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1080:1080:1080))
        (PORT datab (1058:1058:1058) (1080:1080:1080))
        (PORT datad (1018:1018:1018) (1007:1007:1007))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (842:842:842) (877:877:877))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (960:960:960))
        (PORT datac (964:964:964) (945:945:945))
        (PORT datad (970:970:970) (961:961:961))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1100:1100:1100))
        (PORT datac (1217:1217:1217) (1153:1153:1153))
        (PORT datad (951:951:951) (892:892:892))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (397:397:397))
        (PORT datad (366:366:366) (344:344:344))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1585:1585:1585) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1285:1285:1285))
        (PORT datac (1254:1254:1254) (1218:1218:1218))
        (PORT datad (1442:1442:1442) (1444:1444:1444))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1291:1291:1291))
        (PORT datab (935:935:935) (872:872:872))
        (PORT datac (1257:1257:1257) (1221:1221:1221))
        (PORT datad (1450:1450:1450) (1454:1454:1454))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1535:1535:1535))
        (PORT datac (947:947:947) (930:930:930))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (983:983:983))
        (PORT datab (241:241:241) (278:278:278))
        (PORT datac (206:206:206) (246:246:246))
        (PORT datad (694:694:694) (662:662:662))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1667:1667:1667) (1643:1643:1643))
        (PORT ena (1985:1985:1985) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (782:782:782))
        (PORT datac (642:642:642) (649:649:649))
        (PORT datad (1103:1103:1103) (1113:1113:1113))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1102:1102:1102))
        (PORT datab (1251:1251:1251) (1184:1184:1184))
        (PORT datac (1239:1239:1239) (1191:1191:1191))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (817:817:817))
        (PORT datac (991:991:991) (981:981:981))
        (PORT datad (1099:1099:1099) (1104:1104:1104))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (856:856:856))
        (PORT datab (1304:1304:1304) (1281:1281:1281))
        (PORT datad (955:955:955) (895:895:895))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datab (1691:1691:1691) (1660:1660:1660))
        (PORT datad (1109:1109:1109) (1119:1119:1119))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (945:945:945))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1159:1159:1159) (1111:1111:1111))
        (PORT datad (984:984:984) (932:932:932))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (3114:3114:3114))
        (PORT datab (1035:1035:1035) (1031:1031:1031))
        (PORT datad (1013:1013:1013) (1002:1002:1002))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (868:868:868))
        (PORT datab (310:310:310) (389:389:389))
        (PORT datac (466:466:466) (503:503:503))
        (PORT datad (200:200:200) (225:225:225))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2969:2969:2969) (3118:3118:3118))
        (PORT datac (1052:1052:1052) (1053:1053:1053))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (867:867:867))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2580:2580:2580) (2590:2590:2590))
        (PORT datad (1212:1212:1212) (1138:1138:1138))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (355:355:355))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (569:569:569) (516:516:516))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1324:1324:1324) (1280:1280:1280))
        (PORT ena (1318:1318:1318) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (875:875:875))
        (PORT datab (779:779:779) (779:779:779))
        (PORT datac (438:438:438) (463:463:463))
        (PORT datad (371:371:371) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (505:505:505))
        (PORT datab (837:837:837) (858:858:858))
        (PORT datac (885:885:885) (828:828:828))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (1555:1555:1555) (1465:1465:1465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (760:760:760))
        (PORT datab (4547:4547:4547) (4459:4459:4459))
        (PORT datac (677:677:677) (665:665:665))
        (PORT datad (4512:4512:4512) (4418:4418:4418))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (529:529:529))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (485:485:485))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (488:488:488))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (491:491:491))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (491:491:491))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (487:487:487))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (490:490:490))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (495:495:495))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (483:483:483))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (849:849:849))
        (PORT datac (445:445:445) (487:487:487))
        (PORT datad (1135:1135:1135) (1153:1153:1153))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1667:1667:1667) (1643:1643:1643))
        (PORT ena (1985:1985:1985) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (467:467:467))
        (PORT datac (745:745:745) (757:757:757))
        (PORT datad (1103:1103:1103) (1113:1113:1113))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (865:865:865))
        (PORT datac (984:984:984) (978:978:978))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (PORT datab (1454:1454:1454) (1445:1445:1445))
        (PORT datad (1114:1114:1114) (1121:1121:1121))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (1455:1455:1455) (1445:1445:1445))
        (PORT datad (1104:1104:1104) (1114:1114:1114))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (518:518:518))
        (PORT datab (443:443:443) (425:425:425))
        (PORT datac (1685:1685:1685) (1668:1668:1668))
        (PORT datad (436:436:436) (459:459:459))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (724:724:724))
        (PORT datac (220:220:220) (264:264:264))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (754:754:754) (724:724:724))
        (PORT datac (221:221:221) (265:265:265))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (421:421:421))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (422:422:422))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (421:421:421))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (453:453:453) (484:484:484))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (294:294:294))
        (PORT datab (751:751:751) (721:721:721))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1373:1373:1373) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (PORT datab (885:885:885) (809:809:809))
        (PORT datac (400:400:400) (383:383:383))
        (PORT datad (1043:1043:1043) (1049:1049:1049))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (486:486:486))
        (PORT datab (816:816:816) (824:824:824))
        (PORT datac (222:222:222) (265:265:265))
        (PORT datad (688:688:688) (656:656:656))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2534:2534:2534) (2549:2549:2549))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (816:816:816))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (795:795:795) (829:829:829))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (793:793:793) (824:824:824))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (785:785:785) (821:821:821))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (801:801:801) (825:825:825))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (788:788:788) (829:829:829))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (804:804:804) (827:827:827))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (802:802:802) (823:823:823))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (651:651:651) (645:645:645))
        (PORT datad (440:440:440) (466:466:466))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (748:748:748))
        (PORT datab (1057:1057:1057) (1079:1079:1079))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (737:737:737) (748:748:748))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (1911:1911:1911) (1851:1851:1851))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (475:475:475) (488:488:488))
        (PORT datac (4449:4449:4449) (4340:4340:4340))
        (PORT datad (727:727:727) (718:718:718))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (630:630:630))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (406:406:406))
        (PORT datab (301:301:301) (378:378:378))
        (PORT datac (287:287:287) (364:364:364))
        (PORT datad (653:653:653) (612:612:612))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT ena (1592:1592:1592) (1510:1510:1510))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (370:370:370))
        (PORT datab (1885:1885:1885) (1802:1802:1802))
        (PORT datac (295:295:295) (379:379:379))
        (PORT datad (685:685:685) (694:694:694))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (369:369:369))
        (PORT datab (700:700:700) (651:651:651))
        (PORT datac (353:353:353) (344:344:344))
        (PORT datad (1243:1243:1243) (1197:1197:1197))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1064:1064:1064))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (753:753:753) (785:785:785))
        (PORT datad (1243:1243:1243) (1198:1198:1198))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2223:2223:2223) (2140:2140:2140))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (980:980:980))
        (PORT datac (455:455:455) (486:486:486))
        (PORT datad (1137:1137:1137) (1156:1156:1156))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1667:1667:1667) (1643:1643:1643))
        (PORT ena (1985:1985:1985) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (460:460:460))
        (PORT datac (707:707:707) (724:724:724))
        (PORT datad (1105:1105:1105) (1115:1115:1115))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1039:1039:1039))
        (PORT datab (1024:1024:1024) (1019:1019:1019))
        (PORT datac (456:456:456) (487:487:487))
        (PORT datad (1654:1654:1654) (1630:1630:1630))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (835:835:835) (859:859:859))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (701:701:701))
        (PORT clrn (1291:1291:1291) (1246:1246:1246))
        (PORT sload (1261:1261:1261) (1254:1254:1254))
        (PORT ena (1544:1544:1544) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (1651:1651:1651) (1612:1612:1612))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (400:400:400))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (4237:4237:4237) (4167:4167:4167))
        (PORT datad (739:739:739) (722:722:722))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (924:924:924) (851:851:851))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1907:1907:1907) (1854:1854:1854))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (365:365:365))
        (PORT datac (1271:1271:1271) (1244:1244:1244))
        (PORT datad (775:775:775) (798:798:798))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (285:285:285))
        (PORT datab (1029:1029:1029) (1008:1008:1008))
        (PORT datac (204:204:204) (243:243:243))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (835:835:835))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (750:750:750) (767:767:767))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (999:999:999))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datac (1654:1654:1654) (1625:1625:1625))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (866:866:866))
        (PORT datab (305:305:305) (384:384:384))
        (PORT datac (470:470:470) (507:507:507))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (867:867:867))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2581:2581:2581) (2590:2590:2590))
        (PORT datad (1211:1211:1211) (1138:1138:1138))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_3\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (1555:1555:1555) (1465:1465:1465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1023:1023:1023))
        (PORT datab (836:836:836) (857:857:857))
        (PORT datad (684:684:684) (664:664:664))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1277:1277:1277) (1251:1251:1251))
        (PORT datad (757:757:757) (760:760:760))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (786:786:786) (802:802:802))
        (PORT datad (748:748:748) (764:764:764))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (530:530:530))
        (PORT datab (741:741:741) (703:703:703))
        (PORT datad (454:454:454) (482:482:482))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (360:360:360))
        (PORT datac (1272:1272:1272) (1246:1246:1246))
        (PORT datad (1038:1038:1038) (1031:1031:1031))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (739:739:739) (752:752:752))
        (PORT datad (747:747:747) (763:763:763))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1290:1290:1290))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (1042:1042:1042) (1037:1037:1037))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1348:1348:1348) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1043:1043:1043) (1039:1039:1039))
        (PORT datad (752:752:752) (769:769:769))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1381:1381:1381) (1375:1375:1375))
        (PORT ena (1046:1046:1046) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (518:518:518))
        (PORT datac (437:437:437) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (813:813:813) (802:802:802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (757:757:757))
        (PORT datab (1176:1176:1176) (1197:1197:1197))
        (PORT datac (736:736:736) (764:764:764))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (863:863:863))
        (PORT datac (470:470:470) (507:507:507))
        (PORT datad (271:271:271) (344:344:344))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datac (208:208:208) (247:247:247))
        (PORT datad (864:864:864) (805:805:805))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (780:780:780))
        (PORT datac (428:428:428) (447:447:447))
        (PORT datad (1446:1446:1446) (1449:1449:1449))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (628:628:628))
        (PORT datab (1217:1217:1217) (1144:1144:1144))
        (PORT datac (1656:1656:1656) (1627:1627:1627))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (867:867:867))
        (PORT datab (504:504:504) (537:537:537))
        (PORT datac (2578:2578:2578) (2588:2588:2588))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (230:230:230) (260:260:260))
        (PORT datac (211:211:211) (239:239:239))
        (PORT datad (1215:1215:1215) (1142:1142:1142))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (1555:1555:1555) (1465:1465:1465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (944:944:944))
        (PORT datab (1105:1105:1105) (1091:1091:1091))
        (PORT datac (1305:1305:1305) (1279:1279:1279))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1220:1220:1220))
        (PORT datab (1175:1175:1175) (1196:1196:1196))
        (PORT datac (464:464:464) (484:484:484))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (480:480:480))
        (PORT datac (728:728:728) (740:740:740))
        (PORT datad (1444:1444:1444) (1447:1447:1447))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (490:490:490))
        (PORT datab (229:229:229) (259:259:259))
        (PORT datad (430:430:430) (455:455:455))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1175:1175:1175) (1195:1195:1195))
        (PORT datac (982:982:982) (970:970:970))
        (PORT datad (426:426:426) (449:449:449))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1466:1466:1466))
        (PORT datac (405:405:405) (429:429:429))
        (PORT datad (1450:1450:1450) (1455:1455:1455))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (774:774:774))
        (PORT datab (517:517:517) (528:528:528))
        (PORT datac (1131:1131:1131) (1157:1157:1157))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1077:1077:1077) (1031:1031:1031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (463:463:463))
        (PORT datac (1584:1584:1584) (1542:1542:1542))
        (PORT datad (1445:1445:1445) (1448:1448:1448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1510:1510:1510))
        (PORT ena (1392:1392:1392) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (364:364:364))
        (PORT datad (282:282:282) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1213:1213:1213) (1128:1128:1128))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (758:758:758))
        (PORT datab (1014:1014:1014) (1009:1009:1009))
        (PORT datac (677:677:677) (664:664:664))
        (PORT datad (952:952:952) (917:917:917))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2608:2608:2608) (2625:2625:2625))
        (PORT datac (467:467:467) (504:504:504))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2968:2968:2968) (3117:3117:3117))
        (PORT datab (1091:1091:1091) (1084:1084:1084))
        (PORT datac (469:469:469) (506:506:506))
        (PORT datad (1004:1004:1004) (993:993:993))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (866:866:866))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1009:1009:1009) (997:997:997))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (1555:1555:1555) (1465:1465:1465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1143:1143:1143))
        (PORT datac (751:751:751) (772:772:772))
        (PORT datad (1285:1285:1285) (1232:1232:1232))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1219:1219:1219))
        (PORT datab (452:452:452) (484:484:484))
        (PORT datac (1132:1132:1132) (1159:1159:1159))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (983:983:983))
        (PORT datab (243:243:243) (279:279:279))
        (PORT datac (206:206:206) (245:245:245))
        (PORT datad (694:694:694) (663:663:663))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (472:472:472))
        (PORT datac (1983:1983:1983) (1939:1939:1939))
        (PORT datad (1111:1111:1111) (1117:1117:1117))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (946:946:946))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (1156:1156:1156) (1108:1108:1108))
        (PORT datad (981:981:981) (929:929:929))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (802:802:802))
        (PORT datab (450:450:450) (485:485:485))
        (PORT datac (1130:1130:1130) (1157:1157:1157))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (472:472:472))
        (PORT datab (1037:1037:1037) (1035:1035:1035))
        (PORT datad (1101:1101:1101) (1106:1106:1106))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (685:685:685))
        (PORT datab (732:732:732) (723:723:723))
        (PORT datad (713:713:713) (728:728:728))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (499:499:499))
        (PORT datab (1173:1173:1173) (1193:1193:1193))
        (PORT datac (984:984:984) (972:972:972))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1607:1607:1607))
        (PORT datab (712:712:712) (703:703:703))
        (PORT datad (1103:1103:1103) (1108:1108:1108))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (508:508:508))
        (PORT datac (1132:1132:1132) (1159:1159:1159))
        (PORT datad (723:723:723) (736:736:736))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1723:1723:1723) (1697:1697:1697))
        (PORT ena (1036:1036:1036) (985:985:985))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (491:491:491))
        (PORT datac (981:981:981) (980:980:980))
        (PORT datad (1109:1109:1109) (1115:1115:1115))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1396:1396:1396) (1391:1391:1391))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (751:751:751) (765:765:765))
        (PORT datad (952:952:952) (942:942:942))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (813:813:813) (802:802:802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (2717:2717:2717) (2722:2722:2722))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (684:684:684) (681:681:681))
        (PORT datad (728:728:728) (718:718:718))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (663:663:663) (635:635:635))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (658:658:658) (736:736:736))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (857:857:857))
        (PORT datab (1301:1301:1301) (1278:1278:1278))
        (PORT datac (1654:1654:1654) (1625:1625:1625))
        (PORT datad (1113:1113:1113) (1123:1123:1123))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datab (747:747:747) (712:712:712))
        (PORT datad (982:982:982) (926:926:926))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1404:1404:1404) (1344:1344:1344))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (503:503:503))
        (PORT datac (687:687:687) (680:680:680))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (875:875:875) (903:903:903))
        (PORT ena (1437:1437:1437) (1439:1439:1439))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (1155:1155:1155) (1198:1198:1198))
        (PORT clrn (1382:1382:1382) (1372:1372:1372))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (944:944:944) (931:931:931))
        (PORT datac (1543:1543:1543) (1500:1500:1500))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (411:411:411))
        (PORT datab (1885:1885:1885) (1803:1803:1803))
        (PORT datac (411:411:411) (392:392:392))
        (PORT datad (257:257:257) (331:331:331))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (759:759:759))
        (PORT datab (4547:4547:4547) (4460:4460:4460))
        (PORT datac (677:677:677) (664:664:664))
        (PORT datad (4513:4513:4513) (4419:4419:4419))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1280:1280:1280) (1241:1241:1241))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (369:369:369))
        (PORT datab (4278:4278:4278) (4196:4196:4196))
        (PORT datac (687:687:687) (669:669:669))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (682:682:682))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4484:4484:4484) (4380:4380:4380))
        (PORT datab (4277:4277:4277) (4195:4195:4195))
        (PORT datac (685:685:685) (666:666:666))
        (PORT datad (736:736:736) (719:719:719))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (1652:1652:1652) (1617:1617:1617))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (4235:4235:4235) (4164:4164:4164))
        (PORT datad (737:737:737) (719:719:719))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (641:641:641))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (4435:4435:4435) (4313:4313:4313))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (759:759:759))
        (PORT datab (4547:4547:4547) (4460:4460:4460))
        (PORT datac (677:677:677) (664:664:664))
        (PORT datad (4513:4513:4513) (4419:4419:4419))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (472:472:472))
        (PORT datab (4542:4542:4542) (4455:4455:4455))
        (PORT datac (356:356:356) (341:341:341))
        (PORT datad (729:729:729) (719:719:719))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (862:862:862))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1129:1129:1129) (1135:1135:1135))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1045:1045:1045) (1051:1051:1051))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (411:411:411))
        (PORT datab (1487:1487:1487) (1441:1441:1441))
        (PORT datac (618:618:618) (589:589:589))
        (PORT datad (257:257:257) (331:331:331))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4483:4483:4483) (4378:4378:4378))
        (PORT datab (4279:4279:4279) (4198:4198:4198))
        (PORT datac (690:690:690) (671:671:671))
        (PORT datad (739:739:739) (722:722:722))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT asdata (2952:2952:2952) (2888:2888:2888))
        (PORT clrn (1551:1551:1551) (1461:1461:1461))
        (PORT ena (1355:1355:1355) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (4236:4236:4236) (4165:4165:4165))
        (PORT datad (738:738:738) (720:720:720))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (646:646:646) (616:616:616))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (830:830:830))
        (PORT datab (494:494:494) (511:511:511))
        (PORT datad (1140:1140:1140) (1159:1159:1159))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1667:1667:1667) (1643:1643:1643))
        (PORT ena (1985:1985:1985) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (489:489:489))
        (PORT datac (1566:1566:1566) (1520:1520:1520))
        (PORT datad (1102:1102:1102) (1112:1112:1112))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (468:468:468))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1709:1709:1709) (1690:1690:1690))
        (PORT sload (1303:1303:1303) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (371:371:371))
        (PORT datad (282:282:282) (347:347:347))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1605:1605:1605) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (793:793:793))
        (PORT datad (695:695:695) (711:711:711))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1673:1673:1673) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datad (747:747:747) (756:756:756))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1597:1597:1597) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (764:764:764))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (685:685:685) (665:665:665))
        (PORT datad (713:713:713) (719:719:719))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1027:1027:1027))
        (PORT datab (733:733:733) (747:747:747))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (739:739:739) (722:722:722))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (650:650:650) (621:621:621))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (657:657:657) (732:732:732))
        (PORT clrn (1371:1371:1371) (1362:1362:1362))
        (PORT sload (1897:1897:1897) (1986:1986:1986))
        (PORT ena (1038:1038:1038) (996:996:996))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2577:2577:2577) (2604:2604:2604))
        (PORT datad (475:475:475) (509:509:509))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1645:1645:1645))
        (PORT datab (710:710:710) (706:706:706))
        (PORT datac (992:992:992) (967:967:967))
        (PORT datad (667:667:667) (659:659:659))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1111:1111:1111) (1097:1097:1097))
        (PORT datac (2595:2595:2595) (2573:2573:2573))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_tdo_mux\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1308:1308:1308))
        (PORT datac (1067:1067:1067) (1059:1059:1059))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1047:1047:1047))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1072:1072:1072) (1066:1066:1066))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1047:1047:1047))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1073:1073:1073) (1066:1066:1066))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1047:1047:1047))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1073:1073:1073) (1067:1067:1067))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1089:1089:1089) (1047:1047:1047))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (391:391:391))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1117:1117:1117))
        (PORT datac (1085:1085:1085) (1098:1098:1098))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1049:1049:1049))
        (PORT datab (1081:1081:1081) (1076:1076:1076))
        (PORT datac (235:235:235) (276:276:276))
        (PORT datad (821:821:821) (854:854:854))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (390:390:390))
        (PORT datab (286:286:286) (364:364:364))
        (PORT datac (251:251:251) (333:333:333))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (273:273:273) (354:354:354))
        (PORT datad (679:679:679) (645:645:645))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1335:1335:1335) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (333:333:333))
        (PORT datad (254:254:254) (327:327:327))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (280:280:280) (354:354:354))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1114:1114:1114))
        (PORT datab (674:674:674) (646:646:646))
        (PORT datac (1087:1087:1087) (1100:1100:1100))
        (PORT datad (820:820:820) (853:853:853))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (284:284:284) (363:363:363))
        (PORT datac (252:252:252) (333:333:333))
        (PORT datad (280:280:280) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (667:667:667))
        (PORT datab (729:729:729) (738:738:738))
        (PORT datac (715:715:715) (730:730:730))
        (PORT datad (712:712:712) (729:729:729))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (271:271:271) (340:340:340))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (768:768:768))
        (PORT datab (709:709:709) (669:669:669))
        (PORT datac (243:243:243) (285:285:285))
        (PORT datad (814:814:814) (845:845:845))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (320:320:320))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2538:2538:2538) (2559:2559:2559))
        (PORT datad (816:816:816) (848:848:848))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1050:1050:1050))
        (PORT datab (1082:1082:1082) (1076:1076:1076))
        (PORT datac (236:236:236) (277:277:277))
        (PORT datad (821:821:821) (854:854:854))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (764:764:764))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (696:696:696) (708:708:708))
        (PORT datad (818:818:818) (850:850:850))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1116:1116:1116))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1087:1087:1087) (1100:1100:1100))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (234:234:234) (275:275:275))
        (PORT datad (823:823:823) (856:856:856))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1092:1092:1092) (1096:1096:1096))
        (PORT datac (1086:1086:1086) (1099:1099:1099))
        (PORT datad (823:823:823) (856:856:856))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (770:770:770))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (716:716:716) (731:731:731))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (926:926:926))
        (PORT datab (753:753:753) (754:754:754))
        (PORT datac (287:287:287) (367:367:367))
        (PORT datad (268:268:268) (339:339:339))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (394:394:394))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (653:653:653))
        (PORT datad (444:444:444) (467:467:467))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (274:274:274) (367:367:367))
        (PORT datad (303:303:303) (388:388:388))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (590:590:590))
        (PORT datab (458:458:458) (434:434:434))
        (PORT datac (196:196:196) (227:227:227))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1285:1285:1285))
        (PORT datab (1634:1634:1634) (1584:1584:1584))
        (PORT datac (1242:1242:1242) (1203:1203:1203))
        (PORT datad (1050:1050:1050) (1048:1048:1048))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1037:1037:1037) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (427:427:427))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1037:1037:1037) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (405:405:405))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1037:1037:1037) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (406:406:406))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1037:1037:1037) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (366:366:366))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1037:1037:1037) (986:986:986))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (361:361:361))
        (PORT datad (296:296:296) (381:381:381))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (430:430:430))
        (PORT datab (308:308:308) (399:399:399))
        (PORT datac (288:288:288) (375:375:375))
        (PORT datad (286:286:286) (366:366:366))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (515:515:515))
        (PORT datab (588:588:588) (551:551:551))
        (PORT datac (358:358:358) (343:343:343))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (516:516:516))
        (PORT datab (591:591:591) (555:555:555))
        (PORT datac (668:668:668) (653:653:653))
        (PORT datad (446:446:446) (469:469:469))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3056:3056:3056) (3093:3093:3093))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1016:1016:1016))
        (PORT datab (1295:1295:1295) (1257:1257:1257))
        (PORT datac (1613:1613:1613) (1567:1567:1567))
        (PORT datad (655:655:655) (628:628:628))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (612:612:612) (684:684:684))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1297:1297:1297) (1259:1259:1259))
        (PORT datad (979:979:979) (966:966:966))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1270:1270:1270))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1616:1616:1616) (1570:1570:1570))
        (PORT datad (655:655:655) (627:627:627))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (240:240:240) (278:278:278))
        (PORT datad (429:429:429) (448:448:448))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (433:433:433))
        (PORT datab (311:311:311) (402:402:402))
        (PORT datac (289:289:289) (377:377:377))
        (PORT datad (287:287:287) (367:367:367))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (459:459:459) (435:435:435))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (291:291:291) (367:367:367))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (609:609:609) (681:681:681))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (569:569:569))
        (PORT datab (239:239:239) (277:277:277))
        (PORT datad (404:404:404) (426:426:426))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (405:405:405))
        (PORT datac (286:286:286) (374:374:374))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (433:433:433))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (275:275:275) (368:368:368))
        (PORT datad (291:291:291) (366:366:366))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (547:547:547))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datad (430:430:430) (451:451:451))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (406:406:406))
        (PORT datab (455:455:455) (476:476:476))
        (PORT datac (287:287:287) (375:375:375))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (382:382:382))
        (PORT datab (309:309:309) (400:400:400))
        (PORT datac (288:288:288) (376:376:376))
        (PORT datad (302:302:302) (388:388:388))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (772:772:772))
        (PORT datab (239:239:239) (277:277:277))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1241:1241:1241))
        (PORT datad (1052:1052:1052) (1050:1050:1050))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1237:1237:1237))
        (PORT datab (772:772:772) (802:802:802))
        (PORT datad (1050:1050:1050) (1048:1048:1048))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3067:3067:3067) (3113:3113:3113))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (372:372:372))
        (PORT datac (286:286:286) (363:363:363))
        (PORT datad (686:686:686) (697:697:697))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datab (420:420:420) (395:395:395))
        (PORT datac (734:734:734) (705:705:705))
        (PORT datad (1641:1641:1641) (1592:1592:1592))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1594:1594:1594) (1560:1560:1560))
        (PORT datad (400:400:400) (383:383:383))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1250:1250:1250))
        (PORT datab (848:848:848) (866:866:866))
        (PORT datac (991:991:991) (966:966:966))
        (PORT datad (943:943:943) (932:932:932))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (404:404:404))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (536:536:536))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (990:990:990))
        (PORT datad (1070:1070:1070) (1083:1083:1083))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1289:1289:1289))
        (PORT datab (255:255:255) (289:289:289))
        (PORT datac (705:705:705) (684:684:684))
        (PORT datad (1111:1111:1111) (1124:1124:1124))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (930:930:930) (958:958:958))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (930:930:930) (958:958:958))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (PORT datab (480:480:480) (517:517:517))
        (PORT datac (274:274:274) (368:368:368))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (400:400:400))
        (PORT datab (1114:1114:1114) (1119:1119:1119))
        (PORT datac (1000:1000:1000) (993:993:993))
        (PORT datad (414:414:414) (438:438:438))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (930:930:930) (958:958:958))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (519:519:519))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (930:930:930) (958:958:958))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (930:930:930) (958:958:958))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (379:379:379))
        (PORT datab (317:317:317) (410:410:410))
        (PORT datac (423:423:423) (445:445:445))
        (PORT datad (465:465:465) (497:497:497))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (537:537:537))
        (PORT datab (483:483:483) (521:521:521))
        (PORT datac (278:278:278) (373:373:373))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (415:415:415))
        (PORT datab (485:485:485) (523:523:523))
        (PORT datac (281:281:281) (376:376:376))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1117:1117:1117) (1122:1122:1122))
        (PORT datac (994:994:994) (987:987:987))
        (PORT datad (1114:1114:1114) (1127:1127:1127))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (417:417:417))
        (PORT datac (365:365:365) (360:360:360))
        (PORT datad (467:467:467) (499:499:499))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2851:2851:2851) (2875:2875:2875))
        (PORT datab (1119:1119:1119) (1125:1125:1125))
        (PORT datac (993:993:993) (986:986:986))
        (PORT datad (1116:1116:1116) (1130:1130:1130))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (488:488:488) (527:527:527))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (385:385:385) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1288:1288:1288))
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (705:705:705) (685:685:685))
        (PORT datad (1109:1109:1109) (1122:1122:1122))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1072:1072:1072) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (673:673:673))
        (PORT datab (1115:1115:1115) (1119:1119:1119))
        (PORT datac (998:998:998) (991:991:991))
        (PORT datad (1110:1110:1110) (1123:1123:1123))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (485:485:485) (523:523:523))
        (PORT datac (281:281:281) (376:376:376))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (536:536:536))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (363:363:363) (357:357:357))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1072:1072:1072) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (415:415:415))
        (PORT datab (1299:1299:1299) (1272:1272:1272))
        (PORT datac (450:450:450) (492:492:492))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (319:319:319) (411:411:411))
        (PORT datad (466:466:466) (498:498:498))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (497:497:497))
        (PORT datab (450:450:450) (420:420:420))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1270:1270:1270) (1238:1238:1238))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1072:1072:1072) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (256:256:256) (289:289:289))
        (PORT datac (643:643:643) (638:638:638))
        (PORT datad (1115:1115:1115) (1129:1129:1129))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2205:2205:2205))
        (PORT datab (1022:1022:1022) (1017:1017:1017))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1709:1709:1709) (1690:1690:1690))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (484:484:484))
        (PORT datac (810:810:810) (823:823:823))
        (PORT datad (1115:1115:1115) (1122:1122:1122))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (811:811:811) (824:824:824))
        (PORT datad (1102:1102:1102) (1112:1112:1112))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1897:1897:1897))
        (PORT ena (1584:1584:1584) (1506:1506:1506))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (663:663:663) (658:658:658))
        (PORT datac (442:442:442) (483:483:483))
        (PORT datad (435:435:435) (458:458:458))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (391:391:391))
        (PORT datab (847:847:847) (864:864:864))
        (PORT datac (983:983:983) (977:977:977))
        (PORT datad (1080:1080:1080) (1080:1080:1080))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1722w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1012:1012:1012))
        (PORT datab (883:883:883) (915:915:915))
        (PORT datac (1024:1024:1024) (1036:1036:1036))
        (PORT datad (830:830:830) (856:856:856))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1143:1143:1143))
        (PORT datac (749:749:749) (770:770:770))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (808:808:808))
        (PORT datab (1136:1136:1136) (1144:1144:1144))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (1263:1263:1263) (1232:1232:1232))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT asdata (612:612:612) (685:685:685))
        (PORT ena (1359:1359:1359) (1305:1305:1305))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (739:739:739))
        (PORT datab (2914:2914:2914) (2939:2939:2939))
        (PORT datac (1072:1072:1072) (1088:1088:1088))
        (PORT datad (307:307:307) (387:387:387))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (685:685:685))
        (PORT datab (743:743:743) (763:763:763))
        (PORT datac (717:717:717) (698:698:698))
        (PORT datad (1388:1388:1388) (1363:1363:1363))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1315:1315:1315) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT asdata (612:612:612) (687:687:687))
        (PORT ena (1359:1359:1359) (1305:1305:1305))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (PORT datab (342:342:342) (433:433:433))
        (PORT datac (1073:1073:1073) (1088:1088:1088))
        (PORT datad (878:878:878) (830:830:830))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1315:1315:1315) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (357:357:357))
        (PORT datab (909:909:909) (868:868:868))
        (PORT datac (1075:1075:1075) (1090:1090:1090))
        (PORT datad (307:307:307) (396:396:396))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1315:1315:1315) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1359:1359:1359) (1305:1305:1305))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst8\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1040:1040:1040))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT asdata (610:610:610) (683:683:683))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT asdata (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT asdata (603:603:603) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT asdata (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT asdata (775:775:775) (798:798:798))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (PORT datab (685:685:685) (662:662:662))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (482:482:482))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4906:4906:4906) (4812:4812:4812))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4906:4906:4906) (4812:4812:4812))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4906:4906:4906) (4812:4812:4812))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (679:679:679))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (1704:1704:1704) (1722:1722:1722))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4906:4906:4906) (4812:4812:4812))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4907:4907:4907) (4812:4812:4812))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4907:4907:4907) (4813:4813:4813))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4907:4907:4907) (4813:4813:4813))
        (PORT sload (1032:1032:1032) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (480:480:480))
        (PORT datab (721:721:721) (724:724:724))
        (PORT datad (435:435:435) (455:455:455))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (710:710:710))
        (PORT datab (449:449:449) (471:471:471))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (395:395:395))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst\|inst\|inst24\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3150:3150:3150) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1817w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1070:1070:1070) (1082:1082:1082))
        (PORT datac (859:859:859) (895:895:895))
        (PORT datad (823:823:823) (849:849:849))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4458:4458:4458))
        (PORT d[1] (4563:4563:4563) (4458:4458:4458))
        (PORT d[2] (4563:4563:4563) (4458:4458:4458))
        (PORT d[3] (4563:4563:4563) (4458:4458:4458))
        (PORT d[4] (4563:4563:4563) (4458:4458:4458))
        (PORT d[5] (4036:4036:4036) (3982:3982:3982))
        (PORT d[6] (4036:4036:4036) (3982:3982:3982))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4036:4036:4036) (3982:3982:3982))
        (PORT d[9] (4036:4036:4036) (3982:3982:3982))
        (PORT d[10] (4036:4036:4036) (3982:3982:3982))
        (PORT d[11] (4036:4036:4036) (3982:3982:3982))
        (PORT d[12] (4036:4036:4036) (3982:3982:3982))
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1593:1593:1593))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2024:2024:2024))
        (PORT d[1] (3763:3763:3763) (3731:3731:3731))
        (PORT d[2] (1913:1913:1913) (1840:1840:1840))
        (PORT d[3] (1682:1682:1682) (1616:1616:1616))
        (PORT d[4] (3650:3650:3650) (3566:3566:3566))
        (PORT d[5] (1355:1355:1355) (1320:1320:1320))
        (PORT d[6] (3529:3529:3529) (3452:3452:3452))
        (PORT d[7] (4939:4939:4939) (4830:4830:4830))
        (PORT d[8] (3498:3498:3498) (3371:3371:3371))
        (PORT d[9] (4530:4530:4530) (4534:4534:4534))
        (PORT d[10] (7080:7080:7080) (6818:6818:6818))
        (PORT d[11] (3564:3564:3564) (3441:3441:3441))
        (PORT d[12] (4182:4182:4182) (4032:4032:4032))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2826:2826:2826))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (3877:3877:3877) (3832:3832:3832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (830:830:830) (856:856:856))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1712w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1013:1013:1013))
        (PORT datab (1063:1063:1063) (1074:1074:1074))
        (PORT datac (846:846:846) (880:880:880))
        (PORT datad (830:830:830) (856:856:856))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1806w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1497:1497:1497))
        (PORT datac (788:788:788) (812:812:812))
        (PORT datad (979:979:979) (964:964:964))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3950:3950:3950))
        (PORT d[1] (4012:4012:4012) (3950:3950:3950))
        (PORT d[2] (4012:4012:4012) (3950:3950:3950))
        (PORT d[3] (4012:4012:4012) (3950:3950:3950))
        (PORT d[4] (4012:4012:4012) (3950:3950:3950))
        (PORT d[5] (4667:4667:4667) (4580:4580:4580))
        (PORT d[6] (4667:4667:4667) (4580:4580:4580))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4667:4667:4667) (4580:4580:4580))
        (PORT d[9] (4667:4667:4667) (4580:4580:4580))
        (PORT d[10] (4667:4667:4667) (4580:4580:4580))
        (PORT d[11] (4667:4667:4667) (4580:4580:4580))
        (PORT d[12] (4667:4667:4667) (4580:4580:4580))
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2836:2836:2836))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3080:3080:3080))
        (PORT d[1] (2630:2630:2630) (2544:2544:2544))
        (PORT d[2] (2613:2613:2613) (2586:2586:2586))
        (PORT d[3] (2996:2996:2996) (2948:2948:2948))
        (PORT d[4] (3694:3694:3694) (3530:3530:3530))
        (PORT d[5] (7406:7406:7406) (7109:7109:7109))
        (PORT d[6] (2913:2913:2913) (2854:2854:2854))
        (PORT d[7] (4024:4024:4024) (3969:3969:3969))
        (PORT d[8] (2396:2396:2396) (2330:2330:2330))
        (PORT d[9] (5331:5331:5331) (5310:5310:5310))
        (PORT d[10] (6691:6691:6691) (6433:6433:6433))
        (PORT d[11] (3393:3393:3393) (3254:3254:3254))
        (PORT d[12] (2585:2585:2585) (2516:2516:2516))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2283:2283:2283))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (PORT d[0] (4317:4317:4317) (4303:4303:4303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1019:1019:1019))
        (PORT datab (1067:1067:1067) (1079:1079:1079))
        (PORT datac (854:854:854) (889:889:889))
        (PORT datad (825:825:825) (852:852:852))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1495:1495:1495))
        (PORT datac (792:792:792) (817:817:817))
        (PORT datad (980:980:980) (966:966:966))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4598:4598:4598))
        (PORT d[1] (4676:4676:4676) (4598:4598:4598))
        (PORT d[2] (4676:4676:4676) (4598:4598:4598))
        (PORT d[3] (4676:4676:4676) (4598:4598:4598))
        (PORT d[4] (4676:4676:4676) (4598:4598:4598))
        (PORT d[5] (4593:4593:4593) (4496:4496:4496))
        (PORT d[6] (4593:4593:4593) (4496:4496:4496))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4593:4593:4593) (4496:4496:4496))
        (PORT d[9] (4593:4593:4593) (4496:4496:4496))
        (PORT d[10] (4593:4593:4593) (4496:4496:4496))
        (PORT d[11] (4593:4593:4593) (4496:4496:4496))
        (PORT d[12] (4593:4593:4593) (4496:4496:4496))
        (PORT clk (2181:2181:2181) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2204:2204:2204))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2349:2349:2349))
        (PORT d[1] (3115:3115:3115) (3108:3108:3108))
        (PORT d[2] (2299:2299:2299) (2223:2223:2223))
        (PORT d[3] (3411:3411:3411) (3406:3406:3406))
        (PORT d[4] (2950:2950:2950) (2891:2891:2891))
        (PORT d[5] (2213:2213:2213) (2136:2136:2136))
        (PORT d[6] (2940:2940:2940) (2890:2890:2890))
        (PORT d[7] (4302:4302:4302) (4220:4220:4220))
        (PORT d[8] (2844:2844:2844) (2739:2739:2739))
        (PORT d[9] (4882:4882:4882) (4897:4897:4897))
        (PORT d[10] (6412:6412:6412) (6171:6171:6171))
        (PORT d[11] (2872:2872:2872) (2760:2760:2760))
        (PORT d[12] (3546:3546:3546) (3428:3428:3428))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2523:2523:2523))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (PORT d[0] (3069:3069:3069) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1397:1397:1397) (1407:1407:1407))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1702w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1016:1016:1016))
        (PORT datab (1065:1065:1065) (1077:1077:1077))
        (PORT datac (850:850:850) (885:885:885))
        (PORT datad (827:827:827) (853:853:853))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1795w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1080:1080:1080))
        (PORT datac (857:857:857) (892:892:892))
        (PORT datad (824:824:824) (850:850:850))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4411:4411:4411))
        (PORT d[1] (4518:4518:4518) (4411:4411:4411))
        (PORT d[2] (4518:4518:4518) (4411:4411:4411))
        (PORT d[3] (4518:4518:4518) (4411:4411:4411))
        (PORT d[4] (4518:4518:4518) (4411:4411:4411))
        (PORT d[5] (4039:4039:4039) (3987:3987:3987))
        (PORT d[6] (4039:4039:4039) (3987:3987:3987))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4039:4039:4039) (3987:3987:3987))
        (PORT d[9] (4039:4039:4039) (3987:3987:3987))
        (PORT d[10] (4039:4039:4039) (3987:3987:3987))
        (PORT d[11] (4039:4039:4039) (3987:3987:3987))
        (PORT d[12] (4039:4039:4039) (3987:3987:3987))
        (PORT clk (2199:2199:2199) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1916:1916:1916))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2039:2039:2039))
        (PORT d[1] (3422:3422:3422) (3405:3405:3405))
        (PORT d[2] (1942:1942:1942) (1879:1879:1879))
        (PORT d[3] (3731:3731:3731) (3709:3709:3709))
        (PORT d[4] (3287:3287:3287) (3216:3216:3216))
        (PORT d[5] (3210:3210:3210) (3094:3094:3094))
        (PORT d[6] (3251:3251:3251) (3187:3187:3187))
        (PORT d[7] (4601:4601:4601) (4510:4510:4510))
        (PORT d[8] (3161:3161:3161) (3044:3044:3044))
        (PORT d[9] (5174:5174:5174) (5183:5183:5183))
        (PORT d[10] (6734:6734:6734) (6482:6482:6482))
        (PORT d[11] (3221:3221:3221) (3104:3104:3104))
        (PORT d[12] (3872:3872:3872) (3744:3744:3744))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (3748:3748:3748))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (3865:3865:3865) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1375:1375:1375))
        (PORT datab (1313:1313:1313) (1302:1302:1302))
        (PORT datac (1881:1881:1881) (1814:1814:1814))
        (PORT datad (690:690:690) (649:649:649))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (877:877:877))
        (PORT datab (1315:1315:1315) (1303:1303:1303))
        (PORT datac (1786:1786:1786) (1662:1662:1662))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1662w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1023:1023:1023))
        (PORT datab (1070:1070:1070) (1082:1082:1082))
        (PORT datac (860:860:860) (895:895:895))
        (PORT datad (822:822:822) (849:849:849))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1751w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1498:1498:1498))
        (PORT datac (788:788:788) (812:812:812))
        (PORT datad (978:978:978) (963:963:963))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (4949:4949:4949))
        (PORT d[1] (5035:5035:5035) (4949:4949:4949))
        (PORT d[2] (5035:5035:5035) (4949:4949:4949))
        (PORT d[3] (5035:5035:5035) (4949:4949:4949))
        (PORT d[4] (5035:5035:5035) (4949:4949:4949))
        (PORT d[5] (5033:5033:5033) (4935:4935:4935))
        (PORT d[6] (5033:5033:5033) (4935:4935:4935))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5033:5033:5033) (4935:4935:4935))
        (PORT d[9] (5033:5033:5033) (4935:4935:4935))
        (PORT d[10] (5033:5033:5033) (4935:4935:4935))
        (PORT d[11] (5033:5033:5033) (4935:4935:4935))
        (PORT d[12] (5033:5033:5033) (4935:4935:4935))
        (PORT clk (2227:2227:2227) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (1987:1987:1987))
        (PORT clk (2218:2218:2218) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3047:3047:3047))
        (PORT d[1] (2799:2799:2799) (2700:2700:2700))
        (PORT d[2] (1689:1689:1689) (1653:1653:1653))
        (PORT d[3] (2752:2752:2752) (2722:2722:2722))
        (PORT d[4] (3221:3221:3221) (3115:3115:3115))
        (PORT d[5] (3879:3879:3879) (3671:3671:3671))
        (PORT d[6] (3174:3174:3174) (3084:3084:3084))
        (PORT d[7] (2239:2239:2239) (2175:2175:2175))
        (PORT d[8] (2979:2979:2979) (2893:2893:2893))
        (PORT d[9] (3230:3230:3230) (3118:3118:3118))
        (PORT d[10] (4377:4377:4377) (4217:4217:4217))
        (PORT d[11] (1617:1617:1617) (1578:1578:1578))
        (PORT d[12] (2863:2863:2863) (2788:2788:2788))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1777:1777:1777))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (PORT d[0] (3291:3291:3291) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1682w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1017:1017:1017))
        (PORT datab (1066:1066:1066) (1077:1077:1077))
        (PORT datac (851:851:851) (886:886:886))
        (PORT datad (826:826:826) (853:853:853))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1773w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1081:1081:1081))
        (PORT datac (857:857:857) (893:893:893))
        (PORT datad (823:823:823) (850:850:850))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2939:2939:2939))
        (PORT d[1] (3094:3094:3094) (2939:2939:2939))
        (PORT d[2] (3094:3094:3094) (2939:2939:2939))
        (PORT d[3] (3094:3094:3094) (2939:2939:2939))
        (PORT d[4] (3094:3094:3094) (2939:2939:2939))
        (PORT d[5] (2844:2844:2844) (2708:2708:2708))
        (PORT d[6] (2844:2844:2844) (2708:2708:2708))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2844:2844:2844) (2708:2708:2708))
        (PORT d[9] (2844:2844:2844) (2708:2708:2708))
        (PORT d[10] (2844:2844:2844) (2708:2708:2708))
        (PORT d[11] (2844:2844:2844) (2708:2708:2708))
        (PORT d[12] (2844:2844:2844) (2708:2708:2708))
        (PORT clk (2214:2214:2214) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2065:2065:2065))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3826:3826:3826))
        (PORT d[1] (3377:3377:3377) (3337:3337:3337))
        (PORT d[2] (2885:2885:2885) (2777:2777:2777))
        (PORT d[3] (2278:2278:2278) (2201:2201:2201))
        (PORT d[4] (4204:4204:4204) (4071:4071:4071))
        (PORT d[5] (3480:3480:3480) (3344:3344:3344))
        (PORT d[6] (3494:3494:3494) (3363:3363:3363))
        (PORT d[7] (3174:3174:3174) (3210:3210:3210))
        (PORT d[8] (3467:3467:3467) (3338:3338:3338))
        (PORT d[9] (4273:4273:4273) (4204:4204:4204))
        (PORT d[10] (3211:3211:3211) (3111:3111:3111))
        (PORT d[11] (4092:4092:4092) (3930:3930:3930))
        (PORT d[12] (2545:2545:2545) (2464:2464:2464))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4631:4631:4631))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (3232:3232:3232) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1019:1019:1019))
        (PORT datab (1067:1067:1067) (1079:1079:1079))
        (PORT datac (855:855:855) (890:890:890))
        (PORT datad (825:825:825) (852:852:852))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1075:1075:1075))
        (PORT datac (847:847:847) (882:882:882))
        (PORT datad (830:830:830) (855:855:855))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2328:2328:2328))
        (PORT d[1] (2466:2466:2466) (2328:2328:2328))
        (PORT d[2] (2466:2466:2466) (2328:2328:2328))
        (PORT d[3] (2466:2466:2466) (2328:2328:2328))
        (PORT d[4] (2466:2466:2466) (2328:2328:2328))
        (PORT d[5] (2525:2525:2525) (2392:2392:2392))
        (PORT d[6] (2525:2525:2525) (2392:2392:2392))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2525:2525:2525) (2392:2392:2392))
        (PORT d[9] (2525:2525:2525) (2392:2392:2392))
        (PORT d[10] (2525:2525:2525) (2392:2392:2392))
        (PORT d[11] (2525:2525:2525) (2392:2392:2392))
        (PORT d[12] (2525:2525:2525) (2392:2392:2392))
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2123:2123:2123))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3882:3882:3882))
        (PORT d[1] (3368:3368:3368) (3334:3334:3334))
        (PORT d[2] (2201:2201:2201) (2122:2122:2122))
        (PORT d[3] (2281:2281:2281) (2207:2207:2207))
        (PORT d[4] (4213:4213:4213) (4077:4077:4077))
        (PORT d[5] (2223:2223:2223) (2147:2147:2147))
        (PORT d[6] (3495:3495:3495) (3363:3363:3363))
        (PORT d[7] (4821:4821:4821) (4803:4803:4803))
        (PORT d[8] (3477:3477:3477) (3352:3352:3352))
        (PORT d[9] (4262:4262:4262) (4190:4190:4190))
        (PORT d[10] (3199:3199:3199) (3099:3099:3099))
        (PORT d[11] (4376:4376:4376) (4205:4205:4205))
        (PORT d[12] (2586:2586:2586) (2504:2504:2504))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2403:2403:2403))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (2352:2352:2352) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1672w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1023:1023:1023))
        (PORT datab (1070:1070:1070) (1082:1082:1082))
        (PORT datac (860:860:860) (896:896:896))
        (PORT datad (821:821:821) (848:848:848))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1762w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1076:1076:1076))
        (PORT datac (848:848:848) (883:883:883))
        (PORT datad (828:828:828) (854:854:854))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2637:2637:2637))
        (PORT d[1] (2790:2790:2790) (2637:2637:2637))
        (PORT d[2] (2790:2790:2790) (2637:2637:2637))
        (PORT d[3] (2790:2790:2790) (2637:2637:2637))
        (PORT d[4] (2790:2790:2790) (2637:2637:2637))
        (PORT d[5] (2852:2852:2852) (2718:2718:2718))
        (PORT d[6] (2852:2852:2852) (2718:2718:2718))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2852:2852:2852) (2718:2718:2718))
        (PORT d[9] (2852:2852:2852) (2718:2718:2718))
        (PORT d[10] (2852:2852:2852) (2718:2718:2718))
        (PORT d[11] (2852:2852:2852) (2718:2718:2718))
        (PORT d[12] (2852:2852:2852) (2718:2718:2718))
        (PORT clk (2210:2210:2210) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1786:1786:1786))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3554:3554:3554))
        (PORT d[1] (3654:3654:3654) (3585:3585:3585))
        (PORT d[2] (2829:2829:2829) (2722:2722:2722))
        (PORT d[3] (2345:2345:2345) (2268:2268:2268))
        (PORT d[4] (4203:4203:4203) (4071:4071:4071))
        (PORT d[5] (3512:3512:3512) (3374:3374:3374))
        (PORT d[6] (3512:3512:3512) (3378:3378:3378))
        (PORT d[7] (4509:4509:4509) (4505:4505:4505))
        (PORT d[8] (3468:3468:3468) (3342:3342:3342))
        (PORT d[9] (4266:4266:4266) (4193:4193:4193))
        (PORT d[10] (3235:3235:3235) (3134:3134:3134))
        (PORT d[11] (4059:4059:4059) (3898:3898:3898))
        (PORT d[12] (2506:2506:2506) (2424:2424:2424))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3344:3344:3344))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (PORT d[0] (4159:4159:4159) (3922:3922:3922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1950:1950:1950))
        (PORT datab (1711:1711:1711) (1702:1702:1702))
        (PORT datac (685:685:685) (645:645:645))
        (PORT datad (1175:1175:1175) (1065:1065:1065))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1944:1944:1944))
        (PORT datab (1686:1686:1686) (1646:1646:1646))
        (PORT datac (871:871:871) (809:809:809))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (790:790:790) (814:814:814))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1304:1304:1304))
        (PORT datab (1452:1452:1452) (1347:1347:1347))
        (PORT datad (319:319:319) (398:398:398))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1716:1716:1716))
        (PORT d[1] (1775:1775:1775) (1716:1716:1716))
        (PORT d[2] (1775:1775:1775) (1716:1716:1716))
        (PORT d[3] (1775:1775:1775) (1716:1716:1716))
        (PORT d[4] (1775:1775:1775) (1716:1716:1716))
        (PORT d[5] (1709:1709:1709) (1660:1660:1660))
        (PORT d[6] (1709:1709:1709) (1660:1660:1660))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1709:1709:1709) (1660:1660:1660))
        (PORT d[9] (1709:1709:1709) (1660:1660:1660))
        (PORT d[10] (1709:1709:1709) (1660:1660:1660))
        (PORT d[11] (1709:1709:1709) (1660:1660:1660))
        (PORT d[12] (1709:1709:1709) (1660:1660:1660))
        (PORT clk (2171:2171:2171) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3005:3005:3005))
        (PORT clk (2167:2167:2167) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3440:3440:3440))
        (PORT d[1] (3084:3084:3084) (3055:3055:3055))
        (PORT d[2] (3962:3962:3962) (3771:3771:3771))
        (PORT d[3] (4192:4192:4192) (4071:4071:4071))
        (PORT d[4] (3779:3779:3779) (3678:3678:3678))
        (PORT d[5] (4136:4136:4136) (3905:3905:3905))
        (PORT d[6] (3887:3887:3887) (3675:3675:3675))
        (PORT d[7] (3239:3239:3239) (3274:3274:3274))
        (PORT d[8] (3838:3838:3838) (3634:3634:3634))
        (PORT d[9] (3340:3340:3340) (3293:3293:3293))
        (PORT d[10] (4249:4249:4249) (3975:3975:3975))
        (PORT d[11] (4133:4133:4133) (3919:3919:3919))
        (PORT d[12] (4132:4132:4132) (3910:3910:3910))
        (PORT clk (2163:2163:2163) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3416:3416:3416))
        (PORT clk (2163:2163:2163) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (PORT d[0] (3932:3932:3932) (3748:3748:3748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2298:2298:2298))
        (PORT d[1] (2439:2439:2439) (2298:2298:2298))
        (PORT d[2] (2439:2439:2439) (2298:2298:2298))
        (PORT d[3] (2439:2439:2439) (2298:2298:2298))
        (PORT d[4] (2439:2439:2439) (2298:2298:2298))
        (PORT d[5] (2492:2492:2492) (2360:2360:2360))
        (PORT d[6] (2492:2492:2492) (2360:2360:2360))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2492:2492:2492) (2360:2360:2360))
        (PORT d[9] (2492:2492:2492) (2360:2360:2360))
        (PORT d[10] (2492:2492:2492) (2360:2360:2360))
        (PORT d[11] (2492:2492:2492) (2360:2360:2360))
        (PORT d[12] (2492:2492:2492) (2360:2360:2360))
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2277:2277:2277))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3858:3858:3858))
        (PORT d[1] (3682:3682:3682) (3633:3633:3633))
        (PORT d[2] (1962:1962:1962) (1897:1897:1897))
        (PORT d[3] (2003:2003:2003) (1940:1940:1940))
        (PORT d[4] (4210:4210:4210) (4071:4071:4071))
        (PORT d[5] (2527:2527:2527) (2430:2430:2430))
        (PORT d[6] (3808:3808:3808) (3664:3664:3664))
        (PORT d[7] (4861:4861:4861) (4841:4841:4841))
        (PORT d[8] (3817:3817:3817) (3673:3673:3673))
        (PORT d[9] (4596:4596:4596) (4512:4512:4512))
        (PORT d[10] (3501:3501:3501) (3388:3388:3388))
        (PORT d[11] (4392:4392:4392) (4221:4221:4221))
        (PORT d[12] (2554:2554:2554) (2473:2473:2473))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2430:2430:2430))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (PORT d[0] (2944:2944:2944) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1952:1952:1952))
        (PORT datab (2486:2486:2486) (2351:2351:2351))
        (PORT datac (1670:1670:1670) (1671:1671:1671))
        (PORT datad (1303:1303:1303) (1223:1223:1223))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4314:4314:4314))
        (PORT d[1] (4383:4383:4383) (4314:4314:4314))
        (PORT d[2] (4383:4383:4383) (4314:4314:4314))
        (PORT d[3] (4383:4383:4383) (4314:4314:4314))
        (PORT d[4] (4383:4383:4383) (4314:4314:4314))
        (PORT d[5] (4649:4649:4649) (4560:4560:4560))
        (PORT d[6] (4649:4649:4649) (4560:4560:4560))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4649:4649:4649) (4560:4560:4560))
        (PORT d[9] (4649:4649:4649) (4560:4560:4560))
        (PORT d[10] (4649:4649:4649) (4560:4560:4560))
        (PORT d[11] (4649:4649:4649) (4560:4560:4560))
        (PORT d[12] (4649:4649:4649) (4560:4560:4560))
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1915:1915:1915))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3718:3718:3718))
        (PORT d[1] (2481:2481:2481) (2374:2374:2374))
        (PORT d[2] (2042:2042:2042) (1995:1995:1995))
        (PORT d[3] (3725:3725:3725) (3677:3677:3677))
        (PORT d[4] (4334:4334:4334) (4150:4150:4150))
        (PORT d[5] (3549:3549:3549) (3352:3352:3352))
        (PORT d[6] (2832:2832:2832) (2749:2749:2749))
        (PORT d[7] (4230:4230:4230) (4253:4253:4253))
        (PORT d[8] (2579:2579:2579) (2495:2495:2495))
        (PORT d[9] (2888:2888:2888) (2786:2786:2786))
        (PORT d[10] (4061:4061:4061) (3915:3915:3915))
        (PORT d[11] (3274:3274:3274) (3170:3170:3170))
        (PORT d[12] (2524:2524:2524) (2457:2457:2457))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4396:4396:4396))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (2356:2356:2356) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1710:1710:1710))
        (PORT d[1] (1762:1762:1762) (1710:1710:1710))
        (PORT d[2] (1762:1762:1762) (1710:1710:1710))
        (PORT d[3] (1762:1762:1762) (1710:1710:1710))
        (PORT d[4] (1762:1762:1762) (1710:1710:1710))
        (PORT d[5] (846:846:846) (829:829:829))
        (PORT d[6] (846:846:846) (829:829:829))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (846:846:846) (829:829:829))
        (PORT d[9] (846:846:846) (829:829:829))
        (PORT d[10] (846:846:846) (829:829:829))
        (PORT d[11] (846:846:846) (829:829:829))
        (PORT d[12] (846:846:846) (829:829:829))
        (PORT clk (2193:2193:2193) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3052:3052:3052))
        (PORT clk (2186:2186:2186) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4077:4077:4077))
        (PORT d[1] (3448:3448:3448) (3413:3413:3413))
        (PORT d[2] (4312:4312:4312) (4119:4119:4119))
        (PORT d[3] (4519:4519:4519) (4388:4388:4388))
        (PORT d[4] (4161:4161:4161) (4043:4043:4043))
        (PORT d[5] (4806:4806:4806) (4553:4553:4553))
        (PORT d[6] (4251:4251:4251) (4034:4034:4034))
        (PORT d[7] (3205:3205:3205) (3238:3238:3238))
        (PORT d[8] (4184:4184:4184) (3971:3971:3971))
        (PORT d[9] (3688:3688:3688) (3643:3643:3643))
        (PORT d[10] (4943:4943:4943) (4648:4648:4648))
        (PORT d[11] (4773:4773:4773) (4531:4531:4531))
        (PORT d[12] (4230:4230:4230) (4033:4033:4033))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (2940:2940:2940))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT d[0] (2909:2909:2909) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1946:1946:1946))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1853:1853:1853) (1788:1788:1788))
        (PORT datad (1690:1690:1690) (1538:1538:1538))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1370:1370:1370))
        (PORT d[1] (1404:1404:1404) (1370:1370:1370))
        (PORT d[2] (1404:1404:1404) (1370:1370:1370))
        (PORT d[3] (1404:1404:1404) (1370:1370:1370))
        (PORT d[4] (1404:1404:1404) (1370:1370:1370))
        (PORT d[5] (1426:1426:1426) (1394:1394:1394))
        (PORT d[6] (1426:1426:1426) (1394:1394:1394))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1426:1426:1426) (1394:1394:1394))
        (PORT d[9] (1426:1426:1426) (1394:1394:1394))
        (PORT d[10] (1426:1426:1426) (1394:1394:1394))
        (PORT d[11] (1426:1426:1426) (1394:1394:1394))
        (PORT d[12] (1426:1426:1426) (1394:1394:1394))
        (PORT clk (2165:2165:2165) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2761:2761:2761))
        (PORT clk (2161:2161:2161) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3503:3503:3503))
        (PORT d[1] (2736:2736:2736) (2720:2720:2720))
        (PORT d[2] (3601:3601:3601) (3423:3423:3423))
        (PORT d[3] (3857:3857:3857) (3741:3741:3741))
        (PORT d[4] (3241:3241:3241) (3168:3168:3168))
        (PORT d[5] (3585:3585:3585) (3381:3381:3381))
        (PORT d[6] (3557:3557:3557) (3352:3352:3352))
        (PORT d[7] (3231:3231:3231) (3272:3272:3272))
        (PORT d[8] (3573:3573:3573) (3374:3374:3374))
        (PORT d[9] (3000:3000:3000) (2951:2951:2951))
        (PORT d[10] (3540:3540:3540) (3333:3333:3333))
        (PORT d[11] (3653:3653:3653) (3474:3474:3474))
        (PORT d[12] (3555:3555:3555) (3372:3372:3372))
        (PORT clk (2157:2157:2157) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3146:3146:3146))
        (PORT clk (2157:2157:2157) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2153:2153:2153))
        (PORT d[0] (3189:3189:3189) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2648:2648:2648))
        (PORT d[1] (2799:2799:2799) (2648:2648:2648))
        (PORT d[2] (2799:2799:2799) (2648:2648:2648))
        (PORT d[3] (2799:2799:2799) (2648:2648:2648))
        (PORT d[4] (2799:2799:2799) (2648:2648:2648))
        (PORT d[5] (2885:2885:2885) (2751:2751:2751))
        (PORT d[6] (2885:2885:2885) (2751:2751:2751))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2885:2885:2885) (2751:2751:2751))
        (PORT d[9] (2885:2885:2885) (2751:2751:2751))
        (PORT d[10] (2885:2885:2885) (2751:2751:2751))
        (PORT d[11] (2885:2885:2885) (2751:2751:2751))
        (PORT d[12] (2885:2885:2885) (2751:2751:2751))
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1959:1959:1959))
        (PORT clk (2200:2200:2200) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3579:3579:3579))
        (PORT d[1] (3370:3370:3370) (3330:3330:3330))
        (PORT d[2] (2269:2269:2269) (2190:2190:2190))
        (PORT d[3] (2588:2588:2588) (2499:2499:2499))
        (PORT d[4] (3889:3889:3889) (3767:3767:3767))
        (PORT d[5] (3497:3497:3497) (3359:3359:3359))
        (PORT d[6] (3473:3473:3473) (3339:3339:3339))
        (PORT d[7] (4541:4541:4541) (4536:4536:4536))
        (PORT d[8] (3460:3460:3460) (3330:3330:3330))
        (PORT d[9] (4298:4298:4298) (4222:4222:4222))
        (PORT d[10] (3235:3235:3235) (3134:3134:3134))
        (PORT d[11] (4051:4051:4051) (3890:3890:3890))
        (PORT d[12] (2238:2238:2238) (2159:2159:2159))
        (PORT clk (2196:2196:2196) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4217:4217:4217))
        (PORT clk (2196:2196:2196) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (PORT d[0] (2507:2507:2507) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2327:2327:2327))
        (PORT d[1] (2402:2402:2402) (2327:2327:2327))
        (PORT d[2] (2402:2402:2402) (2327:2327:2327))
        (PORT d[3] (2402:2402:2402) (2327:2327:2327))
        (PORT d[4] (2402:2402:2402) (2327:2327:2327))
        (PORT d[5] (2119:2119:2119) (2069:2069:2069))
        (PORT d[6] (2119:2119:2119) (2069:2069:2069))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2119:2119:2119) (2069:2069:2069))
        (PORT d[9] (2119:2119:2119) (2069:2069:2069))
        (PORT d[10] (2119:2119:2119) (2069:2069:2069))
        (PORT d[11] (2119:2119:2119) (2069:2069:2069))
        (PORT d[12] (2119:2119:2119) (2069:2069:2069))
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3107:3107:3107))
        (PORT clk (2195:2195:2195) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4442:4442:4442))
        (PORT d[1] (4085:4085:4085) (4028:4028:4028))
        (PORT d[2] (4958:4958:4958) (4741:4741:4741))
        (PORT d[3] (5215:5215:5215) (5064:5064:5064))
        (PORT d[4] (4062:4062:4062) (3983:3983:3983))
        (PORT d[5] (5163:5163:5163) (4899:4899:4899))
        (PORT d[6] (4935:4935:4935) (4698:4698:4698))
        (PORT d[7] (2881:2881:2881) (2895:2895:2895))
        (PORT d[8] (4849:4849:4849) (4613:4613:4613))
        (PORT d[9] (4360:4360:4360) (4295:4295:4295))
        (PORT d[10] (5229:5229:5229) (4919:4919:4919))
        (PORT d[11] (4894:4894:4894) (4655:4655:4655))
        (PORT d[12] (4891:4891:4891) (4673:4673:4673))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (3952:3952:3952))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2186:2186:2186))
        (PORT d[0] (4945:4945:4945) (4649:4649:4649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4626:4626:4626))
        (PORT d[1] (4777:4777:4777) (4626:4626:4626))
        (PORT d[2] (4777:4777:4777) (4626:4626:4626))
        (PORT d[3] (4777:4777:4777) (4626:4626:4626))
        (PORT d[4] (4777:4777:4777) (4626:4626:4626))
        (PORT d[5] (4592:4592:4592) (4475:4475:4475))
        (PORT d[6] (4592:4592:4592) (4475:4475:4475))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4592:4592:4592) (4475:4475:4475))
        (PORT d[9] (4592:4592:4592) (4475:4475:4475))
        (PORT d[10] (4592:4592:4592) (4475:4475:4475))
        (PORT d[11] (4592:4592:4592) (4475:4475:4475))
        (PORT d[12] (4592:4592:4592) (4475:4475:4475))
        (PORT clk (2174:2174:2174) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2591:2591:2591))
        (PORT clk (2173:2173:2173) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4026:4026:4026))
        (PORT d[1] (2734:2734:2734) (2707:2707:2707))
        (PORT d[2] (3406:3406:3406) (3259:3259:3259))
        (PORT d[3] (3248:3248:3248) (3137:3137:3137))
        (PORT d[4] (3526:3526:3526) (3413:3413:3413))
        (PORT d[5] (3115:3115:3115) (2985:2985:2985))
        (PORT d[6] (2833:2833:2833) (2729:2729:2729))
        (PORT d[7] (3846:3846:3846) (3852:3852:3852))
        (PORT d[8] (3424:3424:3424) (3279:3279:3279))
        (PORT d[9] (3659:3659:3659) (3606:3606:3606))
        (PORT d[10] (2840:2840:2840) (2737:2737:2737))
        (PORT d[11] (3406:3406:3406) (3267:3267:3267))
        (PORT d[12] (3198:3198:3198) (3092:3092:3092))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (2870:2870:2870))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT d[0] (5256:5256:5256) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (1947:1947:1947))
        (PORT datab (1684:1684:1684) (1529:1529:1529))
        (PORT datac (1669:1669:1669) (1669:1669:1669))
        (PORT datad (1328:1328:1328) (1263:1263:1263))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2118:2118:2118))
        (PORT datab (1711:1711:1711) (1702:1702:1702))
        (PORT datac (974:974:974) (919:919:919))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1095:1095:1095))
        (PORT datab (1356:1356:1356) (1264:1264:1264))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4614:4614:4614))
        (PORT d[1] (4759:4759:4759) (4614:4614:4614))
        (PORT d[2] (4759:4759:4759) (4614:4614:4614))
        (PORT d[3] (4759:4759:4759) (4614:4614:4614))
        (PORT d[4] (4759:4759:4759) (4614:4614:4614))
        (PORT d[5] (4508:4508:4508) (4380:4380:4380))
        (PORT d[6] (4508:4508:4508) (4380:4380:4380))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4508:4508:4508) (4380:4380:4380))
        (PORT d[9] (4508:4508:4508) (4380:4380:4380))
        (PORT d[10] (4508:4508:4508) (4380:4380:4380))
        (PORT d[11] (4508:4508:4508) (4380:4380:4380))
        (PORT d[12] (4508:4508:4508) (4380:4380:4380))
        (PORT clk (2159:2159:2159) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2660:2660:2660))
        (PORT clk (2161:2161:2161) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4033:4033:4033))
        (PORT d[1] (3045:3045:3045) (2999:2999:2999))
        (PORT d[2] (3402:3402:3402) (3258:3258:3258))
        (PORT d[3] (3293:3293:3293) (3182:3182:3182))
        (PORT d[4] (3207:3207:3207) (3089:3089:3089))
        (PORT d[5] (3136:3136:3136) (3008:3008:3008))
        (PORT d[6] (2820:2820:2820) (2720:2720:2720))
        (PORT d[7] (3790:3790:3790) (3795:3795:3795))
        (PORT d[8] (3122:3122:3122) (2994:2994:2994))
        (PORT d[9] (3634:3634:3634) (3577:3577:3577))
        (PORT d[10] (2886:2886:2886) (2784:2784:2784))
        (PORT d[11] (2896:2896:2896) (2794:2794:2794))
        (PORT d[12] (3170:3170:3170) (3063:3063:3063))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3104:3104:3104))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (PORT d[0] (2508:2508:2508) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4287:4287:4287))
        (PORT d[1] (4363:4363:4363) (4287:4287:4287))
        (PORT d[2] (4363:4363:4363) (4287:4287:4287))
        (PORT d[3] (4363:4363:4363) (4287:4287:4287))
        (PORT d[4] (4363:4363:4363) (4287:4287:4287))
        (PORT d[5] (4689:4689:4689) (4600:4600:4600))
        (PORT d[6] (4689:4689:4689) (4600:4600:4600))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4689:4689:4689) (4600:4600:4600))
        (PORT d[9] (4689:4689:4689) (4600:4600:4600))
        (PORT d[10] (4689:4689:4689) (4600:4600:4600))
        (PORT d[11] (4689:4689:4689) (4600:4600:4600))
        (PORT d[12] (4689:4689:4689) (4600:4600:4600))
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2028:2028:2028))
        (PORT clk (2213:2213:2213) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3710:3710:3710))
        (PORT d[1] (2486:2486:2486) (2391:2391:2391))
        (PORT d[2] (2041:2041:2041) (1994:1994:1994))
        (PORT d[3] (3707:3707:3707) (3660:3660:3660))
        (PORT d[4] (2874:2874:2874) (2776:2776:2776))
        (PORT d[5] (3565:3565:3565) (3371:3371:3371))
        (PORT d[6] (2814:2814:2814) (2733:2733:2733))
        (PORT d[7] (4530:4530:4530) (4548:4548:4548))
        (PORT d[8] (2917:2917:2917) (2809:2809:2809))
        (PORT d[9] (3215:3215:3215) (3095:3095:3095))
        (PORT d[10] (4062:4062:4062) (3915:3915:3915))
        (PORT d[11] (3307:3307:3307) (3203:3203:3203))
        (PORT d[12] (2572:2572:2572) (2509:2509:2509))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2832:2832:2832))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (PORT d[0] (3726:3726:3726) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1740:1740:1740))
        (PORT d[1] (1793:1793:1793) (1740:1740:1740))
        (PORT d[2] (1793:1793:1793) (1740:1740:1740))
        (PORT d[3] (1793:1793:1793) (1740:1740:1740))
        (PORT d[4] (1793:1793:1793) (1740:1740:1740))
        (PORT d[5] (2104:2104:2104) (2053:2053:2053))
        (PORT d[6] (2104:2104:2104) (2053:2053:2053))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2104:2104:2104) (2053:2053:2053))
        (PORT d[9] (2104:2104:2104) (2053:2053:2053))
        (PORT d[10] (2104:2104:2104) (2053:2053:2053))
        (PORT d[11] (2104:2104:2104) (2053:2053:2053))
        (PORT d[12] (2104:2104:2104) (2053:2053:2053))
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3380:3380:3380))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4747:4747:4747))
        (PORT d[1] (4121:4121:4121) (4064:4064:4064))
        (PORT d[2] (4944:4944:4944) (4729:4729:4729))
        (PORT d[3] (5175:5175:5175) (5026:5026:5026))
        (PORT d[4] (3758:3758:3758) (3693:3693:3693))
        (PORT d[5] (5512:5512:5512) (5242:5242:5242))
        (PORT d[6] (4932:4932:4932) (4694:4694:4694))
        (PORT d[7] (2934:2934:2934) (2968:2968:2968))
        (PORT d[8] (4862:4862:4862) (4625:4625:4625))
        (PORT d[9] (4364:4364:4364) (4299:4299:4299))
        (PORT d[10] (5611:5611:5611) (5295:5295:5295))
        (PORT d[11] (4885:4885:4885) (4645:4645:4645))
        (PORT d[12] (4912:4912:4912) (4693:4693:4693))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3617:3617:3617))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (4941:4941:4941) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1419:1419:1419))
        (PORT d[1] (1457:1457:1457) (1419:1419:1419))
        (PORT d[2] (1457:1457:1457) (1419:1419:1419))
        (PORT d[3] (1457:1457:1457) (1419:1419:1419))
        (PORT d[4] (1457:1457:1457) (1419:1419:1419))
        (PORT d[5] (2430:2430:2430) (2368:2368:2368))
        (PORT d[6] (2430:2430:2430) (2368:2368:2368))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2430:2430:2430) (2368:2368:2368))
        (PORT d[9] (2430:2430:2430) (2368:2368:2368))
        (PORT d[10] (2430:2430:2430) (2368:2368:2368))
        (PORT d[11] (2430:2430:2430) (2368:2368:2368))
        (PORT d[12] (2430:2430:2430) (2368:2368:2368))
        (PORT clk (2205:2205:2205) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3063:3063:3063))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4411:4411:4411))
        (PORT d[1] (3776:3776:3776) (3731:3731:3731))
        (PORT d[2] (4665:4665:4665) (4465:4465:4465))
        (PORT d[3] (4842:4842:4842) (4703:4703:4703))
        (PORT d[4] (4519:4519:4519) (4387:4387:4387))
        (PORT d[5] (5141:5141:5141) (4875:4875:4875))
        (PORT d[6] (4576:4576:4576) (4344:4344:4344))
        (PORT d[7] (2900:2900:2900) (2922:2922:2922))
        (PORT d[8] (4542:4542:4542) (4320:4320:4320))
        (PORT d[9] (4032:4032:4032) (3978:3978:3978))
        (PORT d[10] (5205:5205:5205) (4895:4895:4895))
        (PORT d[11] (5115:5115:5115) (4857:4857:4857))
        (PORT d[12] (4571:4571:4571) (4364:4364:4364))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2589:2589:2589))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (3888:3888:3888) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1941:1941:1941))
        (PORT datab (1736:1736:1736) (1580:1580:1580))
        (PORT datac (1668:1668:1668) (1668:1668:1668))
        (PORT datad (1323:1323:1323) (1190:1190:1190))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1740:1740:1740))
        (PORT datab (1500:1500:1500) (1381:1381:1381))
        (PORT datac (1668:1668:1668) (1668:1668:1668))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5008:5008:5008) (4920:4920:4920))
        (PORT d[1] (5008:5008:5008) (4920:4920:4920))
        (PORT d[2] (5008:5008:5008) (4920:4920:4920))
        (PORT d[3] (5008:5008:5008) (4920:4920:4920))
        (PORT d[4] (5008:5008:5008) (4920:4920:4920))
        (PORT d[5] (5034:5034:5034) (4936:4936:4936))
        (PORT d[6] (5034:5034:5034) (4936:4936:4936))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5034:5034:5034) (4936:4936:4936))
        (PORT d[9] (5034:5034:5034) (4936:4936:4936))
        (PORT d[10] (5034:5034:5034) (4936:4936:4936))
        (PORT d[11] (5034:5034:5034) (4936:4936:4936))
        (PORT d[12] (5034:5034:5034) (4936:4936:4936))
        (PORT clk (2230:2230:2230) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2320:2320:2320))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3083:3083:3083))
        (PORT d[1] (3128:3128:3128) (3013:3013:3013))
        (PORT d[2] (1688:1688:1688) (1652:1652:1652))
        (PORT d[3] (3067:3067:3067) (3018:3018:3018))
        (PORT d[4] (3253:3253:3253) (3150:3150:3150))
        (PORT d[5] (3880:3880:3880) (3672:3672:3672))
        (PORT d[6] (3158:3158:3158) (3068:3068:3068))
        (PORT d[7] (2253:2253:2253) (2192:2192:2192))
        (PORT d[8] (2935:2935:2935) (2832:2832:2832))
        (PORT d[9] (3533:3533:3533) (3404:3404:3404))
        (PORT d[10] (4377:4377:4377) (4218:4218:4218))
        (PORT d[11] (3619:3619:3619) (3497:3497:3497))
        (PORT d[12] (2903:2903:2903) (2826:2826:2826))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1742:1742:1742))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (3287:3287:3287) (3256:3256:3256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2649:2649:2649))
        (PORT d[1] (2799:2799:2799) (2649:2649:2649))
        (PORT d[2] (2799:2799:2799) (2649:2649:2649))
        (PORT d[3] (2799:2799:2799) (2649:2649:2649))
        (PORT d[4] (2799:2799:2799) (2649:2649:2649))
        (PORT d[5] (3178:3178:3178) (3036:3036:3036))
        (PORT d[6] (3178:3178:3178) (3036:3036:3036))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3178:3178:3178) (3036:3036:3036))
        (PORT d[9] (3178:3178:3178) (3036:3036:3036))
        (PORT d[10] (3178:3178:3178) (3036:3036:3036))
        (PORT d[11] (3178:3178:3178) (3036:3036:3036))
        (PORT d[12] (3178:3178:3178) (3036:3036:3036))
        (PORT clk (2203:2203:2203) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3053:3053:3053))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3543:3543:3543))
        (PORT d[1] (3382:3382:3382) (3341:3341:3341))
        (PORT d[2] (2540:2540:2540) (2448:2448:2448))
        (PORT d[3] (2633:2633:2633) (2541:2541:2541))
        (PORT d[4] (3899:3899:3899) (3781:3781:3781))
        (PORT d[5] (3195:3195:3195) (3066:3066:3066))
        (PORT d[6] (3160:3160:3160) (3039:3039:3039))
        (PORT d[7] (4500:4500:4500) (4496:4496:4496))
        (PORT d[8] (3149:3149:3149) (3030:3030:3030))
        (PORT d[9] (3957:3957:3957) (3901:3901:3901))
        (PORT d[10] (2861:2861:2861) (2767:2767:2767))
        (PORT d[11] (2216:2216:2216) (2144:2144:2144))
        (PORT d[12] (3806:3806:3806) (3668:3668:3668))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2368:2368:2368))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (2648:2648:2648) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1086:1086:1086))
        (PORT d[1] (1111:1111:1111) (1086:1086:1086))
        (PORT d[2] (1111:1111:1111) (1086:1086:1086))
        (PORT d[3] (1111:1111:1111) (1086:1086:1086))
        (PORT d[4] (1111:1111:1111) (1086:1086:1086))
        (PORT d[5] (1728:1728:1728) (1680:1680:1680))
        (PORT d[6] (1728:1728:1728) (1680:1680:1680))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1728:1728:1728) (1680:1680:1680))
        (PORT d[9] (1728:1728:1728) (1680:1680:1680))
        (PORT d[10] (1728:1728:1728) (1680:1680:1680))
        (PORT d[11] (1728:1728:1728) (1680:1680:1680))
        (PORT d[12] (1728:1728:1728) (1680:1680:1680))
        (PORT clk (2182:2182:2182) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3100:3100:3100))
        (PORT clk (2176:2176:2176) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (4022:4022:4022))
        (PORT d[1] (3109:3109:3109) (3082:3082:3082))
        (PORT d[2] (3959:3959:3959) (3769:3769:3769))
        (PORT d[3] (4190:4190:4190) (4073:4073:4073))
        (PORT d[4] (3803:3803:3803) (3697:3697:3697))
        (PORT d[5] (4482:4482:4482) (4238:4238:4238))
        (PORT d[6] (3903:3903:3903) (3694:3694:3694))
        (PORT d[7] (3233:3233:3233) (3267:3267:3267))
        (PORT d[8] (4131:4131:4131) (3896:3896:3896))
        (PORT d[9] (3345:3345:3345) (3305:3305:3305))
        (PORT d[10] (4257:4257:4257) (3984:3984:3984))
        (PORT d[11] (4140:4140:4140) (3925:3925:3925))
        (PORT d[12] (4202:4202:4202) (3980:3980:3980))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3483:3483:3483))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (PORT d[0] (4264:4264:4264) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1942:1942:1942))
        (PORT datab (1710:1710:1710) (1700:1700:1700))
        (PORT datac (1246:1246:1246) (1195:1195:1195))
        (PORT datad (2139:2139:2139) (2024:2024:2024))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (2948:2948:2948))
        (PORT d[1] (3116:3116:3116) (2948:2948:2948))
        (PORT d[2] (3116:3116:3116) (2948:2948:2948))
        (PORT d[3] (3116:3116:3116) (2948:2948:2948))
        (PORT d[4] (3116:3116:3116) (2948:2948:2948))
        (PORT d[5] (3174:3174:3174) (3027:3027:3027))
        (PORT d[6] (3174:3174:3174) (3027:3027:3027))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3174:3174:3174) (3027:3027:3027))
        (PORT d[9] (3174:3174:3174) (3027:3027:3027))
        (PORT d[10] (3174:3174:3174) (3027:3027:3027))
        (PORT d[11] (3174:3174:3174) (3027:3027:3027))
        (PORT d[12] (3174:3174:3174) (3027:3027:3027))
        (PORT clk (2194:2194:2194) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2720:2720:2720))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3211:3211:3211))
        (PORT d[1] (3066:3066:3066) (3040:3040:3040))
        (PORT d[2] (2550:2550:2550) (2454:2454:2454))
        (PORT d[3] (2899:2899:2899) (2794:2794:2794))
        (PORT d[4] (3858:3858:3858) (3738:3738:3738))
        (PORT d[5] (2495:2495:2495) (2400:2400:2400))
        (PORT d[6] (3177:3177:3177) (3053:3053:3053))
        (PORT d[7] (4196:4196:4196) (4197:4197:4197))
        (PORT d[8] (3139:3139:3139) (3019:3019:3019))
        (PORT d[9] (3984:3984:3984) (3916:3916:3916))
        (PORT d[10] (2876:2876:2876) (2780:2780:2780))
        (PORT d[11] (3732:3732:3732) (3583:3583:3583))
        (PORT d[12] (3519:3519:3519) (3397:3397:3397))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (4642:4642:4642))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (PORT d[0] (3208:3208:3208) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1949:1949:1949))
        (PORT datab (1472:1472:1472) (1335:1335:1335))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1235:1235:1235) (1184:1184:1184))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1126:1126:1126))
        (PORT datab (1384:1384:1384) (1302:1302:1302))
        (PORT datad (318:318:318) (396:396:396))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4627:4627:4627))
        (PORT d[1] (4776:4776:4776) (4627:4627:4627))
        (PORT d[2] (4776:4776:4776) (4627:4627:4627))
        (PORT d[3] (4776:4776:4776) (4627:4627:4627))
        (PORT d[4] (4776:4776:4776) (4627:4627:4627))
        (PORT d[5] (4556:4556:4556) (4434:4434:4434))
        (PORT d[6] (4556:4556:4556) (4434:4434:4434))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4556:4556:4556) (4434:4434:4434))
        (PORT d[9] (4556:4556:4556) (4434:4434:4434))
        (PORT d[10] (4556:4556:4556) (4434:4434:4434))
        (PORT d[11] (4556:4556:4556) (4434:4434:4434))
        (PORT d[12] (4556:4556:4556) (4434:4434:4434))
        (PORT clk (2169:2169:2169) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1565:1565:1565))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3493:3493:3493))
        (PORT d[1] (2773:2773:2773) (2745:2745:2745))
        (PORT d[2] (2846:2846:2846) (2730:2730:2730))
        (PORT d[3] (3287:3287:3287) (3176:3176:3176))
        (PORT d[4] (3534:3534:3534) (3416:3416:3416))
        (PORT d[5] (3129:3129:3129) (3000:3000:3000))
        (PORT d[6] (2814:2814:2814) (2712:2712:2712))
        (PORT d[7] (3831:3831:3831) (3835:3835:3835))
        (PORT d[8] (3116:3116:3116) (2987:2987:2987))
        (PORT d[9] (3618:3618:3618) (3564:3564:3564))
        (PORT d[10] (2879:2879:2879) (2776:2776:2776))
        (PORT d[11] (2857:2857:2857) (2755:2755:2755))
        (PORT d[12] (3184:3184:3184) (3077:3077:3077))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3912:3912:3912) (3659:3659:3659))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (2535:2535:2535) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2306:2306:2306))
        (PORT d[1] (2456:2456:2456) (2306:2306:2306))
        (PORT d[2] (2456:2456:2456) (2306:2306:2306))
        (PORT d[3] (2456:2456:2456) (2306:2306:2306))
        (PORT d[4] (2456:2456:2456) (2306:2306:2306))
        (PORT d[5] (2845:2845:2845) (2714:2714:2714))
        (PORT d[6] (2845:2845:2845) (2714:2714:2714))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2845:2845:2845) (2714:2714:2714))
        (PORT d[9] (2845:2845:2845) (2714:2714:2714))
        (PORT d[10] (2845:2845:2845) (2714:2714:2714))
        (PORT d[11] (2845:2845:2845) (2714:2714:2714))
        (PORT d[12] (2845:2845:2845) (2714:2714:2714))
        (PORT clk (2226:2226:2226) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1461:1461:1461))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4166:4166:4166))
        (PORT d[1] (3990:3990:3990) (3930:3930:3930))
        (PORT d[2] (1649:1649:1649) (1598:1598:1598))
        (PORT d[3] (1651:1651:1651) (1604:1604:1604))
        (PORT d[4] (1444:1444:1444) (1426:1426:1426))
        (PORT d[5] (2872:2872:2872) (2771:2771:2771))
        (PORT d[6] (4145:4145:4145) (3989:3989:3989))
        (PORT d[7] (1953:1953:1953) (1902:1902:1902))
        (PORT d[8] (4140:4140:4140) (3983:3983:3983))
        (PORT d[9] (4128:4128:4128) (4141:4141:4141))
        (PORT d[10] (3845:3845:3845) (3722:3722:3722))
        (PORT d[11] (4754:4754:4754) (4580:4580:4580))
        (PORT d[12] (2891:2891:2891) (2801:2801:2801))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4086:4086:4086))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (4856:4856:4856) (4600:4600:4600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3749:3749:3749))
        (PORT d[1] (3853:3853:3853) (3749:3749:3749))
        (PORT d[2] (3853:3853:3853) (3749:3749:3749))
        (PORT d[3] (3853:3853:3853) (3749:3749:3749))
        (PORT d[4] (3853:3853:3853) (3749:3749:3749))
        (PORT d[5] (4186:4186:4186) (4065:4065:4065))
        (PORT d[6] (4186:4186:4186) (4065:4065:4065))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4186:4186:4186) (4065:4065:4065))
        (PORT d[9] (4186:4186:4186) (4065:4065:4065))
        (PORT d[10] (4186:4186:4186) (4065:4065:4065))
        (PORT d[11] (4186:4186:4186) (4065:4065:4065))
        (PORT d[12] (4186:4186:4186) (4065:4065:4065))
        (PORT clk (2151:2151:2151) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2117:2117:2117))
        (PORT clk (2152:2152:2152) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3730:3730:3730))
        (PORT d[1] (3041:3041:3041) (2994:2994:2994))
        (PORT d[2] (3427:3427:3427) (3290:3290:3290))
        (PORT d[3] (3294:3294:3294) (3183:3183:3183))
        (PORT d[4] (3148:3148:3148) (3034:3034:3034))
        (PORT d[5] (3162:3162:3162) (3032:3032:3032))
        (PORT d[6] (2821:2821:2821) (2720:2720:2720))
        (PORT d[7] (3529:3529:3529) (3547:3547:3547))
        (PORT d[8] (3156:3156:3156) (3026:3026:3026))
        (PORT d[9] (3294:3294:3294) (3241:3241:3241))
        (PORT d[10] (2886:2886:2886) (2785:2785:2785))
        (PORT d[11] (3150:3150:3150) (3030:3030:3030))
        (PORT d[12] (2836:2836:2836) (2742:2742:2742))
        (PORT clk (2148:2148:2148) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3173:3173:3173))
        (PORT clk (2148:2148:2148) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2143:2143:2143))
        (PORT d[0] (4918:4918:4918) (4870:4870:4870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1943:1943:1943))
        (PORT datab (763:763:763) (715:715:715))
        (PORT datac (1668:1668:1668) (1669:1669:1669))
        (PORT datad (1276:1276:1276) (1214:1214:1214))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (2958:2958:2958))
        (PORT d[1] (3123:3123:3123) (2958:2958:2958))
        (PORT d[2] (3123:3123:3123) (2958:2958:2958))
        (PORT d[3] (3123:3123:3123) (2958:2958:2958))
        (PORT d[4] (3123:3123:3123) (2958:2958:2958))
        (PORT d[5] (3207:3207:3207) (3058:3058:3058))
        (PORT d[6] (3207:3207:3207) (3058:3058:3058))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3207:3207:3207) (3058:3058:3058))
        (PORT d[9] (3207:3207:3207) (3058:3058:3058))
        (PORT d[10] (3207:3207:3207) (3058:3058:3058))
        (PORT d[11] (3207:3207:3207) (3058:3058:3058))
        (PORT d[12] (3207:3207:3207) (3058:3058:3058))
        (PORT clk (2188:2188:2188) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1542:1542:1542))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3837:3837:3837))
        (PORT d[1] (3026:3026:3026) (2997:2997:2997))
        (PORT d[2] (2581:2581:2581) (2491:2491:2491))
        (PORT d[3] (2932:2932:2932) (2826:2826:2826))
        (PORT d[4] (3561:3561:3561) (3448:3448:3448))
        (PORT d[5] (3140:3140:3140) (3010:3010:3010))
        (PORT d[6] (3137:3137:3137) (3013:3013:3013))
        (PORT d[7] (4116:4116:4116) (4112:4112:4112))
        (PORT d[8] (3124:3124:3124) (3000:3000:3000))
        (PORT d[9] (3945:3945:3945) (3878:3878:3878))
        (PORT d[10] (2867:2867:2867) (2771:2771:2771))
        (PORT d[11] (3725:3725:3725) (3574:3574:3574))
        (PORT d[12] (3505:3505:3505) (3383:3383:3383))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1958:1958:1958))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (2802:2802:2802) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1289:1289:1289))
        (PORT datab (1711:1711:1711) (1702:1702:1702))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1284:1284:1284) (1216:1216:1216))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (792:792:792))
        (PORT d[1] (809:809:809) (792:792:792))
        (PORT d[2] (809:809:809) (792:792:792))
        (PORT d[3] (809:809:809) (792:792:792))
        (PORT d[4] (809:809:809) (792:792:792))
        (PORT d[5] (526:526:526) (529:529:529))
        (PORT d[6] (526:526:526) (529:529:529))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (526:526:526) (529:529:529))
        (PORT d[9] (526:526:526) (529:529:529))
        (PORT d[10] (526:526:526) (529:529:529))
        (PORT d[11] (526:526:526) (529:529:529))
        (PORT d[12] (526:526:526) (529:529:529))
        (PORT clk (2190:2190:2190) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2214:2214:2214))
        (PORT clk (2183:2183:2183) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3795:3795:3795))
        (PORT d[1] (3401:3401:3401) (3369:3369:3369))
        (PORT d[2] (4303:4303:4303) (4109:4109:4109))
        (PORT d[3] (4562:4562:4562) (4430:4430:4430))
        (PORT d[4] (4151:4151:4151) (4034:4034:4034))
        (PORT d[5] (4492:4492:4492) (4250:4250:4250))
        (PORT d[6] (4212:4212:4212) (3995:3995:3995))
        (PORT d[7] (3241:3241:3241) (3273:3273:3273))
        (PORT d[8] (4165:4165:4165) (3953:3953:3953))
        (PORT d[9] (3648:3648:3648) (3601:3601:3601))
        (PORT d[10] (4576:4576:4576) (4291:4291:4291))
        (PORT d[11] (4434:4434:4434) (4206:4206:4206))
        (PORT d[12] (4516:4516:4516) (4299:4299:4299))
        (PORT clk (2179:2179:2179) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4678:4678:4678))
        (PORT clk (2179:2179:2179) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (PORT d[0] (4040:4040:4040) (3805:3805:3805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1107:1107:1107))
        (PORT d[1] (1136:1136:1136) (1107:1107:1107))
        (PORT d[2] (1136:1136:1136) (1107:1107:1107))
        (PORT d[3] (1136:1136:1136) (1107:1107:1107))
        (PORT d[4] (1136:1136:1136) (1107:1107:1107))
        (PORT d[5] (2032:2032:2032) (1965:1965:1965))
        (PORT d[6] (2032:2032:2032) (1965:1965:1965))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2032:2032:2032) (1965:1965:1965))
        (PORT d[9] (2032:2032:2032) (1965:1965:1965))
        (PORT d[10] (2032:2032:2032) (1965:1965:1965))
        (PORT d[11] (2032:2032:2032) (1965:1965:1965))
        (PORT d[12] (2032:2032:2032) (1965:1965:1965))
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2543:2543:2543))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4107:4107:4107))
        (PORT d[1] (3449:3449:3449) (3414:3414:3414))
        (PORT d[2] (4313:4313:4313) (4120:4120:4120))
        (PORT d[3] (4519:4519:4519) (4389:4389:4389))
        (PORT d[4] (4161:4161:4161) (4043:4043:4043))
        (PORT d[5] (4793:4793:4793) (4543:4543:4543))
        (PORT d[6] (4219:4219:4219) (4004:4004:4004))
        (PORT d[7] (3269:3269:3269) (3303:3303:3303))
        (PORT d[8] (4217:4217:4217) (4004:4004:4004))
        (PORT d[9] (3689:3689:3689) (3644:3644:3644))
        (PORT d[10] (4918:4918:4918) (4625:4625:4625))
        (PORT d[11] (4795:4795:4795) (4554:4554:4554))
        (PORT d[12] (4505:4505:4505) (4292:4292:4292))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3179:3179:3179))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT d[0] (2886:2886:2886) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2316:2316:2316))
        (PORT d[1] (2457:2457:2457) (2316:2316:2316))
        (PORT d[2] (2457:2457:2457) (2316:2316:2316))
        (PORT d[3] (2457:2457:2457) (2316:2316:2316))
        (PORT d[4] (2457:2457:2457) (2316:2316:2316))
        (PORT d[5] (2516:2516:2516) (2383:2383:2383))
        (PORT d[6] (2516:2516:2516) (2383:2383:2383))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2516:2516:2516) (2383:2383:2383))
        (PORT d[9] (2516:2516:2516) (2383:2383:2383))
        (PORT d[10] (2516:2516:2516) (2383:2383:2383))
        (PORT d[11] (2516:2516:2516) (2383:2383:2383))
        (PORT d[12] (2516:2516:2516) (2383:2383:2383))
        (PORT clk (2221:2221:2221) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1483:1483:1483))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3864:3864:3864))
        (PORT d[1] (4004:4004:4004) (3933:3933:3933))
        (PORT d[2] (1955:1955:1955) (1884:1884:1884))
        (PORT d[3] (1992:1992:1992) (1921:1921:1921))
        (PORT d[4] (4520:4520:4520) (4375:4375:4375))
        (PORT d[5] (1894:1894:1894) (1828:1828:1828))
        (PORT d[6] (3848:3848:3848) (3703:3703:3703))
        (PORT d[7] (4829:4829:4829) (4811:4811:4811))
        (PORT d[8] (3785:3785:3785) (3644:3644:3644))
        (PORT d[9] (4636:4636:4636) (4552:4552:4552))
        (PORT d[10] (3570:3570:3570) (3459:3459:3459))
        (PORT d[11] (4400:4400:4400) (4231:4231:4231))
        (PORT d[12] (2875:2875:2875) (2784:2784:2784))
        (PORT clk (2206:2206:2206) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2701:2701:2701))
        (PORT clk (2206:2206:2206) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (2932:2932:2932) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3294:3294:3294))
        (PORT d[1] (3470:3470:3470) (3294:3294:3294))
        (PORT d[2] (3470:3470:3470) (3294:3294:3294))
        (PORT d[3] (3470:3470:3470) (3294:3294:3294))
        (PORT d[4] (3470:3470:3470) (3294:3294:3294))
        (PORT d[5] (3184:3184:3184) (3042:3042:3042))
        (PORT d[6] (3184:3184:3184) (3042:3042:3042))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3184:3184:3184) (3042:3042:3042))
        (PORT d[9] (3184:3184:3184) (3042:3042:3042))
        (PORT d[10] (3184:3184:3184) (3042:3042:3042))
        (PORT d[11] (3184:3184:3184) (3042:3042:3042))
        (PORT d[12] (3184:3184:3184) (3042:3042:3042))
        (PORT clk (2199:2199:2199) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1558:1558:1558))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3526:3526:3526))
        (PORT d[1] (3348:3348:3348) (3291:3291:3291))
        (PORT d[2] (3192:3192:3192) (3066:3066:3066))
        (PORT d[3] (2626:2626:2626) (2542:2542:2542))
        (PORT d[4] (3884:3884:3884) (3765:3765:3765))
        (PORT d[5] (3169:3169:3169) (3041:3041:3041))
        (PORT d[6] (3159:3159:3159) (3038:3038:3038))
        (PORT d[7] (4165:4165:4165) (4166:4166:4166))
        (PORT d[8] (3180:3180:3180) (3061:3061:3061))
        (PORT d[9] (3952:3952:3952) (3886:3886:3886))
        (PORT d[10] (2892:2892:2892) (2799:2799:2799))
        (PORT d[11] (3766:3766:3766) (3615:3615:3615))
        (PORT d[12] (3533:3533:3533) (3412:3412:3412))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3101:3101:3101))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (PORT d[0] (3593:3593:3593) (3391:3391:3391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1945:1945:1945))
        (PORT datab (692:692:692) (618:618:618))
        (PORT datac (1669:1669:1669) (1669:1669:1669))
        (PORT datad (1226:1226:1226) (1132:1132:1132))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1943:1943:1943))
        (PORT datab (2097:2097:2097) (1980:1980:1980))
        (PORT datac (1927:1927:1927) (1855:1855:1855))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (580:580:580))
        (PORT datab (1209:1209:1209) (1119:1119:1119))
        (PORT datad (1164:1164:1164) (1076:1076:1076))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6062:6062:6062) (5971:5971:5971))
        (PORT d[1] (6062:6062:6062) (5971:5971:5971))
        (PORT d[2] (6062:6062:6062) (5971:5971:5971))
        (PORT d[3] (6062:6062:6062) (5971:5971:5971))
        (PORT d[4] (6062:6062:6062) (5971:5971:5971))
        (PORT d[5] (6174:6174:6174) (6055:6055:6055))
        (PORT d[6] (6174:6174:6174) (6055:6055:6055))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (6174:6174:6174) (6055:6055:6055))
        (PORT d[9] (6174:6174:6174) (6055:6055:6055))
        (PORT d[10] (6174:6174:6174) (6055:6055:6055))
        (PORT d[11] (6174:6174:6174) (6055:6055:6055))
        (PORT d[12] (6174:6174:6174) (6055:6055:6055))
        (PORT clk (2194:2194:2194) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2491:2491:2491))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2820:2820:2820))
        (PORT d[1] (2954:2954:2954) (2782:2782:2782))
        (PORT d[2] (3024:3024:3024) (2893:2893:2893))
        (PORT d[3] (3109:3109:3109) (3072:3072:3072))
        (PORT d[4] (2952:2952:2952) (2899:2899:2899))
        (PORT d[5] (3975:3975:3975) (3694:3694:3694))
        (PORT d[6] (3202:3202:3202) (3128:3128:3128))
        (PORT d[7] (3188:3188:3188) (3186:3186:3186))
        (PORT d[8] (3028:3028:3028) (2886:2886:2886))
        (PORT d[9] (4864:4864:4864) (4911:4911:4911))
        (PORT d[10] (6118:6118:6118) (5885:5885:5885))
        (PORT d[11] (2626:2626:2626) (2583:2583:2583))
        (PORT d[12] (2932:2932:2932) (2791:2791:2791))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (2898:2898:2898))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (PORT d[0] (2753:2753:2753) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4720:4720:4720))
        (PORT d[1] (4765:4765:4765) (4720:4720:4720))
        (PORT d[2] (4765:4765:4765) (4720:4720:4720))
        (PORT d[3] (4765:4765:4765) (4720:4720:4720))
        (PORT d[4] (4765:4765:4765) (4720:4720:4720))
        (PORT d[5] (5225:5225:5225) (5135:5135:5135))
        (PORT d[6] (5225:5225:5225) (5135:5135:5135))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5225:5225:5225) (5135:5135:5135))
        (PORT d[9] (5225:5225:5225) (5135:5135:5135))
        (PORT d[10] (5225:5225:5225) (5135:5135:5135))
        (PORT d[11] (5225:5225:5225) (5135:5135:5135))
        (PORT d[12] (5225:5225:5225) (5135:5135:5135))
        (PORT clk (2203:2203:2203) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2104:2104:2104))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2429:2429:2429))
        (PORT d[1] (4211:4211:4211) (3998:3998:3998))
        (PORT d[2] (2816:2816:2816) (2723:2723:2723))
        (PORT d[3] (2742:2742:2742) (2696:2696:2696))
        (PORT d[4] (4000:4000:4000) (3915:3915:3915))
        (PORT d[5] (5589:5589:5589) (5283:5283:5283))
        (PORT d[6] (4566:4566:4566) (4463:4463:4463))
        (PORT d[7] (3191:3191:3191) (3201:3201:3201))
        (PORT d[8] (3866:3866:3866) (3749:3749:3749))
        (PORT d[9] (5148:5148:5148) (5160:5160:5160))
        (PORT d[10] (6129:6129:6129) (5909:5909:5909))
        (PORT d[11] (3588:3588:3588) (3534:3534:3534))
        (PORT d[12] (3548:3548:3548) (3358:3358:3358))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (1995:1995:1995))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (4124:4124:4124) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4346:4346:4346))
        (PORT d[1] (4398:4398:4398) (4346:4346:4346))
        (PORT d[2] (4398:4398:4398) (4346:4346:4346))
        (PORT d[3] (4398:4398:4398) (4346:4346:4346))
        (PORT d[4] (4398:4398:4398) (4346:4346:4346))
        (PORT d[5] (4722:4722:4722) (4657:4657:4657))
        (PORT d[6] (4722:4722:4722) (4657:4657:4657))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4722:4722:4722) (4657:4657:4657))
        (PORT d[9] (4722:4722:4722) (4657:4657:4657))
        (PORT d[10] (4722:4722:4722) (4657:4657:4657))
        (PORT d[11] (4722:4722:4722) (4657:4657:4657))
        (PORT d[12] (4722:4722:4722) (4657:4657:4657))
        (PORT clk (2159:2159:2159) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2651:2651:2651))
        (PORT clk (2162:2162:2162) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3422:3422:3422))
        (PORT d[1] (2858:2858:2858) (2766:2766:2766))
        (PORT d[2] (3039:3039:3039) (2951:2951:2951))
        (PORT d[3] (3660:3660:3660) (3610:3610:3610))
        (PORT d[4] (3364:3364:3364) (3230:3230:3230))
        (PORT d[5] (4318:4318:4318) (4099:4099:4099))
        (PORT d[6] (3455:3455:3455) (3352:3352:3352))
        (PORT d[7] (3827:3827:3827) (3850:3850:3850))
        (PORT d[8] (2882:2882:2882) (2799:2799:2799))
        (PORT d[9] (5248:5248:5248) (5317:5317:5317))
        (PORT d[10] (3363:3363:3363) (3234:3234:3234))
        (PORT d[11] (2963:2963:2963) (2862:2862:2862))
        (PORT d[12] (2906:2906:2906) (2796:2796:2796))
        (PORT clk (2158:2158:2158) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2569:2569:2569))
        (PORT clk (2158:2158:2158) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d[0] (4948:4948:4948) (4887:4887:4887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4312:4312:4312))
        (PORT d[1] (4376:4376:4376) (4312:4312:4312))
        (PORT d[2] (4376:4376:4376) (4312:4312:4312))
        (PORT d[3] (4376:4376:4376) (4312:4312:4312))
        (PORT d[4] (4376:4376:4376) (4312:4312:4312))
        (PORT d[5] (4642:4642:4642) (4567:4567:4567))
        (PORT d[6] (4642:4642:4642) (4567:4567:4567))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4642:4642:4642) (4567:4567:4567))
        (PORT d[9] (4642:4642:4642) (4567:4567:4567))
        (PORT d[10] (4642:4642:4642) (4567:4567:4567))
        (PORT d[11] (4642:4642:4642) (4567:4567:4567))
        (PORT d[12] (4642:4642:4642) (4567:4567:4567))
        (PORT clk (2221:2221:2221) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1470:1470:1470))
        (PORT clk (2232:2232:2232) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (734:734:734))
        (PORT d[1] (3010:3010:3010) (2935:2935:2935))
        (PORT d[2] (1067:1067:1067) (1056:1056:1056))
        (PORT d[3] (715:715:715) (715:715:715))
        (PORT d[4] (1705:1705:1705) (1653:1653:1653))
        (PORT d[5] (1004:1004:1004) (991:991:991))
        (PORT d[6] (3827:3827:3827) (3708:3708:3708))
        (PORT d[7] (1605:1605:1605) (1569:1569:1569))
        (PORT d[8] (3643:3643:3643) (3532:3532:3532))
        (PORT d[9] (1652:1652:1652) (1606:1606:1606))
        (PORT d[10] (1715:1715:1715) (1678:1678:1678))
        (PORT d[11] (1683:1683:1683) (1645:1645:1645))
        (PORT d[12] (3256:3256:3256) (3162:3162:3162))
        (PORT clk (2228:2228:2228) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1401:1401:1401))
        (PORT clk (2228:2228:2228) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (PORT d[0] (2568:2568:2568) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1142:1142:1142))
        (PORT datab (1730:1730:1730) (1700:1700:1700))
        (PORT datac (984:984:984) (997:997:997))
        (PORT datad (929:929:929) (875:875:875))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2715:2715:2715) (2541:2541:2541))
        (PORT datab (1894:1894:1894) (1809:1809:1809))
        (PORT datac (1085:1085:1085) (1099:1099:1099))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5046:5046:5046))
        (PORT d[1] (5100:5100:5100) (5046:5046:5046))
        (PORT d[2] (5100:5100:5100) (5046:5046:5046))
        (PORT d[3] (5100:5100:5100) (5046:5046:5046))
        (PORT d[4] (5100:5100:5100) (5046:5046:5046))
        (PORT d[5] (5594:5594:5594) (5495:5495:5495))
        (PORT d[6] (5594:5594:5594) (5495:5495:5495))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5594:5594:5594) (5495:5495:5495))
        (PORT d[9] (5594:5594:5594) (5495:5495:5495))
        (PORT d[10] (5594:5594:5594) (5495:5495:5495))
        (PORT d[11] (5594:5594:5594) (5495:5495:5495))
        (PORT d[12] (5594:5594:5594) (5495:5495:5495))
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1876:1876:1876))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3099:3099:3099))
        (PORT d[1] (4246:4246:4246) (4052:4052:4052))
        (PORT d[2] (2060:2060:2060) (1963:1963:1963))
        (PORT d[3] (3067:3067:3067) (3022:3022:3022))
        (PORT d[4] (3678:3678:3678) (3605:3605:3605))
        (PORT d[5] (5572:5572:5572) (5228:5228:5228))
        (PORT d[6] (4233:4233:4233) (4142:4142:4142))
        (PORT d[7] (2855:2855:2855) (2871:2871:2871))
        (PORT d[8] (3816:3816:3816) (3693:3693:3693))
        (PORT d[9] (4818:4818:4818) (4837:4837:4837))
        (PORT d[10] (5789:5789:5789) (5576:5576:5576))
        (PORT d[11] (3923:3923:3923) (3833:3833:3833))
        (PORT d[12] (4157:4157:4157) (3943:3943:3943))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4432:4432:4432))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (5527:5527:5527) (5348:5348:5348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (3968:3968:3968))
        (PORT d[1] (4029:4029:4029) (3968:3968:3968))
        (PORT d[2] (4029:4029:4029) (3968:3968:3968))
        (PORT d[3] (4029:4029:4029) (3968:3968:3968))
        (PORT d[4] (4029:4029:4029) (3968:3968:3968))
        (PORT d[5] (4634:4634:4634) (4543:4543:4543))
        (PORT d[6] (4634:4634:4634) (4543:4543:4543))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4634:4634:4634) (4543:4543:4543))
        (PORT d[9] (4634:4634:4634) (4543:4543:4543))
        (PORT d[10] (4634:4634:4634) (4543:4543:4543))
        (PORT d[11] (4634:4634:4634) (4543:4543:4543))
        (PORT d[12] (4634:4634:4634) (4543:4543:4543))
        (PORT clk (2211:2211:2211) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2638:2638:2638))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3717:3717:3717))
        (PORT d[1] (2173:2173:2173) (2087:2087:2087))
        (PORT d[2] (2380:2380:2380) (2322:2322:2322))
        (PORT d[3] (3369:3369:3369) (3320:3320:3320))
        (PORT d[4] (2587:2587:2587) (2493:2493:2493))
        (PORT d[5] (3228:3228:3228) (3034:3034:3034))
        (PORT d[6] (2516:2516:2516) (2444:2444:2444))
        (PORT d[7] (4251:4251:4251) (4284:4284:4284))
        (PORT d[8] (2300:2300:2300) (2226:2226:2226))
        (PORT d[9] (2887:2887:2887) (2785:2785:2785))
        (PORT d[10] (4079:4079:4079) (3931:3931:3931))
        (PORT d[11] (3266:3266:3266) (3160:3160:3160))
        (PORT d[12] (2214:2214:2214) (2153:2153:2153))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2670:2670:2670))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (2629:2629:2629) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (3971:3971:3971))
        (PORT d[1] (4032:4032:4032) (3971:3971:3971))
        (PORT d[2] (4032:4032:4032) (3971:3971:3971))
        (PORT d[3] (4032:4032:4032) (3971:3971:3971))
        (PORT d[4] (4032:4032:4032) (3971:3971:3971))
        (PORT d[5] (4348:4348:4348) (4280:4280:4280))
        (PORT d[6] (4348:4348:4348) (4280:4280:4280))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4348:4348:4348) (4280:4280:4280))
        (PORT d[9] (4348:4348:4348) (4280:4280:4280))
        (PORT d[10] (4348:4348:4348) (4280:4280:4280))
        (PORT d[11] (4348:4348:4348) (4280:4280:4280))
        (PORT d[12] (4348:4348:4348) (4280:4280:4280))
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2873:2873:2873))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3407:3407:3407))
        (PORT d[1] (2235:2235:2235) (2165:2165:2165))
        (PORT d[2] (2354:2354:2354) (2298:2298:2298))
        (PORT d[3] (3704:3704:3704) (3658:3658:3658))
        (PORT d[4] (4015:4015:4015) (3860:3860:3860))
        (PORT d[5] (3593:3593:3593) (3390:3390:3390))
        (PORT d[6] (2840:2840:2840) (2765:2765:2765))
        (PORT d[7] (3919:3919:3919) (3962:3962:3962))
        (PORT d[8] (2571:2571:2571) (2502:2502:2502))
        (PORT d[9] (2543:2543:2543) (2440:2440:2440))
        (PORT d[10] (3738:3738:3738) (3598:3598:3598))
        (PORT d[11] (2946:2946:2946) (2844:2844:2844))
        (PORT d[12] (2875:2875:2875) (2781:2781:2781))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2304:2304:2304))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (2933:2933:2933) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (993:993:993))
        (PORT datab (1308:1308:1308) (1274:1274:1274))
        (PORT datac (1521:1521:1521) (1471:1471:1471))
        (PORT datad (1266:1266:1266) (1201:1201:1201))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5436:5436:5436) (5375:5375:5375))
        (PORT d[1] (5436:5436:5436) (5375:5375:5375))
        (PORT d[2] (5436:5436:5436) (5375:5375:5375))
        (PORT d[3] (5436:5436:5436) (5375:5375:5375))
        (PORT d[4] (5436:5436:5436) (5375:5375:5375))
        (PORT d[5] (5902:5902:5902) (5792:5792:5792))
        (PORT d[6] (5902:5902:5902) (5792:5792:5792))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5902:5902:5902) (5792:5792:5792))
        (PORT d[9] (5902:5902:5902) (5792:5792:5792))
        (PORT d[10] (5902:5902:5902) (5792:5792:5792))
        (PORT d[11] (5902:5902:5902) (5792:5792:5792))
        (PORT d[12] (5902:5902:5902) (5792:5792:5792))
        (PORT clk (2213:2213:2213) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2162:2162:2162))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2808:2808:2808))
        (PORT d[1] (3822:3822:3822) (3618:3618:3618))
        (PORT d[2] (2384:2384:2384) (2275:2275:2275))
        (PORT d[3] (3399:3399:3399) (3342:3342:3342))
        (PORT d[4] (3340:3340:3340) (3280:3280:3280))
        (PORT d[5] (5220:5220:5220) (4891:4891:4891))
        (PORT d[6] (3897:3897:3897) (3807:3807:3807))
        (PORT d[7] (2851:2851:2851) (2865:2865:2865))
        (PORT d[8] (3864:3864:3864) (3667:3667:3667))
        (PORT d[9] (5562:5562:5562) (5581:5581:5581))
        (PORT d[10] (5743:5743:5743) (5527:5527:5527))
        (PORT d[11] (3643:3643:3643) (3566:3566:3566))
        (PORT d[12] (3830:3830:3830) (3629:3629:3629))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (3867:3867:3867))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (4304:4304:4304) (4267:4267:4267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1369:1369:1369))
        (PORT datab (712:712:712) (705:705:705))
        (PORT datac (1201:1201:1201) (1131:1131:1131))
        (PORT datad (2077:2077:2077) (1977:1977:1977))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (579:579:579))
        (PORT datab (888:888:888) (830:830:830))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (3895:3895:3895))
        (PORT d[1] (3961:3961:3961) (3895:3895:3895))
        (PORT d[2] (3961:3961:3961) (3895:3895:3895))
        (PORT d[3] (3961:3961:3961) (3895:3895:3895))
        (PORT d[4] (3961:3961:3961) (3895:3895:3895))
        (PORT d[5] (3953:3953:3953) (3894:3894:3894))
        (PORT d[6] (3953:3953:3953) (3894:3894:3894))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3953:3953:3953) (3894:3894:3894))
        (PORT d[9] (3953:3953:3953) (3894:3894:3894))
        (PORT d[10] (3953:3953:3953) (3894:3894:3894))
        (PORT d[11] (3953:3953:3953) (3894:3894:3894))
        (PORT d[12] (3953:3953:3953) (3894:3894:3894))
        (PORT clk (2146:2146:2146) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3694:3694:3694))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2462:2462:2462))
        (PORT d[1] (2489:2489:2489) (2512:2512:2512))
        (PORT d[2] (3644:3644:3644) (3488:3488:3488))
        (PORT d[3] (3095:3095:3095) (3095:3095:3095))
        (PORT d[4] (2715:2715:2715) (2667:2667:2667))
        (PORT d[5] (3218:3218:3218) (3139:3139:3139))
        (PORT d[6] (2845:2845:2845) (2885:2885:2885))
        (PORT d[7] (3562:3562:3562) (3587:3587:3587))
        (PORT d[8] (3847:3847:3847) (3622:3622:3622))
        (PORT d[9] (4435:4435:4435) (4409:4409:4409))
        (PORT d[10] (5549:5549:5549) (5259:5259:5259))
        (PORT d[11] (3564:3564:3564) (3367:3367:3367))
        (PORT d[12] (3966:3966:3966) (3753:3753:3753))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3245:3245:3245))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (3961:3961:3961) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4221:4221:4221))
        (PORT d[1] (4310:4310:4310) (4221:4221:4221))
        (PORT d[2] (4310:4310:4310) (4221:4221:4221))
        (PORT d[3] (4310:4310:4310) (4221:4221:4221))
        (PORT d[4] (4310:4310:4310) (4221:4221:4221))
        (PORT d[5] (4309:4309:4309) (4239:4239:4239))
        (PORT d[6] (4309:4309:4309) (4239:4239:4239))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4309:4309:4309) (4239:4239:4239))
        (PORT d[9] (4309:4309:4309) (4239:4239:4239))
        (PORT d[10] (4309:4309:4309) (4239:4239:4239))
        (PORT d[11] (4309:4309:4309) (4239:4239:4239))
        (PORT d[12] (4309:4309:4309) (4239:4239:4239))
        (PORT clk (2171:2171:2171) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3705:3705:3705))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3037:3037:3037))
        (PORT d[1] (2310:2310:2310) (2249:2249:2249))
        (PORT d[2] (2611:2611:2611) (2580:2580:2580))
        (PORT d[3] (3087:3087:3087) (3038:3038:3038))
        (PORT d[4] (3366:3366:3366) (3213:3213:3213))
        (PORT d[5] (7050:7050:7050) (6755:6755:6755))
        (PORT d[6] (2625:2625:2625) (2580:2580:2580))
        (PORT d[7] (3674:3674:3674) (3630:3630:3630))
        (PORT d[8] (2887:2887:2887) (2786:2786:2786))
        (PORT d[9] (5356:5356:5356) (5315:5315:5315))
        (PORT d[10] (6340:6340:6340) (6091:6091:6091))
        (PORT d[11] (3079:3079:3079) (2948:2948:2948))
        (PORT d[12] (2525:2525:2525) (2449:2449:2449))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2842:2842:2842))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (4108:4108:4108) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1140:1140:1140))
        (PORT datab (2448:2448:2448) (2308:2308:2308))
        (PORT datac (991:991:991) (1005:1005:1005))
        (PORT datad (1661:1661:1661) (1605:1605:1605))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4283:4283:4283))
        (PORT d[1] (4349:4349:4349) (4283:4283:4283))
        (PORT d[2] (4349:4349:4349) (4283:4283:4283))
        (PORT d[3] (4349:4349:4349) (4283:4283:4283))
        (PORT d[4] (4349:4349:4349) (4283:4283:4283))
        (PORT d[5] (4634:4634:4634) (4558:4558:4558))
        (PORT d[6] (4634:4634:4634) (4558:4558:4558))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4634:4634:4634) (4558:4558:4558))
        (PORT d[9] (4634:4634:4634) (4558:4558:4558))
        (PORT d[10] (4634:4634:4634) (4558:4558:4558))
        (PORT d[11] (4634:4634:4634) (4558:4558:4558))
        (PORT d[12] (4634:4634:4634) (4558:4558:4558))
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2888:2888:2888))
        (PORT clk (2232:2232:2232) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2377:2377:2377))
        (PORT d[1] (3019:3019:3019) (2933:2933:2933))
        (PORT d[2] (1621:1621:1621) (1567:1567:1567))
        (PORT d[3] (3771:3771:3771) (3699:3699:3699))
        (PORT d[4] (1690:1690:1690) (1638:1638:1638))
        (PORT d[5] (1683:1683:1683) (1640:1640:1640))
        (PORT d[6] (3581:3581:3581) (3496:3496:3496))
        (PORT d[7] (2904:2904:2904) (2819:2819:2819))
        (PORT d[8] (3616:3616:3616) (3508:3508:3508))
        (PORT d[9] (1909:1909:1909) (1833:1833:1833))
        (PORT d[10] (1749:1749:1749) (1711:1711:1711))
        (PORT d[11] (1611:1611:1611) (1575:1575:1575))
        (PORT d[12] (3223:3223:3223) (3130:3130:3130))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1471:1471:1471))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (PORT d[0] (1739:1739:1739) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4503:4503:4503))
        (PORT d[1] (4589:4589:4589) (4503:4503:4503))
        (PORT d[2] (4589:4589:4589) (4503:4503:4503))
        (PORT d[3] (4589:4589:4589) (4503:4503:4503))
        (PORT d[4] (4589:4589:4589) (4503:4503:4503))
        (PORT d[5] (4281:4281:4281) (4213:4213:4213))
        (PORT d[6] (4281:4281:4281) (4213:4213:4213))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4281:4281:4281) (4213:4213:4213))
        (PORT d[9] (4281:4281:4281) (4213:4213:4213))
        (PORT d[10] (4281:4281:4281) (4213:4213:4213))
        (PORT d[11] (4281:4281:4281) (4213:4213:4213))
        (PORT d[12] (4281:4281:4281) (4213:4213:4213))
        (PORT clk (2208:2208:2208) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2832:2832:2832))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3071:3071:3071))
        (PORT d[1] (2969:2969:2969) (2873:2873:2873))
        (PORT d[2] (2928:2928:2928) (2886:2886:2886))
        (PORT d[3] (3320:3320:3320) (3259:3259:3259))
        (PORT d[4] (4022:4022:4022) (3844:3844:3844))
        (PORT d[5] (7736:7736:7736) (7424:7424:7424))
        (PORT d[6] (3232:3232:3232) (3158:3158:3158))
        (PORT d[7] (4351:4351:4351) (4286:4286:4286))
        (PORT d[8] (2309:2309:2309) (2239:2239:2239))
        (PORT d[9] (5693:5693:5693) (5654:5654:5654))
        (PORT d[10] (2037:2037:2037) (1985:1985:1985))
        (PORT d[11] (3702:3702:3702) (3548:3548:3548))
        (PORT d[12] (2912:2912:2912) (2832:2832:2832))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (1981:1981:1981))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (4318:4318:4318) (4305:4305:4305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1142:1142:1142))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (657:657:657) (616:616:616))
        (PORT datad (1268:1268:1268) (1194:1194:1194))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3955:3955:3955))
        (PORT d[1] (4016:4016:4016) (3955:3955:3955))
        (PORT d[2] (4016:4016:4016) (3955:3955:3955))
        (PORT d[3] (4016:4016:4016) (3955:3955:3955))
        (PORT d[4] (4016:4016:4016) (3955:3955:3955))
        (PORT d[5] (4674:4674:4674) (4588:4588:4588))
        (PORT d[6] (4674:4674:4674) (4588:4588:4588))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4674:4674:4674) (4588:4588:4588))
        (PORT d[9] (4674:4674:4674) (4588:4588:4588))
        (PORT d[10] (4674:4674:4674) (4588:4588:4588))
        (PORT d[11] (4674:4674:4674) (4588:4588:4588))
        (PORT d[12] (4674:4674:4674) (4588:4588:4588))
        (PORT clk (2200:2200:2200) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2883:2883:2883))
        (PORT clk (2212:2212:2212) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3049:3049:3049))
        (PORT d[1] (2339:2339:2339) (2286:2286:2286))
        (PORT d[2] (2996:2996:2996) (2968:2968:2968))
        (PORT d[3] (3319:3319:3319) (3253:3253:3253))
        (PORT d[4] (3703:3703:3703) (3540:3540:3540))
        (PORT d[5] (7363:7363:7363) (7054:7054:7054))
        (PORT d[6] (3225:3225:3225) (3150:3150:3150))
        (PORT d[7] (3972:3972:3972) (3916:3916:3916))
        (PORT d[8] (2315:2315:2315) (2249:2249:2249))
        (PORT d[9] (5678:5678:5678) (5639:5639:5639))
        (PORT d[10] (6668:6668:6668) (6412:6412:6412))
        (PORT d[11] (3178:3178:3178) (3067:3067:3067))
        (PORT d[12] (2600:2600:2600) (2533:2533:2533))
        (PORT clk (2208:2208:2208) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2199:2199:2199))
        (PORT clk (2208:2208:2208) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2200:2200:2200))
        (PORT d[0] (2721:2721:2721) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4173:4173:4173))
        (PORT d[1] (4258:4258:4258) (4173:4173:4173))
        (PORT d[2] (4258:4258:4258) (4173:4173:4173))
        (PORT d[3] (4258:4258:4258) (4173:4173:4173))
        (PORT d[4] (4258:4258:4258) (4173:4173:4173))
        (PORT d[5] (3976:3976:3976) (3917:3917:3917))
        (PORT d[6] (3976:3976:3976) (3917:3917:3917))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3976:3976:3976) (3917:3917:3917))
        (PORT d[9] (3976:3976:3976) (3917:3917:3917))
        (PORT d[10] (3976:3976:3976) (3917:3917:3917))
        (PORT d[11] (3976:3976:3976) (3917:3917:3917))
        (PORT d[12] (3976:3976:3976) (3917:3917:3917))
        (PORT clk (2152:2152:2152) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3409:3409:3409))
        (PORT clk (2163:2163:2163) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2676:2676:2676))
        (PORT d[1] (2500:2500:2500) (2518:2518:2518))
        (PORT d[2] (3660:3660:3660) (3504:3504:3504))
        (PORT d[3] (3131:3131:3131) (3139:3139:3139))
        (PORT d[4] (2653:2653:2653) (2614:2614:2614))
        (PORT d[5] (3266:3266:3266) (3189:3189:3189))
        (PORT d[6] (2846:2846:2846) (2886:2886:2886))
        (PORT d[7] (3588:3588:3588) (3611:3611:3611))
        (PORT d[8] (3895:3895:3895) (3672:3672:3672))
        (PORT d[9] (4060:4060:4060) (4062:4062:4062))
        (PORT d[10] (5805:5805:5805) (5507:5507:5507))
        (PORT d[11] (3580:3580:3580) (3384:3384:3384))
        (PORT d[12] (3971:3971:3971) (3757:3757:3757))
        (PORT clk (2159:2159:2159) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3525:3525:3525))
        (PORT clk (2159:2159:2159) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (PORT d[0] (2858:2858:2858) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4295:4295:4295))
        (PORT d[1] (4360:4360:4360) (4295:4295:4295))
        (PORT d[2] (4360:4360:4360) (4295:4295:4295))
        (PORT d[3] (4360:4360:4360) (4295:4295:4295))
        (PORT d[4] (4360:4360:4360) (4295:4295:4295))
        (PORT d[5] (4675:4675:4675) (4600:4600:4600))
        (PORT d[6] (4675:4675:4675) (4600:4600:4600))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4675:4675:4675) (4600:4600:4600))
        (PORT d[9] (4675:4675:4675) (4600:4600:4600))
        (PORT d[10] (4675:4675:4675) (4600:4600:4600))
        (PORT d[11] (4675:4675:4675) (4600:4600:4600))
        (PORT d[12] (4675:4675:4675) (4600:4600:4600))
        (PORT clk (2223:2223:2223) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2529:2529:2529))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3077:3077:3077))
        (PORT d[1] (3294:3294:3294) (3201:3201:3201))
        (PORT d[2] (1364:1364:1364) (1328:1328:1328))
        (PORT d[3] (3439:3439:3439) (3391:3391:3391))
        (PORT d[4] (1688:1688:1688) (1638:1638:1638))
        (PORT d[5] (1356:1356:1356) (1332:1332:1332))
        (PORT d[6] (3503:3503:3503) (3407:3407:3407))
        (PORT d[7] (1329:1329:1329) (1309:1309:1309))
        (PORT d[8] (3630:3630:3630) (3518:3518:3518))
        (PORT d[9] (1334:1334:1334) (1301:1301:1301))
        (PORT d[10] (1668:1668:1668) (1628:1628:1628))
        (PORT d[11] (1664:1664:1664) (1629:1629:1629))
        (PORT d[12] (3231:3231:3231) (3147:3147:3147))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3657:3657:3657))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (PORT d[0] (3575:3575:3575) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3300:3300:3300) (3142:3142:3142))
        (PORT datab (1031:1031:1031) (1041:1041:1041))
        (PORT datac (1086:1086:1086) (1099:1099:1099))
        (PORT datad (1006:1006:1006) (944:944:944))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4919:4919:4919) (4819:4819:4819))
        (PORT d[1] (4919:4919:4919) (4819:4819:4819))
        (PORT d[2] (4919:4919:4919) (4819:4819:4819))
        (PORT d[3] (4919:4919:4919) (4819:4819:4819))
        (PORT d[4] (4919:4919:4919) (4819:4819:4819))
        (PORT d[5] (4346:4346:4346) (4271:4271:4271))
        (PORT d[6] (4346:4346:4346) (4271:4271:4271))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4346:4346:4346) (4271:4271:4271))
        (PORT d[9] (4346:4346:4346) (4271:4271:4271))
        (PORT d[10] (4346:4346:4346) (4271:4271:4271))
        (PORT d[11] (4346:4346:4346) (4271:4271:4271))
        (PORT d[12] (4346:4346:4346) (4271:4271:4271))
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3394:3394:3394))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2788:2788:2788))
        (PORT d[1] (3173:3173:3173) (3173:3173:3173))
        (PORT d[2] (2980:2980:2980) (2813:2813:2813))
        (PORT d[3] (3492:3492:3492) (3483:3483:3483))
        (PORT d[4] (3085:3085:3085) (3037:3037:3037))
        (PORT d[5] (3595:3595:3595) (3510:3510:3510))
        (PORT d[6] (2884:2884:2884) (2923:2923:2923))
        (PORT d[7] (3538:3538:3538) (3563:3563:3563))
        (PORT d[8] (4174:4174:4174) (3941:3941:3941))
        (PORT d[9] (4731:4731:4731) (4712:4712:4712))
        (PORT d[10] (6155:6155:6155) (5848:5848:5848))
        (PORT d[11] (3909:3909:3909) (3706:3706:3706))
        (PORT d[12] (4604:4604:4604) (4363:4363:4363))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (2838:2838:2838))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (PORT d[0] (2875:2875:2875) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1258:1258:1258))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (997:997:997) (1011:1011:1011))
        (PORT datad (2894:2894:2894) (2691:2691:2691))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (578:578:578))
        (PORT datab (965:965:965) (892:892:892))
        (PORT datad (933:933:933) (861:861:861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4503:4503:4503))
        (PORT d[1] (4598:4598:4598) (4503:4503:4503))
        (PORT d[2] (4598:4598:4598) (4503:4503:4503))
        (PORT d[3] (4598:4598:4598) (4503:4503:4503))
        (PORT d[4] (4598:4598:4598) (4503:4503:4503))
        (PORT d[5] (4620:4620:4620) (4543:4543:4543))
        (PORT d[6] (4620:4620:4620) (4543:4543:4543))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4620:4620:4620) (4543:4543:4543))
        (PORT d[9] (4620:4620:4620) (4543:4543:4543))
        (PORT d[10] (4620:4620:4620) (4543:4543:4543))
        (PORT d[11] (4620:4620:4620) (4543:4543:4543))
        (PORT d[12] (4620:4620:4620) (4543:4543:4543))
        (PORT clk (2218:2218:2218) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2875:2875:2875))
        (PORT clk (2230:2230:2230) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3363:3363:3363))
        (PORT d[1] (1371:1371:1371) (1340:1340:1340))
        (PORT d[2] (1311:1311:1311) (1266:1266:1266))
        (PORT d[3] (2962:2962:2962) (2884:2884:2884))
        (PORT d[4] (1380:1380:1380) (1344:1344:1344))
        (PORT d[5] (1364:1364:1364) (1341:1341:1341))
        (PORT d[6] (3625:3625:3625) (3550:3550:3550))
        (PORT d[7] (4595:4595:4595) (4509:4509:4509))
        (PORT d[8] (3650:3650:3650) (3539:3539:3539))
        (PORT d[9] (5941:5941:5941) (5886:5886:5886))
        (PORT d[10] (1718:1718:1718) (1680:1680:1680))
        (PORT d[11] (1322:1322:1322) (1300:1300:1300))
        (PORT d[12] (3241:3241:3241) (3147:3147:3147))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1668:1668:1668))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2218:2218:2218))
        (PORT d[0] (3959:3959:3959) (3930:3930:3930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4683:4683:4683))
        (PORT d[1] (4730:4730:4730) (4683:4683:4683))
        (PORT d[2] (4730:4730:4730) (4683:4683:4683))
        (PORT d[3] (4730:4730:4730) (4683:4683:4683))
        (PORT d[4] (4730:4730:4730) (4683:4683:4683))
        (PORT d[5] (5081:5081:5081) (5019:5019:5019))
        (PORT d[6] (5081:5081:5081) (5019:5019:5019))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5081:5081:5081) (5019:5019:5019))
        (PORT d[9] (5081:5081:5081) (5019:5019:5019))
        (PORT d[10] (5081:5081:5081) (5019:5019:5019))
        (PORT d[11] (5081:5081:5081) (5019:5019:5019))
        (PORT d[12] (5081:5081:5081) (5019:5019:5019))
        (PORT clk (2201:2201:2201) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2737:2737:2737))
        (PORT clk (2213:2213:2213) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2463:2463:2463))
        (PORT d[1] (4598:4598:4598) (4398:4398:4398))
        (PORT d[2] (2824:2824:2824) (2732:2732:2732))
        (PORT d[3] (2716:2716:2716) (2653:2653:2653))
        (PORT d[4] (4635:4635:4635) (4476:4476:4476))
        (PORT d[5] (5603:5603:5603) (5289:5289:5289))
        (PORT d[6] (4709:4709:4709) (4575:4575:4575))
        (PORT d[7] (3195:3195:3195) (3211:3211:3211))
        (PORT d[8] (3546:3546:3546) (3440:3440:3440))
        (PORT d[9] (5521:5521:5521) (5532:5532:5532))
        (PORT d[10] (6148:6148:6148) (5938:5938:5938))
        (PORT d[11] (3386:3386:3386) (3347:3347:3347))
        (PORT d[12] (3540:3540:3540) (3350:3350:3350))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3294:3294:3294))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (PORT d[0] (3167:3167:3167) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3982:3982:3982))
        (PORT d[1] (4036:4036:4036) (3982:3982:3982))
        (PORT d[2] (4036:4036:4036) (3982:3982:3982))
        (PORT d[3] (4036:4036:4036) (3982:3982:3982))
        (PORT d[4] (4036:4036:4036) (3982:3982:3982))
        (PORT d[5] (4337:4337:4337) (4272:4272:4272))
        (PORT d[6] (4337:4337:4337) (4272:4272:4272))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4337:4337:4337) (4272:4272:4272))
        (PORT d[9] (4337:4337:4337) (4272:4272:4272))
        (PORT d[10] (4337:4337:4337) (4272:4272:4272))
        (PORT d[11] (4337:4337:4337) (4272:4272:4272))
        (PORT d[12] (4337:4337:4337) (4272:4272:4272))
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2867:2867:2867))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2721:2721:2721))
        (PORT d[1] (3013:3013:3013) (2935:2935:2935))
        (PORT d[2] (3305:3305:3305) (3262:3262:3262))
        (PORT d[3] (3338:3338:3338) (3276:3276:3276))
        (PORT d[4] (1580:1580:1580) (1504:1504:1504))
        (PORT d[5] (1403:1403:1403) (1379:1379:1379))
        (PORT d[6] (3682:3682:3682) (3605:3605:3605))
        (PORT d[7] (4594:4594:4594) (4509:4509:4509))
        (PORT d[8] (2356:2356:2356) (2286:2286:2286))
        (PORT d[9] (1647:1647:1647) (1604:1604:1604))
        (PORT d[10] (7044:7044:7044) (6763:6763:6763))
        (PORT d[11] (4028:4028:4028) (3861:3861:3861))
        (PORT d[12] (3202:3202:3202) (3109:3109:3109))
        (PORT clk (2224:2224:2224) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1679:1679:1679))
        (PORT clk (2224:2224:2224) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (PORT d[0] (2855:2855:2855) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3952:3952:3952))
        (PORT d[1] (4009:4009:4009) (3952:3952:3952))
        (PORT d[2] (4009:4009:4009) (3952:3952:3952))
        (PORT d[3] (4009:4009:4009) (3952:3952:3952))
        (PORT d[4] (4009:4009:4009) (3952:3952:3952))
        (PORT d[5] (4305:4305:4305) (4238:4238:4238))
        (PORT d[6] (4305:4305:4305) (4238:4238:4238))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4305:4305:4305) (4238:4238:4238))
        (PORT d[9] (4305:4305:4305) (4238:4238:4238))
        (PORT d[10] (4305:4305:4305) (4238:4238:4238))
        (PORT d[11] (4305:4305:4305) (4238:4238:4238))
        (PORT d[12] (4305:4305:4305) (4238:4238:4238))
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2879:2879:2879))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3347:3347:3347))
        (PORT d[1] (2678:2678:2678) (2615:2615:2615))
        (PORT d[2] (3330:3330:3330) (3286:3286:3286))
        (PORT d[3] (3635:3635:3635) (3555:3555:3555))
        (PORT d[4] (4005:4005:4005) (3828:3828:3828))
        (PORT d[5] (1404:1404:1404) (1380:1380:1380))
        (PORT d[6] (3674:3674:3674) (3596:3596:3596))
        (PORT d[7] (4291:4291:4291) (4222:4222:4222))
        (PORT d[8] (2388:2388:2388) (2316:2316:2316))
        (PORT d[9] (5924:5924:5924) (5870:5870:5870))
        (PORT d[10] (6963:6963:6963) (6687:6687:6687))
        (PORT d[11] (4058:4058:4058) (3896:3896:3896))
        (PORT d[12] (2928:2928:2928) (2849:2849:2849))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1694:1694:1694))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (2294:2294:2294) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1139:1139:1139))
        (PORT datab (1032:1032:1032) (1042:1042:1042))
        (PORT datac (967:967:967) (909:909:909))
        (PORT datad (1200:1200:1200) (1106:1106:1106))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (961:961:961))
        (PORT datab (1808:1808:1808) (1665:1665:1665))
        (PORT datac (1086:1086:1086) (1099:1099:1099))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4877:4877:4877) (4779:4779:4779))
        (PORT d[1] (4877:4877:4877) (4779:4779:4779))
        (PORT d[2] (4877:4877:4877) (4779:4779:4779))
        (PORT d[3] (4877:4877:4877) (4779:4779:4779))
        (PORT d[4] (4877:4877:4877) (4779:4779:4779))
        (PORT d[5] (4691:4691:4691) (4640:4640:4640))
        (PORT d[6] (4691:4691:4691) (4640:4640:4640))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4691:4691:4691) (4640:4640:4640))
        (PORT d[9] (4691:4691:4691) (4640:4640:4640))
        (PORT d[10] (4691:4691:4691) (4640:4640:4640))
        (PORT d[11] (4691:4691:4691) (4640:4640:4640))
        (PORT d[12] (4691:4691:4691) (4640:4640:4640))
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (2994:2994:2994))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2466:2466:2466))
        (PORT d[1] (4941:4941:4941) (4726:4726:4726))
        (PORT d[2] (2466:2466:2466) (2391:2391:2391))
        (PORT d[3] (2678:2678:2678) (2614:2614:2614))
        (PORT d[4] (4343:4343:4343) (4196:4196:4196))
        (PORT d[5] (5609:5609:5609) (5297:5297:5297))
        (PORT d[6] (4451:4451:4451) (4327:4327:4327))
        (PORT d[7] (3535:3535:3535) (3544:3544:3544))
        (PORT d[8] (3177:3177:3177) (3080:3080:3080))
        (PORT d[9] (5501:5501:5501) (5510:5510:5510))
        (PORT d[10] (6104:6104:6104) (5895:5895:5895))
        (PORT d[11] (3306:3306:3306) (3268:3268:3268))
        (PORT d[12] (3208:3208:3208) (3027:3027:3027))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3173:3173:3173))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT d[0] (4563:4563:4563) (4528:4528:4528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5042:5042:5042))
        (PORT d[1] (5162:5162:5162) (5042:5042:5042))
        (PORT d[2] (5162:5162:5162) (5042:5042:5042))
        (PORT d[3] (5162:5162:5162) (5042:5042:5042))
        (PORT d[4] (5162:5162:5162) (5042:5042:5042))
        (PORT d[5] (4677:4677:4677) (4625:4625:4625))
        (PORT d[6] (4677:4677:4677) (4625:4625:4625))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4677:4677:4677) (4625:4625:4625))
        (PORT d[9] (4677:4677:4677) (4625:4625:4625))
        (PORT d[10] (4677:4677:4677) (4625:4625:4625))
        (PORT d[11] (4677:4677:4677) (4625:4625:4625))
        (PORT d[12] (4677:4677:4677) (4625:4625:4625))
        (PORT clk (2195:2195:2195) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2433:2433:2433))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2493:2493:2493))
        (PORT d[1] (4930:4930:4930) (4715:4715:4715))
        (PORT d[2] (2453:2453:2453) (2377:2377:2377))
        (PORT d[3] (2358:2358:2358) (2311:2311:2311))
        (PORT d[4] (4361:4361:4361) (4212:4212:4212))
        (PORT d[5] (5601:5601:5601) (5288:5288:5288))
        (PORT d[6] (4411:4411:4411) (4287:4287:4287))
        (PORT d[7] (3155:3155:3155) (3173:3173:3173))
        (PORT d[8] (3202:3202:3202) (3108:3108:3108))
        (PORT d[9] (5176:5176:5176) (5199:5199:5199))
        (PORT d[10] (6098:6098:6098) (5894:5894:5894))
        (PORT d[11] (3320:3320:3320) (3283:3283:3283))
        (PORT d[12] (3200:3200:3200) (3019:3019:3019))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2304:2304:2304))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (PORT d[0] (5459:5459:5459) (5342:5342:5342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4606:4606:4606))
        (PORT d[1] (4682:4682:4682) (4606:4606:4606))
        (PORT d[2] (4682:4682:4682) (4606:4606:4606))
        (PORT d[3] (4682:4682:4682) (4606:4606:4606))
        (PORT d[4] (4682:4682:4682) (4606:4606:4606))
        (PORT d[5] (4972:4972:4972) (4884:4884:4884))
        (PORT d[6] (4972:4972:4972) (4884:4884:4884))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4972:4972:4972) (4884:4884:4884))
        (PORT d[9] (4972:4972:4972) (4884:4884:4884))
        (PORT d[10] (4972:4972:4972) (4884:4884:4884))
        (PORT d[11] (4972:4972:4972) (4884:4884:4884))
        (PORT d[12] (4972:4972:4972) (4884:4884:4884))
        (PORT clk (2223:2223:2223) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (969:969:969))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3070:3070:3070))
        (PORT d[1] (3151:3151:3151) (3037:3037:3037))
        (PORT d[2] (1339:1339:1339) (1309:1309:1309))
        (PORT d[3] (3454:3454:3454) (3406:3406:3406))
        (PORT d[4] (3626:3626:3626) (3515:3515:3515))
        (PORT d[5] (1379:1379:1379) (1357:1357:1357))
        (PORT d[6] (3495:3495:3495) (3398:3398:3398))
        (PORT d[7] (2600:2600:2600) (2531:2531:2531))
        (PORT d[8] (3333:3333:3333) (3239:3239:3239))
        (PORT d[9] (3909:3909:3909) (3788:3788:3788))
        (PORT d[10] (4698:4698:4698) (4524:4524:4524))
        (PORT d[11] (4299:4299:4299) (4158:4158:4158))
        (PORT d[12] (3240:3240:3240) (3159:3159:3159))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3652:3652:3652))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (3558:3558:3558) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1141:1141:1141))
        (PORT datab (1428:1428:1428) (1385:1385:1385))
        (PORT datac (986:986:986) (998:998:998))
        (PORT datad (1032:1032:1032) (975:975:975))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (3967:3967:3967))
        (PORT d[1] (4031:4031:4031) (3967:3967:3967))
        (PORT d[2] (4031:4031:4031) (3967:3967:3967))
        (PORT d[3] (4031:4031:4031) (3967:3967:3967))
        (PORT d[4] (4031:4031:4031) (3967:3967:3967))
        (PORT d[5] (4297:4297:4297) (4229:4229:4229))
        (PORT d[6] (4297:4297:4297) (4229:4229:4229))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4297:4297:4297) (4229:4229:4229))
        (PORT d[9] (4297:4297:4297) (4229:4229:4229))
        (PORT d[10] (4297:4297:4297) (4229:4229:4229))
        (PORT d[11] (4297:4297:4297) (4229:4229:4229))
        (PORT d[12] (4297:4297:4297) (4229:4229:4229))
        (PORT clk (2212:2212:2212) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2752:2752:2752))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3072:3072:3072))
        (PORT d[1] (2687:2687:2687) (2612:2612:2612))
        (PORT d[2] (3297:3297:3297) (3253:3253:3253))
        (PORT d[3] (2374:2374:2374) (2332:2332:2332))
        (PORT d[4] (4029:4029:4029) (3851:3851:3851))
        (PORT d[5] (7737:7737:7737) (7425:7425:7425))
        (PORT d[6] (3293:3293:3293) (3223:3223:3223))
        (PORT d[7] (4320:4320:4320) (4256:4256:4256))
        (PORT d[8] (2348:2348:2348) (2277:2277:2277))
        (PORT d[9] (2007:2007:2007) (1948:1948:1948))
        (PORT d[10] (6971:6971:6971) (6698:6698:6698))
        (PORT d[11] (4057:4057:4057) (3895:3895:3895))
        (PORT d[12] (2895:2895:2895) (2817:2817:2817))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2727:2727:2727))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (PORT d[0] (2394:2394:2394) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1581:1581:1581))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (990:990:990) (1003:1003:1003))
        (PORT datad (973:973:973) (914:914:914))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1402:1402:1402))
        (PORT datab (1198:1198:1198) (1107:1107:1107))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4363:4363:4363))
        (PORT d[1] (4403:4403:4403) (4363:4363:4363))
        (PORT d[2] (4403:4403:4403) (4363:4363:4363))
        (PORT d[3] (4403:4403:4403) (4363:4363:4363))
        (PORT d[4] (4403:4403:4403) (4363:4363:4363))
        (PORT d[5] (4915:4915:4915) (4841:4841:4841))
        (PORT d[6] (4915:4915:4915) (4841:4841:4841))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4915:4915:4915) (4841:4841:4841))
        (PORT d[9] (4915:4915:4915) (4841:4841:4841))
        (PORT d[10] (4915:4915:4915) (4841:4841:4841))
        (PORT d[11] (4915:4915:4915) (4841:4841:4841))
        (PORT d[12] (4915:4915:4915) (4841:4841:4841))
        (PORT clk (2199:2199:2199) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3076:3076:3076))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2482:2482:2482))
        (PORT d[1] (4599:4599:4599) (4399:4399:4399))
        (PORT d[2] (2498:2498:2498) (2422:2422:2422))
        (PORT d[3] (2723:2723:2723) (2665:2665:2665))
        (PORT d[4] (4660:4660:4660) (4501:4501:4501))
        (PORT d[5] (5609:5609:5609) (5296:5296:5296))
        (PORT d[6] (4420:4420:4420) (4297:4297:4297))
        (PORT d[7] (3536:3536:3536) (3544:3544:3544))
        (PORT d[8] (3488:3488:3488) (3377:3377:3377))
        (PORT d[9] (5515:5515:5515) (5525:5525:5525))
        (PORT d[10] (6142:6142:6142) (5932:5932:5932))
        (PORT d[11] (3339:3339:3339) (3306:3306:3306))
        (PORT d[12] (3208:3208:3208) (3028:3028:3028))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3528:3528:3528))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (2857:2857:2857) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4342:4342:4342) (4253:4253:4253))
        (PORT d[1] (4342:4342:4342) (4253:4253:4253))
        (PORT d[2] (4342:4342:4342) (4253:4253:4253))
        (PORT d[3] (4342:4342:4342) (4253:4253:4253))
        (PORT d[4] (4342:4342:4342) (4253:4253:4253))
        (PORT d[5] (4597:4597:4597) (4497:4497:4497))
        (PORT d[6] (4597:4597:4597) (4497:4497:4497))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4597:4597:4597) (4497:4497:4497))
        (PORT d[9] (4597:4597:4597) (4497:4497:4497))
        (PORT d[10] (4597:4597:4597) (4497:4497:4497))
        (PORT d[11] (4597:4597:4597) (4497:4497:4497))
        (PORT d[12] (4597:4597:4597) (4497:4497:4497))
        (PORT clk (2177:2177:2177) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2163:2163:2163))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3096:3096:3096))
        (PORT d[1] (2008:2008:2008) (1963:1963:1963))
        (PORT d[2] (2950:2950:2950) (2908:2908:2908))
        (PORT d[3] (3063:3063:3063) (3013:3013:3013))
        (PORT d[4] (3367:3367:3367) (3214:3214:3214))
        (PORT d[5] (7051:7051:7051) (6756:6756:6756))
        (PORT d[6] (2633:2633:2633) (2579:2579:2579))
        (PORT d[7] (3644:3644:3644) (3596:3596:3596))
        (PORT d[8] (2855:2855:2855) (2757:2757:2757))
        (PORT d[9] (4796:4796:4796) (4800:4800:4800))
        (PORT d[10] (6341:6341:6341) (6092:6092:6092))
        (PORT d[11] (2864:2864:2864) (2769:2769:2769))
        (PORT d[12] (2267:2267:2267) (2191:2191:2191))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2845:2845:2845))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (4064:4064:4064) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3951:3951:3951))
        (PORT d[1] (4012:4012:4012) (3951:3951:3951))
        (PORT d[2] (4012:4012:4012) (3951:3951:3951))
        (PORT d[3] (4012:4012:4012) (3951:3951:3951))
        (PORT d[4] (4012:4012:4012) (3951:3951:3951))
        (PORT d[5] (4349:4349:4349) (4278:4278:4278))
        (PORT d[6] (4349:4349:4349) (4278:4278:4278))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4349:4349:4349) (4278:4278:4278))
        (PORT d[9] (4349:4349:4349) (4278:4278:4278))
        (PORT d[10] (4349:4349:4349) (4278:4278:4278))
        (PORT d[11] (4349:4349:4349) (4278:4278:4278))
        (PORT d[12] (4349:4349:4349) (4278:4278:4278))
        (PORT clk (2183:2183:2183) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2395:2395:2395))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3077:3077:3077))
        (PORT d[1] (2341:2341:2341) (2283:2283:2283))
        (PORT d[2] (2637:2637:2637) (2611:2611:2611))
        (PORT d[3] (2705:2705:2705) (2666:2666:2666))
        (PORT d[4] (3680:3680:3680) (3517:3517:3517))
        (PORT d[5] (7373:7373:7373) (7076:7076:7076))
        (PORT d[6] (2912:2912:2912) (2854:2854:2854))
        (PORT d[7] (4016:4016:4016) (3961:3961:3961))
        (PORT d[8] (2365:2365:2365) (2299:2299:2299))
        (PORT d[9] (4813:4813:4813) (4814:4814:4814))
        (PORT d[10] (6405:6405:6405) (6153:6153:6153))
        (PORT d[11] (3392:3392:3392) (3253:3253:3253))
        (PORT d[12] (2570:2570:2570) (2499:2499:2499))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (1978:1978:1978))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (3501:3501:3501) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1141:1141:1141))
        (PORT datab (1025:1025:1025) (1035:1035:1035))
        (PORT datac (1611:1611:1611) (1525:1525:1525))
        (PORT datad (1606:1606:1606) (1517:1517:1517))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4146:4146:4146))
        (PORT d[1] (4236:4236:4236) (4146:4146:4146))
        (PORT d[2] (4236:4236:4236) (4146:4146:4146))
        (PORT d[3] (4236:4236:4236) (4146:4146:4146))
        (PORT d[4] (4236:4236:4236) (4146:4146:4146))
        (PORT d[5] (3961:3961:3961) (3905:3905:3905))
        (PORT d[6] (3961:3961:3961) (3905:3905:3905))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3961:3961:3961) (3905:3905:3905))
        (PORT d[9] (3961:3961:3961) (3905:3905:3905))
        (PORT d[10] (3961:3961:3961) (3905:3905:3905))
        (PORT d[11] (3961:3961:3961) (3905:3905:3905))
        (PORT d[12] (3961:3961:3961) (3905:3905:3905))
        (PORT clk (2204:2204:2204) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2700:2700:2700))
        (PORT clk (2216:2216:2216) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3039:3039:3039))
        (PORT d[1] (2680:2680:2680) (2614:2614:2614))
        (PORT d[2] (2972:2972:2972) (2943:2943:2943))
        (PORT d[3] (3018:3018:3018) (2971:2971:2971))
        (PORT d[4] (4034:4034:4034) (3855:3855:3855))
        (PORT d[5] (7704:7704:7704) (7393:7393:7393))
        (PORT d[6] (3231:3231:3231) (3157:3157:3157))
        (PORT d[7] (4344:4344:4344) (4278:4278:4278))
        (PORT d[8] (2057:2057:2057) (2000:2000:2000))
        (PORT d[9] (5692:5692:5692) (5653:5653:5653))
        (PORT d[10] (6729:6729:6729) (6464:6464:6464))
        (PORT d[11] (3725:3725:3725) (3576:3576:3576))
        (PORT d[12] (1951:1951:1951) (1903:1903:1903))
        (PORT clk (2212:2212:2212) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (1987:1987:1987))
        (PORT clk (2212:2212:2212) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (PORT d[0] (4306:4306:4306) (4295:4295:4295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1647:1647:1647))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1087:1087:1087) (1101:1101:1101))
        (PORT datad (1348:1348:1348) (1276:1276:1276))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4686:4686:4686))
        (PORT d[1] (4734:4734:4734) (4686:4686:4686))
        (PORT d[2] (4734:4734:4734) (4686:4686:4686))
        (PORT d[3] (4734:4734:4734) (4686:4686:4686))
        (PORT d[4] (4734:4734:4734) (4686:4686:4686))
        (PORT d[5] (5566:5566:5566) (5471:5471:5471))
        (PORT d[6] (5566:5566:5566) (5471:5471:5471))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5566:5566:5566) (5471:5471:5471))
        (PORT d[9] (5566:5566:5566) (5471:5471:5471))
        (PORT d[10] (5566:5566:5566) (5471:5471:5471))
        (PORT d[11] (5566:5566:5566) (5471:5471:5471))
        (PORT d[12] (5566:5566:5566) (5471:5471:5471))
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3346:3346:3346))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2439:2439:2439))
        (PORT d[1] (4241:4241:4241) (4037:4037:4037))
        (PORT d[2] (2068:2068:2068) (1964:1964:1964))
        (PORT d[3] (3051:3051:3051) (2977:2977:2977))
        (PORT d[4] (3992:3992:3992) (3906:3906:3906))
        (PORT d[5] (5579:5579:5579) (5237:5237:5237))
        (PORT d[6] (4559:4559:4559) (4455:4455:4455))
        (PORT d[7] (3185:3185:3185) (3193:3193:3193))
        (PORT d[8] (3880:3880:3880) (3762:3762:3762))
        (PORT d[9] (4827:4827:4827) (4847:4847:4847))
        (PORT d[10] (6122:6122:6122) (5902:5902:5902))
        (PORT d[11] (3360:3360:3360) (3324:3324:3324))
        (PORT d[12] (4151:4151:4151) (3935:3935:3935))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4439:4439:4439))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (5438:5438:5438) (5232:5232:5232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4760:4760:4760))
        (PORT d[1] (4859:4859:4859) (4760:4760:4760))
        (PORT d[2] (4859:4859:4859) (4760:4760:4760))
        (PORT d[3] (4859:4859:4859) (4760:4760:4760))
        (PORT d[4] (4859:4859:4859) (4760:4760:4760))
        (PORT d[5] (5188:5188:5188) (5071:5071:5071))
        (PORT d[6] (5188:5188:5188) (5071:5071:5071))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5188:5188:5188) (5071:5071:5071))
        (PORT d[9] (5188:5188:5188) (5071:5071:5071))
        (PORT d[10] (5188:5188:5188) (5071:5071:5071))
        (PORT d[11] (5188:5188:5188) (5071:5071:5071))
        (PORT d[12] (5188:5188:5188) (5071:5071:5071))
        (PORT clk (2191:2191:2191) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2431:2431:2431))
        (PORT clk (2201:2201:2201) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2825:2825:2825))
        (PORT d[1] (4938:4938:4938) (4725:4725:4725))
        (PORT d[2] (2166:2166:2166) (2105:2105:2105))
        (PORT d[3] (2406:2406:2406) (2362:2362:2362))
        (PORT d[4] (4357:4357:4357) (4210:4210:4210))
        (PORT d[5] (5607:5607:5607) (5294:5294:5294))
        (PORT d[6] (4371:4371:4371) (4247:4247:4247))
        (PORT d[7] (3222:3222:3222) (3247:3247:3247))
        (PORT d[8] (3222:3222:3222) (3128:3128:3128))
        (PORT d[9] (4848:4848:4848) (4891:4891:4891))
        (PORT d[10] (6092:6092:6092) (5883:5883:5883))
        (PORT d[11] (3326:3326:3326) (3290:3290:3290))
        (PORT d[12] (3186:3186:3186) (3002:3002:3002))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2860:2860:2860))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (PORT d[0] (3979:3979:3979) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4719:4719:4719))
        (PORT d[1] (4764:4764:4764) (4719:4719:4719))
        (PORT d[2] (4764:4764:4764) (4719:4719:4719))
        (PORT d[3] (4764:4764:4764) (4719:4719:4719))
        (PORT d[4] (4764:4764:4764) (4719:4719:4719))
        (PORT d[5] (5258:5258:5258) (5164:5164:5164))
        (PORT d[6] (5258:5258:5258) (5164:5164:5164))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5258:5258:5258) (5164:5164:5164))
        (PORT d[9] (5258:5258:5258) (5164:5164:5164))
        (PORT d[10] (5258:5258:5258) (5164:5164:5164))
        (PORT d[11] (5258:5258:5258) (5164:5164:5164))
        (PORT d[12] (5258:5258:5258) (5164:5164:5164))
        (PORT clk (2202:2202:2202) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3618:3618:3618))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2389:2389:2389))
        (PORT d[1] (4831:4831:4831) (4612:4612:4612))
        (PORT d[2] (2786:2786:2786) (2693:2693:2693))
        (PORT d[3] (2436:2436:2436) (2399:2399:2399))
        (PORT d[4] (3985:3985:3985) (3889:3889:3889))
        (PORT d[5] (5622:5622:5622) (5307:5307:5307))
        (PORT d[6] (4567:4567:4567) (4464:4464:4464))
        (PORT d[7] (3192:3192:3192) (3201:3201:3201))
        (PORT d[8] (3514:3514:3514) (3410:3410:3410))
        (PORT d[9] (5522:5522:5522) (5533:5533:5533))
        (PORT d[10] (6129:6129:6129) (5909:5909:5909))
        (PORT d[11] (3038:3038:3038) (3022:3022:3022))
        (PORT d[12] (3547:3547:3547) (3357:3357:3357))
        (PORT clk (2211:2211:2211) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (2813:2813:2813))
        (PORT clk (2211:2211:2211) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT d[0] (5139:5139:5139) (5037:5037:5037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4691:4691:4691) (4613:4613:4613))
        (PORT d[1] (4691:4691:4691) (4613:4613:4613))
        (PORT d[2] (4691:4691:4691) (4613:4613:4613))
        (PORT d[3] (4691:4691:4691) (4613:4613:4613))
        (PORT d[4] (4691:4691:4691) (4613:4613:4613))
        (PORT d[5] (5290:5290:5290) (5193:5193:5193))
        (PORT d[6] (5290:5290:5290) (5193:5193:5193))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5290:5290:5290) (5193:5193:5193))
        (PORT d[9] (5290:5290:5290) (5193:5193:5193))
        (PORT d[10] (5290:5290:5290) (5193:5193:5193))
        (PORT d[11] (5290:5290:5290) (5193:5193:5193))
        (PORT d[12] (5290:5290:5290) (5193:5193:5193))
        (PORT clk (2233:2233:2233) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1277:1277:1277))
        (PORT clk (2221:2221:2221) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2757:2757:2757))
        (PORT d[1] (3159:3159:3159) (3034:3034:3034))
        (PORT d[2] (1713:1713:1713) (1674:1674:1674))
        (PORT d[3] (3049:3049:3049) (3002:3002:3002))
        (PORT d[4] (3251:3251:3251) (3139:3139:3139))
        (PORT d[5] (3879:3879:3879) (3671:3671:3671))
        (PORT d[6] (3168:3168:3168) (3079:3079:3079))
        (PORT d[7] (2261:2261:2261) (2200:2200:2200))
        (PORT d[8] (3291:3291:3291) (3198:3198:3198))
        (PORT d[9] (3547:3547:3547) (3428:3428:3428))
        (PORT d[10] (4713:4713:4713) (4536:4536:4536))
        (PORT d[11] (3931:3931:3931) (3802:3802:3802))
        (PORT d[12] (2905:2905:2905) (2836:2836:2836))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3351:3351:3351))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (PORT d[0] (3252:3252:3252) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1139:1139:1139))
        (PORT datab (1034:1034:1034) (1044:1044:1044))
        (PORT datac (1304:1304:1304) (1261:1261:1261))
        (PORT datad (1326:1326:1326) (1263:1263:1263))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1629:1629:1629))
        (PORT datab (2040:2040:2040) (1883:1883:1883))
        (PORT datac (994:994:994) (1007:1007:1007))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1127:1127:1127))
        (PORT datab (969:969:969) (902:902:902))
        (PORT datad (319:319:319) (397:397:397))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2004:2004:2004))
        (PORT d[1] (2068:2068:2068) (2004:2004:2004))
        (PORT d[2] (2068:2068:2068) (2004:2004:2004))
        (PORT d[3] (2068:2068:2068) (2004:2004:2004))
        (PORT d[4] (2068:2068:2068) (2004:2004:2004))
        (PORT d[5] (4657:4657:4657) (4570:4570:4570))
        (PORT d[6] (4657:4657:4657) (4570:4570:4570))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4657:4657:4657) (4570:4570:4570))
        (PORT d[9] (4657:4657:4657) (4570:4570:4570))
        (PORT d[10] (4657:4657:4657) (4570:4570:4570))
        (PORT d[11] (4657:4657:4657) (4570:4570:4570))
        (PORT d[12] (4657:4657:4657) (4570:4570:4570))
        (PORT clk (2194:2194:2194) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1814:1814:1814))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3106:3106:3106))
        (PORT d[1] (3554:3554:3554) (3545:3545:3545))
        (PORT d[2] (3939:3939:3939) (3722:3722:3722))
        (PORT d[3] (3828:3828:3828) (3812:3812:3812))
        (PORT d[4] (3416:3416:3416) (3361:3361:3361))
        (PORT d[5] (4241:4241:4241) (4135:4135:4135))
        (PORT d[6] (3485:3485:3485) (3488:3488:3488))
        (PORT d[7] (3219:3219:3219) (3235:3235:3235))
        (PORT d[8] (4767:4767:4767) (4499:4499:4499))
        (PORT d[9] (4642:4642:4642) (4561:4561:4561))
        (PORT d[10] (6516:6516:6516) (6192:6192:6192))
        (PORT d[11] (4557:4557:4557) (4330:4330:4330))
        (PORT d[12] (4931:4931:4931) (4680:4680:4680))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3111:3111:3111))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT d[0] (2927:2927:2927) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1065:1065:1065))
        (PORT d[1] (1083:1083:1083) (1065:1065:1065))
        (PORT d[2] (1083:1083:1083) (1065:1065:1065))
        (PORT d[3] (1083:1083:1083) (1065:1065:1065))
        (PORT d[4] (1083:1083:1083) (1065:1065:1065))
        (PORT d[5] (1105:1105:1105) (1088:1088:1088))
        (PORT d[6] (1105:1105:1105) (1088:1088:1088))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1105:1105:1105) (1088:1088:1088))
        (PORT d[9] (1105:1105:1105) (1088:1088:1088))
        (PORT d[10] (1105:1105:1105) (1088:1088:1088))
        (PORT d[11] (1105:1105:1105) (1088:1088:1088))
        (PORT d[12] (1105:1105:1105) (1088:1088:1088))
        (PORT clk (2186:2186:2186) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2224:2224:2224))
        (PORT clk (2180:2180:2180) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3786:3786:3786))
        (PORT d[1] (3110:3110:3110) (3085:3085:3085))
        (PORT d[2] (3960:3960:3960) (3770:3770:3770))
        (PORT d[3] (4191:4191:4191) (4074:4074:4074))
        (PORT d[4] (3800:3800:3800) (3694:3694:3694))
        (PORT d[5] (4459:4459:4459) (4216:4216:4216))
        (PORT d[6] (3904:3904:3904) (3695:3695:3695))
        (PORT d[7] (3254:3254:3254) (3285:3285:3285))
        (PORT d[8] (4163:4163:4163) (3948:3948:3948))
        (PORT d[9] (3664:3664:3664) (3616:3616:3616))
        (PORT d[10] (4575:4575:4575) (4290:4290:4290))
        (PORT d[11] (4180:4180:4180) (3971:3971:3971))
        (PORT d[12] (3957:3957:3957) (3764:3764:3764))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4155:4155:4155))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (PORT d[0] (3724:3724:3724) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1702:1702:1702))
        (PORT d[1] (1754:1754:1754) (1702:1702:1702))
        (PORT d[2] (1754:1754:1754) (1702:1702:1702))
        (PORT d[3] (1754:1754:1754) (1702:1702:1702))
        (PORT d[4] (1754:1754:1754) (1702:1702:1702))
        (PORT d[5] (1769:1769:1769) (1718:1718:1718))
        (PORT d[6] (1769:1769:1769) (1718:1718:1718))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1769:1769:1769) (1718:1718:1718))
        (PORT d[9] (1769:1769:1769) (1718:1718:1718))
        (PORT d[10] (1769:1769:1769) (1718:1718:1718))
        (PORT d[11] (1769:1769:1769) (1718:1718:1718))
        (PORT d[12] (1769:1769:1769) (1718:1718:1718))
        (PORT clk (2201:2201:2201) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1951:1951:1951))
        (PORT clk (2190:2190:2190) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4102:4102:4102))
        (PORT d[1] (3438:3438:3438) (3403:3403:3403))
        (PORT d[2] (4657:4657:4657) (4458:4458:4458))
        (PORT d[3] (4517:4517:4517) (4394:4394:4394))
        (PORT d[4] (4161:4161:4161) (4042:4042:4042))
        (PORT d[5] (4827:4827:4827) (4575:4575:4575))
        (PORT d[6] (4220:4220:4220) (3997:3997:3997))
        (PORT d[7] (3276:3276:3276) (3310:3310:3310))
        (PORT d[8] (4220:4220:4220) (4009:4009:4009))
        (PORT d[9] (3992:3992:3992) (3939:3939:3939))
        (PORT d[10] (4918:4918:4918) (4626:4626:4626))
        (PORT d[11] (4770:4770:4770) (4531:4531:4531))
        (PORT d[12] (4270:4270:4270) (4074:4074:4074))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3769:3769:3769))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (PORT d[0] (4565:4565:4565) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2273:2273:2273))
        (PORT d[1] (2417:2417:2417) (2273:2273:2273))
        (PORT d[2] (2417:2417:2417) (2273:2273:2273))
        (PORT d[3] (2417:2417:2417) (2273:2273:2273))
        (PORT d[4] (2417:2417:2417) (2273:2273:2273))
        (PORT d[5] (2502:2502:2502) (2368:2368:2368))
        (PORT d[6] (2502:2502:2502) (2368:2368:2368))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2502:2502:2502) (2368:2368:2368))
        (PORT d[9] (2502:2502:2502) (2368:2368:2368))
        (PORT d[10] (2502:2502:2502) (2368:2368:2368))
        (PORT d[11] (2502:2502:2502) (2368:2368:2368))
        (PORT d[12] (2502:2502:2502) (2368:2368:2368))
        (PORT clk (2223:2223:2223) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1403:1403:1403))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4134:4134:4134))
        (PORT d[1] (3689:3689:3689) (3640:3640:3640))
        (PORT d[2] (2564:2564:2564) (2468:2468:2468))
        (PORT d[3] (1984:1984:1984) (1921:1921:1921))
        (PORT d[4] (4498:4498:4498) (4338:4338:4338))
        (PORT d[5] (2556:2556:2556) (2461:2461:2461))
        (PORT d[6] (3830:3830:3830) (3687:3687:3687))
        (PORT d[7] (1577:1577:1577) (1531:1531:1531))
        (PORT d[8] (3788:3788:3788) (3650:3650:3650))
        (PORT d[9] (4604:4604:4604) (4521:4521:4521))
        (PORT d[10] (3538:3538:3538) (3429:3429:3429))
        (PORT d[11] (4433:4433:4433) (4264:4264:4264))
        (PORT d[12] (2883:2883:2883) (2792:2792:2792))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2739:2739:2739))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT d[0] (3259:3259:3259) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1566:1566:1566))
        (PORT datab (1642:1642:1642) (1469:1469:1469))
        (PORT datac (1304:1304:1304) (1299:1299:1299))
        (PORT datad (641:641:641) (601:601:601))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1565:1565:1565))
        (PORT datab (1985:1985:1985) (1809:1809:1809))
        (PORT datac (1846:1846:1846) (1673:1673:1673))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1424:1424:1424))
        (PORT d[1] (1465:1465:1465) (1424:1424:1424))
        (PORT d[2] (1465:1465:1465) (1424:1424:1424))
        (PORT d[3] (1465:1465:1465) (1424:1424:1424))
        (PORT d[4] (1465:1465:1465) (1424:1424:1424))
        (PORT d[5] (1749:1749:1749) (1697:1697:1697))
        (PORT d[6] (1749:1749:1749) (1697:1697:1697))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1749:1749:1749) (1697:1697:1697))
        (PORT d[9] (1749:1749:1749) (1697:1697:1697))
        (PORT d[10] (1749:1749:1749) (1697:1697:1697))
        (PORT d[11] (1749:1749:1749) (1697:1697:1697))
        (PORT d[12] (1749:1749:1749) (1697:1697:1697))
        (PORT clk (2206:2206:2206) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2481:2481:2481))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4419:4419:4419))
        (PORT d[1] (3777:3777:3777) (3731:3731:3731))
        (PORT d[2] (4629:4629:4629) (4424:4424:4424))
        (PORT d[3] (4843:4843:4843) (4704:4704:4704))
        (PORT d[4] (4494:4494:4494) (4363:4363:4363))
        (PORT d[5] (5131:5131:5131) (4872:4872:4872))
        (PORT d[6] (4570:4570:4570) (4338:4338:4338))
        (PORT d[7] (2869:2869:2869) (2892:2892:2892))
        (PORT d[8] (4524:4524:4524) (4292:4292:4292))
        (PORT d[9] (4304:4304:4304) (4236:4236:4236))
        (PORT d[10] (5513:5513:5513) (5190:5190:5190))
        (PORT d[11] (5088:5088:5088) (4834:4834:4834))
        (PORT d[12] (4611:4611:4611) (4405:4405:4405))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3091:3091:3091))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (3881:3881:3881) (3809:3809:3809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1764:1764:1764))
        (PORT d[1] (1814:1814:1814) (1764:1764:1764))
        (PORT d[2] (1814:1814:1814) (1764:1764:1764))
        (PORT d[3] (1814:1814:1814) (1764:1764:1764))
        (PORT d[4] (1814:1814:1814) (1764:1764:1764))
        (PORT d[5] (3233:3233:3233) (3126:3126:3126))
        (PORT d[6] (3233:3233:3233) (3126:3126:3126))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3233:3233:3233) (3126:3126:3126))
        (PORT d[9] (3233:3233:3233) (3126:3126:3126))
        (PORT d[10] (3233:3233:3233) (3126:3126:3126))
        (PORT d[11] (3233:3233:3233) (3126:3126:3126))
        (PORT d[12] (3233:3233:3233) (3126:3126:3126))
        (PORT clk (2197:2197:2197) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1806:1806:1806))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3140:3140:3140))
        (PORT d[1] (3860:3860:3860) (3838:3838:3838))
        (PORT d[2] (3922:3922:3922) (3707:3707:3707))
        (PORT d[3] (4140:4140:4140) (4107:4107:4107))
        (PORT d[4] (3724:3724:3724) (3657:3657:3657))
        (PORT d[5] (5521:5521:5521) (5251:5251:5251))
        (PORT d[6] (3480:3480:3480) (3494:3494:3494))
        (PORT d[7] (2981:2981:2981) (3016:3016:3016))
        (PORT d[8] (5136:5136:5136) (4888:4888:4888))
        (PORT d[9] (4892:4892:4892) (4797:4797:4797))
        (PORT d[10] (5587:5587:5587) (5272:5272:5272))
        (PORT d[11] (4565:4565:4565) (4340:4340:4340))
        (PORT d[12] (4928:4928:4928) (4671:4671:4671))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (3900:3900:3900))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (4920:4920:4920) (4621:4621:4621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1791:1791:1791))
        (PORT datab (1709:1709:1709) (1703:1703:1703))
        (PORT datac (1607:1607:1607) (1466:1466:1466))
        (PORT datad (2286:2286:2286) (2232:2232:2232))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1688:1688:1688))
        (PORT d[1] (1741:1741:1741) (1688:1688:1688))
        (PORT d[2] (1741:1741:1741) (1688:1688:1688))
        (PORT d[3] (1741:1741:1741) (1688:1688:1688))
        (PORT d[4] (1741:1741:1741) (1688:1688:1688))
        (PORT d[5] (1735:1735:1735) (1686:1686:1686))
        (PORT d[6] (1735:1735:1735) (1686:1686:1686))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (1735:1735:1735) (1686:1686:1686))
        (PORT d[9] (1735:1735:1735) (1686:1686:1686))
        (PORT d[10] (1735:1735:1735) (1686:1686:1686))
        (PORT d[11] (1735:1735:1735) (1686:1686:1686))
        (PORT d[12] (1735:1735:1735) (1686:1686:1686))
        (PORT clk (2202:2202:2202) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2429:2429:2429))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4129:4129:4129))
        (PORT d[1] (3716:3716:3716) (3666:3666:3666))
        (PORT d[2] (4664:4664:4664) (4464:4464:4464))
        (PORT d[3] (4886:4886:4886) (4745:4745:4745))
        (PORT d[4] (4466:4466:4466) (4331:4331:4331))
        (PORT d[5] (4830:4830:4830) (4579:4579:4579))
        (PORT d[6] (4536:4536:4536) (4304:4304:4304))
        (PORT d[7] (3244:3244:3244) (3280:3280:3280))
        (PORT d[8] (4508:4508:4508) (4288:4288:4288))
        (PORT d[9] (4032:4032:4032) (3977:3977:3977))
        (PORT d[10] (4891:4891:4891) (4595:4595:4595))
        (PORT d[11] (4771:4771:4771) (4532:4532:4532))
        (PORT d[12] (4556:4556:4556) (4348:4348:4348))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1963:1963:1963))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (3525:3525:3525) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4526:4526:4526))
        (PORT d[1] (4615:4615:4615) (4526:4526:4526))
        (PORT d[2] (4615:4615:4615) (4526:4526:4526))
        (PORT d[3] (4615:4615:4615) (4526:4526:4526))
        (PORT d[4] (4615:4615:4615) (4526:4526:4526))
        (PORT d[5] (2850:2850:2850) (2729:2729:2729))
        (PORT d[6] (2850:2850:2850) (2729:2729:2729))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2850:2850:2850) (2729:2729:2729))
        (PORT d[9] (2850:2850:2850) (2729:2729:2729))
        (PORT d[10] (2850:2850:2850) (2729:2729:2729))
        (PORT d[11] (2850:2850:2850) (2729:2729:2729))
        (PORT d[12] (2850:2850:2850) (2729:2729:2729))
        (PORT clk (2212:2212:2212) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1415:1415:1415))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1906:1906:1906))
        (PORT d[1] (3702:3702:3702) (3664:3664:3664))
        (PORT d[2] (1346:1346:1346) (1280:1280:1280))
        (PORT d[3] (1302:1302:1302) (1249:1249:1249))
        (PORT d[4] (1061:1061:1061) (1052:1052:1052))
        (PORT d[5] (1300:1300:1300) (1259:1259:1259))
        (PORT d[6] (3934:3934:3934) (3851:3851:3851))
        (PORT d[7] (2307:2307:2307) (2246:2246:2246))
        (PORT d[8] (3796:3796:3796) (3656:3656:3656))
        (PORT d[9] (4476:4476:4476) (4479:4479:4479))
        (PORT d[10] (1028:1028:1028) (996:996:996))
        (PORT d[11] (3900:3900:3900) (3762:3762:3762))
        (PORT d[12] (3221:3221:3221) (3120:3120:3120))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3124:3124:3124))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (3868:3868:3868) (3826:3826:3826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (941:941:941))
        (PORT datab (1337:1337:1337) (1311:1311:1311))
        (PORT datac (1976:1976:1976) (1812:1812:1812))
        (PORT datad (731:731:731) (694:694:694))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1193:1193:1193))
        (PORT datab (914:914:914) (828:828:828))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3942:3942:3942))
        (PORT d[1] (4004:4004:4004) (3942:3942:3942))
        (PORT d[2] (4004:4004:4004) (3942:3942:3942))
        (PORT d[3] (4004:4004:4004) (3942:3942:3942))
        (PORT d[4] (4004:4004:4004) (3942:3942:3942))
        (PORT d[5] (4673:4673:4673) (4587:4587:4587))
        (PORT d[6] (4673:4673:4673) (4587:4587:4587))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4673:4673:4673) (4587:4587:4587))
        (PORT d[9] (4673:4673:4673) (4587:4587:4587))
        (PORT d[10] (4673:4673:4673) (4587:4587:4587))
        (PORT d[11] (4673:4673:4673) (4587:4587:4587))
        (PORT d[12] (4673:4673:4673) (4587:4587:4587))
        (PORT clk (2195:2195:2195) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (4843:4843:4843))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2797:2797:2797))
        (PORT d[1] (2349:2349:2349) (2284:2284:2284))
        (PORT d[2] (2963:2963:2963) (2933:2933:2933))
        (PORT d[3] (3295:3295:3295) (3230:3230:3230))
        (PORT d[4] (3702:3702:3702) (3539:3539:3539))
        (PORT d[5] (7407:7407:7407) (7110:7110:7110))
        (PORT d[6] (2967:2967:2967) (2907:2907:2907))
        (PORT d[7] (3992:3992:3992) (3938:3938:3938))
        (PORT d[8] (1946:1946:1946) (1885:1885:1885))
        (PORT d[9] (5639:5639:5639) (5601:5601:5601))
        (PORT d[10] (6667:6667:6667) (6411:6411:6411))
        (PORT d[11] (3145:3145:3145) (3035:3035:3035))
        (PORT d[12] (2567:2567:2567) (2500:2500:2500))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2246:2246:2246))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (4305:4305:4305) (4294:4294:4294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4711:4711:4711) (4635:4635:4635))
        (PORT d[1] (4711:4711:4711) (4635:4635:4635))
        (PORT d[2] (4711:4711:4711) (4635:4635:4635))
        (PORT d[3] (4711:4711:4711) (4635:4635:4635))
        (PORT d[4] (4711:4711:4711) (4635:4635:4635))
        (PORT d[5] (3989:3989:3989) (3926:3926:3926))
        (PORT d[6] (3989:3989:3989) (3926:3926:3926))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3989:3989:3989) (3926:3926:3926))
        (PORT d[9] (3989:3989:3989) (3926:3926:3926))
        (PORT d[10] (3989:3989:3989) (3926:3926:3926))
        (PORT d[11] (3989:3989:3989) (3926:3926:3926))
        (PORT d[12] (3989:3989:3989) (3926:3926:3926))
        (PORT clk (2192:2192:2192) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2357:2357:2357))
        (PORT clk (2203:2203:2203) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2062:2062:2062))
        (PORT d[1] (3069:3069:3069) (3060:3060:3060))
        (PORT d[2] (2290:2290:2290) (2213:2213:2213))
        (PORT d[3] (3713:3713:3713) (3695:3695:3695))
        (PORT d[4] (2957:2957:2957) (2896:2896:2896))
        (PORT d[5] (2870:2870:2870) (2764:2764:2764))
        (PORT d[6] (3299:3299:3299) (3241:3241:3241))
        (PORT d[7] (4249:4249:4249) (4166:4166:4166))
        (PORT d[8] (3180:3180:3180) (3066:3066:3066))
        (PORT d[9] (4846:4846:4846) (4865:4865:4865))
        (PORT d[10] (6756:6756:6756) (6509:6509:6509))
        (PORT d[11] (3242:3242:3242) (3125:3125:3125))
        (PORT d[12] (3525:3525:3525) (3406:3406:3406))
        (PORT clk (2199:2199:2199) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2475:2475:2475))
        (PORT clk (2199:2199:2199) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (PORT d[0] (3224:3224:3224) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3936:3936:3936))
        (PORT d[1] (3999:3999:3999) (3936:3936:3936))
        (PORT d[2] (3999:3999:3999) (3936:3936:3936))
        (PORT d[3] (3999:3999:3999) (3936:3936:3936))
        (PORT d[4] (3999:3999:3999) (3936:3936:3936))
        (PORT d[5] (3992:3992:3992) (3936:3936:3936))
        (PORT d[6] (3992:3992:3992) (3936:3936:3936))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3992:3992:3992) (3936:3936:3936))
        (PORT d[9] (3992:3992:3992) (3936:3936:3936))
        (PORT d[10] (3992:3992:3992) (3936:3936:3936))
        (PORT d[11] (3992:3992:3992) (3936:3936:3936))
        (PORT d[12] (3992:3992:3992) (3936:3936:3936))
        (PORT clk (2155:2155:2155) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4319:4319:4319))
        (PORT clk (2168:2168:2168) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2752:2752:2752))
        (PORT d[1] (2330:2330:2330) (2271:2271:2271))
        (PORT d[2] (2614:2614:2614) (2576:2576:2576))
        (PORT d[3] (3014:3014:3014) (2963:2963:2963))
        (PORT d[4] (3045:3045:3045) (2901:2901:2901))
        (PORT d[5] (7000:7000:7000) (6701:6701:6701))
        (PORT d[6] (2639:2639:2639) (2580:2580:2580))
        (PORT d[7] (3649:3649:3649) (3602:3602:3602))
        (PORT d[8] (2679:2679:2679) (2598:2598:2598))
        (PORT d[9] (4774:4774:4774) (4761:4761:4761))
        (PORT d[10] (6061:6061:6061) (5817:5817:5817))
        (PORT d[11] (3052:3052:3052) (2919:2919:2919))
        (PORT d[12] (2545:2545:2545) (2471:2471:2471))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2324:2324:2324))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (PORT d[0] (3213:3213:3213) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4225:4225:4225))
        (PORT d[1] (4308:4308:4308) (4225:4225:4225))
        (PORT d[2] (4308:4308:4308) (4225:4225:4225))
        (PORT d[3] (4308:4308:4308) (4225:4225:4225))
        (PORT d[4] (4308:4308:4308) (4225:4225:4225))
        (PORT d[5] (4010:4010:4010) (3950:3950:3950))
        (PORT d[6] (4010:4010:4010) (3950:3950:3950))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4010:4010:4010) (3950:3950:3950))
        (PORT d[9] (4010:4010:4010) (3950:3950:3950))
        (PORT d[10] (4010:4010:4010) (3950:3950:3950))
        (PORT d[11] (4010:4010:4010) (3950:3950:3950))
        (PORT d[12] (4010:4010:4010) (3950:3950:3950))
        (PORT clk (2163:2163:2163) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3849:3849:3849))
        (PORT clk (2160:2160:2160) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2616:2616:2616))
        (PORT d[1] (2418:2418:2418) (2426:2426:2426))
        (PORT d[2] (2980:2980:2980) (2880:2880:2880))
        (PORT d[3] (3980:3980:3980) (3918:3918:3918))
        (PORT d[4] (3559:3559:3559) (3473:3473:3473))
        (PORT d[5] (2862:2862:2862) (2757:2757:2757))
        (PORT d[6] (2562:2562:2562) (2521:2521:2521))
        (PORT d[7] (3007:3007:3007) (2983:2983:2983))
        (PORT d[8] (2840:2840:2840) (2729:2729:2729))
        (PORT d[9] (4507:4507:4507) (4533:4533:4533))
        (PORT d[10] (6043:6043:6043) (5805:5805:5805))
        (PORT d[11] (2553:2553:2553) (2458:2458:2458))
        (PORT d[12] (2836:2836:2836) (2731:2731:2731))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3395:3395:3395))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (PORT d[0] (3111:3111:3111) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2882:2882:2882) (2769:2769:2769))
        (PORT datab (1708:1708:1708) (1702:1702:1702))
        (PORT datac (2227:2227:2227) (2114:2114:2114))
        (PORT datad (2284:2284:2284) (2230:2230:2230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2359:2359:2359))
        (PORT datab (1709:1709:1709) (1703:1703:1703))
        (PORT datac (1249:1249:1249) (1179:1179:1179))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4156:4156:4156))
        (PORT d[1] (4253:4253:4253) (4156:4156:4156))
        (PORT d[2] (4253:4253:4253) (4156:4156:4156))
        (PORT d[3] (4253:4253:4253) (4156:4156:4156))
        (PORT d[4] (4253:4253:4253) (4156:4156:4156))
        (PORT d[5] (3971:3971:3971) (3906:3906:3906))
        (PORT d[6] (3971:3971:3971) (3906:3906:3906))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3971:3971:3971) (3906:3906:3906))
        (PORT d[9] (3971:3971:3971) (3906:3906:3906))
        (PORT d[10] (3971:3971:3971) (3906:3906:3906))
        (PORT d[11] (3971:3971:3971) (3906:3906:3906))
        (PORT d[12] (3971:3971:3971) (3906:3906:3906))
        (PORT clk (2137:2137:2137) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3422:3422:3422))
        (PORT clk (2149:2149:2149) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2726:2726:2726))
        (PORT d[1] (2184:2184:2184) (2216:2216:2216))
        (PORT d[2] (3327:3327:3327) (3180:3180:3180))
        (PORT d[3] (3135:3135:3135) (3131:3131:3131))
        (PORT d[4] (2699:2699:2699) (2652:2652:2652))
        (PORT d[5] (3136:3136:3136) (3045:3045:3045))
        (PORT d[6] (2838:2838:2838) (2877:2877:2877))
        (PORT d[7] (3595:3595:3595) (3619:3619:3619))
        (PORT d[8] (3247:3247:3247) (3061:3061:3061))
        (PORT d[9] (4447:4447:4447) (4419:4419:4419))
        (PORT d[10] (5644:5644:5644) (5373:5373:5373))
        (PORT d[11] (3285:3285:3285) (3091:3091:3091))
        (PORT d[12] (3361:3361:3361) (3169:3169:3169))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3232:3232:3232))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2140:2140:2140))
        (PORT d[0] (2858:2858:2858) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2315:2315:2315))
        (PORT d[1] (2456:2456:2456) (2315:2315:2315))
        (PORT d[2] (2456:2456:2456) (2315:2315:2315))
        (PORT d[3] (2456:2456:2456) (2315:2315:2315))
        (PORT d[4] (2456:2456:2456) (2315:2315:2315))
        (PORT d[5] (2517:2517:2517) (2403:2403:2403))
        (PORT d[6] (2517:2517:2517) (2403:2403:2403))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2517:2517:2517) (2403:2403:2403))
        (PORT d[9] (2517:2517:2517) (2403:2403:2403))
        (PORT d[10] (2517:2517:2517) (2403:2403:2403))
        (PORT d[11] (2517:2517:2517) (2403:2403:2403))
        (PORT d[12] (2517:2517:2517) (2403:2403:2403))
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1372:1372:1372))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1606:1606:1606))
        (PORT d[1] (4282:4282:4282) (4203:4203:4203))
        (PORT d[2] (1916:1916:1916) (1850:1850:1850))
        (PORT d[3] (1653:1653:1653) (1600:1600:1600))
        (PORT d[4] (1433:1433:1433) (1415:1415:1415))
        (PORT d[5] (2884:2884:2884) (2784:2784:2784))
        (PORT d[6] (4172:4172:4172) (4018:4018:4018))
        (PORT d[7] (1936:1936:1936) (1882:1882:1882))
        (PORT d[8] (4105:4105:4105) (3952:3952:3952))
        (PORT d[9] (4160:4160:4160) (4176:4176:4176))
        (PORT d[10] (3908:3908:3908) (3791:3791:3791))
        (PORT d[11] (4751:4751:4751) (4566:4566:4566))
        (PORT d[12] (3213:3213:3213) (3111:3111:3111))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3047:3047:3047))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (3566:3566:3566) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2545:2545:2545) (2324:2324:2324))
        (PORT datab (993:993:993) (944:944:944))
        (PORT datac (1669:1669:1669) (1671:1671:1671))
        (PORT datad (2288:2288:2288) (2235:2235:2235))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5100:5100:5100))
        (PORT d[1] (5217:5217:5217) (5100:5100:5100))
        (PORT d[2] (5217:5217:5217) (5100:5100:5100))
        (PORT d[3] (5217:5217:5217) (5100:5100:5100))
        (PORT d[4] (5217:5217:5217) (5100:5100:5100))
        (PORT d[5] (4632:4632:4632) (4552:4552:4552))
        (PORT d[6] (4632:4632:4632) (4552:4552:4552))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4632:4632:4632) (4552:4552:4552))
        (PORT d[9] (4632:4632:4632) (4552:4552:4552))
        (PORT d[10] (4632:4632:4632) (4552:4552:4552))
        (PORT d[11] (4632:4632:4632) (4552:4552:4552))
        (PORT d[12] (4632:4632:4632) (4552:4552:4552))
        (PORT clk (2189:2189:2189) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3331:3331:3331))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3051:3051:3051))
        (PORT d[1] (3232:3232:3232) (3232:3232:3232))
        (PORT d[2] (3287:3287:3287) (3109:3109:3109))
        (PORT d[3] (3782:3782:3782) (3769:3769:3769))
        (PORT d[4] (3082:3082:3082) (3037:3037:3037))
        (PORT d[5] (3938:3938:3938) (3848:3848:3848))
        (PORT d[6] (3183:3183:3183) (3212:3212:3212))
        (PORT d[7] (3857:3857:3857) (3866:3866:3866))
        (PORT d[8] (4508:4508:4508) (4264:4264:4264))
        (PORT d[9] (4739:4739:4739) (4721:4721:4721))
        (PORT d[10] (6463:6463:6463) (6139:6139:6139))
        (PORT d[11] (4243:4243:4243) (4029:4029:4029))
        (PORT d[12] (4619:4619:4619) (4378:4378:4378))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2827:2827:2827))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (2937:2937:2937) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4178:4178:4178))
        (PORT d[1] (4264:4264:4264) (4178:4178:4178))
        (PORT d[2] (4264:4264:4264) (4178:4178:4178))
        (PORT d[3] (4264:4264:4264) (4178:4178:4178))
        (PORT d[4] (4264:4264:4264) (4178:4178:4178))
        (PORT d[5] (4279:4279:4279) (4208:4208:4208))
        (PORT d[6] (4279:4279:4279) (4208:4208:4208))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4279:4279:4279) (4208:4208:4208))
        (PORT d[9] (4279:4279:4279) (4208:4208:4208))
        (PORT d[10] (4279:4279:4279) (4208:4208:4208))
        (PORT d[11] (4279:4279:4279) (4208:4208:4208))
        (PORT d[12] (4279:4279:4279) (4208:4208:4208))
        (PORT clk (2158:2158:2158) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3930:3930:3930))
        (PORT clk (2169:2169:2169) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2454:2454:2454))
        (PORT d[1] (2841:2841:2841) (2848:2848:2848))
        (PORT d[2] (3693:3693:3693) (3539:3539:3539))
        (PORT d[3] (3170:3170:3170) (3177:3177:3177))
        (PORT d[4] (2737:2737:2737) (2701:2701:2701))
        (PORT d[5] (3268:3268:3268) (3190:3190:3190))
        (PORT d[6] (2829:2829:2829) (2870:2870:2870))
        (PORT d[7] (3543:3543:3543) (3567:3567:3567))
        (PORT d[8] (3871:3871:3871) (3649:3649:3649))
        (PORT d[9] (4437:4437:4437) (4426:4426:4426))
        (PORT d[10] (5852:5852:5852) (5554:5554:5554))
        (PORT d[11] (3589:3589:3589) (3394:3394:3394))
        (PORT d[12] (3924:3924:3924) (3705:3705:3705))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3140:3140:3140))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2160:2160:2160))
        (PORT d[0] (4010:4010:4010) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1672:1672:1672) (1506:1506:1506))
        (PORT datac (1999:1999:1999) (1836:1836:1836))
        (PORT datad (2287:2287:2287) (2234:2234:2234))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1328:1328:1328))
        (PORT datab (1201:1201:1201) (1135:1135:1135))
        (PORT datad (317:317:317) (396:396:396))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5111:5111:5111))
        (PORT d[1] (5229:5229:5229) (5111:5111:5111))
        (PORT d[2] (5229:5229:5229) (5111:5111:5111))
        (PORT d[3] (5229:5229:5229) (5111:5111:5111))
        (PORT d[4] (5229:5229:5229) (5111:5111:5111))
        (PORT d[5] (4638:4638:4638) (4559:4559:4559))
        (PORT d[6] (4638:4638:4638) (4559:4559:4559))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4638:4638:4638) (4559:4559:4559))
        (PORT d[9] (4638:4638:4638) (4559:4559:4559))
        (PORT d[10] (4638:4638:4638) (4559:4559:4559))
        (PORT d[11] (4638:4638:4638) (4559:4559:4559))
        (PORT d[12] (4638:4638:4638) (4559:4559:4559))
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2204:2204:2204))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2812:2812:2812))
        (PORT d[1] (3530:3530:3530) (3521:3521:3521))
        (PORT d[2] (3607:3607:3607) (3414:3414:3414))
        (PORT d[3] (3820:3820:3820) (3805:3805:3805))
        (PORT d[4] (3382:3382:3382) (3325:3325:3325))
        (PORT d[5] (3918:3918:3918) (3821:3821:3821))
        (PORT d[6] (3216:3216:3216) (3243:3243:3243))
        (PORT d[7] (3864:3864:3864) (3873:3873:3873))
        (PORT d[8] (4508:4508:4508) (4265:4265:4265))
        (PORT d[9] (5093:5093:5093) (5063:5063:5063))
        (PORT d[10] (6509:6509:6509) (6184:6184:6184))
        (PORT d[11] (4244:4244:4244) (4030:4030:4030))
        (PORT d[12] (4604:4604:4604) (4362:4362:4362))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3573:3573:3573))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (PORT d[0] (4746:4746:4746) (4514:4514:4514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2307:2307:2307))
        (PORT d[1] (2448:2448:2448) (2307:2307:2307))
        (PORT d[2] (2448:2448:2448) (2307:2307:2307))
        (PORT d[3] (2448:2448:2448) (2307:2307:2307))
        (PORT d[4] (2448:2448:2448) (2307:2307:2307))
        (PORT d[5] (2508:2508:2508) (2393:2393:2393))
        (PORT d[6] (2508:2508:2508) (2393:2393:2393))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2508:2508:2508) (2393:2393:2393))
        (PORT d[9] (2508:2508:2508) (2393:2393:2393))
        (PORT d[10] (2508:2508:2508) (2393:2393:2393))
        (PORT d[11] (2508:2508:2508) (2393:2393:2393))
        (PORT d[12] (2508:2508:2508) (2393:2393:2393))
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1426:1426:1426))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1609:1609:1609))
        (PORT d[1] (4036:4036:4036) (3976:3976:3976))
        (PORT d[2] (1647:1647:1647) (1590:1590:1590))
        (PORT d[3] (1662:1662:1662) (1601:1601:1601))
        (PORT d[4] (1465:1465:1465) (1448:1448:1448))
        (PORT d[5] (2915:2915:2915) (2815:2815:2815))
        (PORT d[6] (4191:4191:4191) (4035:4035:4035))
        (PORT d[7] (1966:1966:1966) (1916:1916:1916))
        (PORT d[8] (4111:4111:4111) (3956:3956:3956))
        (PORT d[9] (4152:4152:4152) (4166:4166:4166))
        (PORT d[10] (3894:3894:3894) (3771:3771:3771))
        (PORT d[11] (4790:4790:4790) (4616:4616:4616))
        (PORT d[12] (3186:3186:3186) (3087:3087:3087))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3040:3040:3040))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (3555:3555:3555) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4280:4280:4280))
        (PORT d[1] (4348:4348:4348) (4280:4280:4280))
        (PORT d[2] (4348:4348:4348) (4280:4280:4280))
        (PORT d[3] (4348:4348:4348) (4280:4280:4280))
        (PORT d[4] (4348:4348:4348) (4280:4280:4280))
        (PORT d[5] (4573:4573:4573) (4474:4474:4474))
        (PORT d[6] (4573:4573:4573) (4474:4474:4474))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4573:4573:4573) (4474:4474:4474))
        (PORT d[9] (4573:4573:4573) (4474:4474:4474))
        (PORT d[10] (4573:4573:4573) (4474:4474:4474))
        (PORT d[11] (4573:4573:4573) (4474:4474:4474))
        (PORT d[12] (4573:4573:4573) (4474:4474:4474))
        (PORT clk (2163:2163:2163) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2336:2336:2336))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2333:2333:2333))
        (PORT d[1] (2770:2770:2770) (2771:2771:2771))
        (PORT d[2] (2654:2654:2654) (2569:2569:2569))
        (PORT d[3] (3102:3102:3102) (3104:3104:3104))
        (PORT d[4] (3559:3559:3559) (3457:3457:3457))
        (PORT d[5] (2542:2542:2542) (2449:2449:2449))
        (PORT d[6] (2924:2924:2924) (2879:2879:2879))
        (PORT d[7] (3958:3958:3958) (3884:3884:3884))
        (PORT d[8] (2854:2854:2854) (2744:2744:2744))
        (PORT d[9] (4540:4540:4540) (4570:4570:4570))
        (PORT d[10] (6392:6392:6392) (6154:6154:6154))
        (PORT d[11] (2821:2821:2821) (2709:2709:2709))
        (PORT d[12] (3198:3198:3198) (3086:3086:3086))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2515:2515:2515))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (2580:2580:2580) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2280:2280:2280))
        (PORT datab (1027:1027:1027) (964:964:964))
        (PORT datac (1668:1668:1668) (1670:1670:1670))
        (PORT datad (1889:1889:1889) (1785:1785:1785))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4230:4230:4230))
        (PORT d[1] (4303:4303:4303) (4230:4230:4230))
        (PORT d[2] (4303:4303:4303) (4230:4230:4230))
        (PORT d[3] (4303:4303:4303) (4230:4230:4230))
        (PORT d[4] (4303:4303:4303) (4230:4230:4230))
        (PORT d[5] (4027:4027:4027) (3972:3972:3972))
        (PORT d[6] (4027:4027:4027) (3972:3972:3972))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4027:4027:4027) (3972:3972:3972))
        (PORT d[9] (4027:4027:4027) (3972:3972:3972))
        (PORT d[10] (4027:4027:4027) (3972:3972:3972))
        (PORT d[11] (4027:4027:4027) (3972:3972:3972))
        (PORT d[12] (4027:4027:4027) (3972:3972:3972))
        (PORT clk (2203:2203:2203) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2996:2996:2996))
        (PORT clk (2213:2213:2213) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2336:2336:2336))
        (PORT d[1] (3407:3407:3407) (3388:3388:3388))
        (PORT d[2] (1918:1918:1918) (1830:1830:1830))
        (PORT d[3] (3782:3782:3782) (3758:3758:3758))
        (PORT d[4] (3631:3631:3631) (3536:3536:3536))
        (PORT d[5] (3203:3203:3203) (3088:3088:3088))
        (PORT d[6] (3583:3583:3583) (3517:3517:3517))
        (PORT d[7] (4575:4575:4575) (4482:4482:4482))
        (PORT d[8] (3490:3490:3490) (3363:3363:3363))
        (PORT d[9] (5181:5181:5181) (5190:5190:5190))
        (PORT d[10] (7047:7047:7047) (6785:6785:6785))
        (PORT d[11] (3556:3556:3556) (3432:3432:3432))
        (PORT d[12] (3898:3898:3898) (3768:3768:3768))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3235:3235:3235))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (PORT d[0] (2869:2869:2869) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1504:1504:1504))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1002:1002:1002) (944:944:944))
        (PORT datad (2287:2287:2287) (2233:2233:2233))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2035:2035:2035))
        (PORT d[1] (2099:2099:2099) (2035:2035:2035))
        (PORT d[2] (2099:2099:2099) (2035:2035:2035))
        (PORT d[3] (2099:2099:2099) (2035:2035:2035))
        (PORT d[4] (2099:2099:2099) (2035:2035:2035))
        (PORT d[5] (2120:2120:2120) (2070:2070:2070))
        (PORT d[6] (2120:2120:2120) (2070:2070:2070))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2120:2120:2120) (2070:2070:2070))
        (PORT d[9] (2120:2120:2120) (2070:2070:2070))
        (PORT d[10] (2120:2120:2120) (2070:2070:2070))
        (PORT d[11] (2120:2120:2120) (2070:2070:2070))
        (PORT d[12] (2120:2120:2120) (2070:2070:2070))
        (PORT clk (2195:2195:2195) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2259:2259:2259))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3402:3402:3402))
        (PORT d[1] (3580:3580:3580) (3572:3572:3572))
        (PORT d[2] (3921:3921:3921) (3706:3706:3706))
        (PORT d[3] (4137:4137:4137) (4104:4104:4104))
        (PORT d[4] (3734:3734:3734) (3667:3667:3667))
        (PORT d[5] (4251:4251:4251) (4142:4142:4142))
        (PORT d[6] (3491:3491:3491) (3509:3509:3509))
        (PORT d[7] (2926:2926:2926) (2958:2958:2958))
        (PORT d[8] (4802:4802:4802) (4534:4534:4534))
        (PORT d[9] (4604:4604:4604) (4525:4525:4525))
        (PORT d[10] (4988:4988:4988) (4721:4721:4721))
        (PORT d[11] (4564:4564:4564) (4339:4339:4339))
        (PORT d[12] (4920:4920:4920) (4663:4663:4663))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3643:3643:3643))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (4623:4623:4623) (4335:4335:4335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4515:4515:4515))
        (PORT d[1] (4603:4603:4603) (4515:4515:4515))
        (PORT d[2] (4603:4603:4603) (4515:4515:4515))
        (PORT d[3] (4603:4603:4603) (4515:4515:4515))
        (PORT d[4] (4603:4603:4603) (4515:4515:4515))
        (PORT d[5] (4306:4306:4306) (4235:4235:4235))
        (PORT d[6] (4306:4306:4306) (4235:4235:4235))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4306:4306:4306) (4235:4235:4235))
        (PORT d[9] (4306:4306:4306) (4235:4235:4235))
        (PORT d[10] (4306:4306:4306) (4235:4235:4235))
        (PORT d[11] (4306:4306:4306) (4235:4235:4235))
        (PORT d[12] (4306:4306:4306) (4235:4235:4235))
        (PORT clk (2175:2175:2175) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2243:2243:2243))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2729:2729:2729))
        (PORT d[1] (2869:2869:2869) (2880:2880:2880))
        (PORT d[2] (3976:3976:3976) (3803:3803:3803))
        (PORT d[3] (3488:3488:3488) (3479:3479:3479))
        (PORT d[4] (2763:2763:2763) (2730:2730:2730))
        (PORT d[5] (3582:3582:3582) (3500:3500:3500))
        (PORT d[6] (3148:3148:3148) (3171:3171:3171))
        (PORT d[7] (3531:3531:3531) (3555:3555:3555))
        (PORT d[8] (4198:4198:4198) (3970:3970:3970))
        (PORT d[9] (4404:4404:4404) (4396:4396:4396))
        (PORT d[10] (6134:6134:6134) (5824:5824:5824))
        (PORT d[11] (3915:3915:3915) (3713:3713:3713))
        (PORT d[12] (4266:4266:4266) (4034:4034:4034))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (2870:2870:2870))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (PORT d[0] (3490:3490:3490) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1374:1374:1374))
        (PORT datab (1948:1948:1948) (1781:1781:1781))
        (PORT datac (1668:1668:1668) (1670:1670:1670))
        (PORT datad (2287:2287:2287) (2233:2233:2233))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4514:4514:4514))
        (PORT d[1] (4602:4602:4602) (4514:4514:4514))
        (PORT d[2] (4602:4602:4602) (4514:4514:4514))
        (PORT d[3] (4602:4602:4602) (4514:4514:4514))
        (PORT d[4] (4602:4602:4602) (4514:4514:4514))
        (PORT d[5] (4033:4033:4033) (3977:3977:3977))
        (PORT d[6] (4033:4033:4033) (3977:3977:3977))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4033:4033:4033) (3977:3977:3977))
        (PORT d[9] (4033:4033:4033) (3977:3977:3977))
        (PORT d[10] (4033:4033:4033) (3977:3977:3977))
        (PORT d[11] (4033:4033:4033) (3977:3977:3977))
        (PORT d[12] (4033:4033:4033) (3977:3977:3977))
        (PORT clk (2170:2170:2170) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1949:1949:1949))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2458:2458:2458))
        (PORT d[1] (2859:2859:2859) (2854:2854:2854))
        (PORT d[2] (3292:3292:3292) (3109:3109:3109))
        (PORT d[3] (3178:3178:3178) (3186:3186:3186))
        (PORT d[4] (2762:2762:2762) (2729:2729:2729))
        (PORT d[5] (3607:3607:3607) (3523:3523:3523))
        (PORT d[6] (2870:2870:2870) (2906:2906:2906))
        (PORT d[7] (3248:3248:3248) (3275:3275:3275))
        (PORT d[8] (4225:4225:4225) (3994:3994:3994))
        (PORT d[9] (4403:4403:4403) (4395:4395:4395))
        (PORT d[10] (5860:5860:5860) (5564:5564:5564))
        (PORT d[11] (3909:3909:3909) (3707:3707:3707))
        (PORT d[12] (4234:4234:4234) (4002:4002:4002))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2219:2219:2219))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (4564:4564:4564) (4522:4522:4522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4634:4634:4634))
        (PORT d[1] (4710:4710:4710) (4634:4634:4634))
        (PORT d[2] (4710:4710:4710) (4634:4634:4634))
        (PORT d[3] (4710:4710:4710) (4634:4634:4634))
        (PORT d[4] (4710:4710:4710) (4634:4634:4634))
        (PORT d[5] (3968:3968:3968) (3909:3909:3909))
        (PORT d[6] (3968:3968:3968) (3909:3909:3909))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3968:3968:3968) (3909:3909:3909))
        (PORT d[9] (3968:3968:3968) (3909:3909:3909))
        (PORT d[10] (3968:3968:3968) (3909:3909:3909))
        (PORT d[11] (3968:3968:3968) (3909:3909:3909))
        (PORT d[12] (3968:3968:3968) (3909:3909:3909))
        (PORT clk (2187:2187:2187) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2702:2702:2702))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2387:2387:2387))
        (PORT d[1] (3091:3091:3091) (3085:3085:3085))
        (PORT d[2] (2273:2273:2273) (2199:2199:2199))
        (PORT d[3] (3462:3462:3462) (3456:3456:3456))
        (PORT d[4] (3295:3295:3295) (3212:3212:3212))
        (PORT d[5] (2876:2876:2876) (2771:2771:2771))
        (PORT d[6] (3265:3265:3265) (3210:3210:3210))
        (PORT d[7] (4270:4270:4270) (4190:4190:4190))
        (PORT d[8] (3174:3174:3174) (3059:3059:3059))
        (PORT d[9] (4871:4871:4871) (4888:4888:4888))
        (PORT d[10] (6724:6724:6724) (6478:6478:6478))
        (PORT d[11] (1879:1879:1879) (1816:1816:1816))
        (PORT d[12] (3572:3572:3572) (3453:3453:3453))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2203:2203:2203))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (3223:3223:3223) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1707:1707:1707) (1701:1701:1701))
        (PORT datac (1987:1987:1987) (1846:1846:1846))
        (PORT datad (1269:1269:1269) (1194:1194:1194))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1043:1043:1043))
        (PORT datab (1224:1224:1224) (1153:1153:1153))
        (PORT datad (1498:1498:1498) (1381:1381:1381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5117:5117:5117))
        (PORT d[1] (5235:5235:5235) (5117:5117:5117))
        (PORT d[2] (5235:5235:5235) (5117:5117:5117))
        (PORT d[3] (5235:5235:5235) (5117:5117:5117))
        (PORT d[4] (5235:5235:5235) (5117:5117:5117))
        (PORT d[5] (4672:4672:4672) (4590:4590:4590))
        (PORT d[6] (4672:4672:4672) (4590:4590:4590))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4672:4672:4672) (4590:4590:4590))
        (PORT d[9] (4672:4672:4672) (4590:4590:4590))
        (PORT d[10] (4672:4672:4672) (4590:4590:4590))
        (PORT d[11] (4672:4672:4672) (4590:4590:4590))
        (PORT d[12] (4672:4672:4672) (4590:4590:4590))
        (PORT clk (2193:2193:2193) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2805:2805:2805))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3114:3114:3114))
        (PORT d[1] (3546:3546:3546) (3536:3536:3536))
        (PORT d[2] (3925:3925:3925) (3706:3706:3706))
        (PORT d[3] (3827:3827:3827) (3811:3811:3811))
        (PORT d[4] (3390:3390:3390) (3336:3336:3336))
        (PORT d[5] (3902:3902:3902) (3801:3801:3801))
        (PORT d[6] (3202:3202:3202) (3230:3230:3230))
        (PORT d[7] (3864:3864:3864) (3874:3874:3874))
        (PORT d[8] (4478:4478:4478) (4230:4230:4230))
        (PORT d[9] (5074:5074:5074) (5046:5046:5046))
        (PORT d[10] (6483:6483:6483) (6161:6161:6161))
        (PORT d[11] (4222:4222:4222) (4004:4004:4004))
        (PORT d[12] (4925:4925:4925) (4673:4673:4673))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4067:4067:4067))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (4668:4668:4668) (4489:4489:4489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2316:2316:2316))
        (PORT d[1] (2457:2457:2457) (2316:2316:2316))
        (PORT d[2] (2457:2457:2457) (2316:2316:2316))
        (PORT d[3] (2457:2457:2457) (2316:2316:2316))
        (PORT d[4] (2457:2457:2457) (2316:2316:2316))
        (PORT d[5] (2518:2518:2518) (2404:2404:2404))
        (PORT d[6] (2518:2518:2518) (2404:2404:2404))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2518:2518:2518) (2404:2404:2404))
        (PORT d[9] (2518:2518:2518) (2404:2404:2404))
        (PORT d[10] (2518:2518:2518) (2404:2404:2404))
        (PORT d[11] (2518:2518:2518) (2404:2404:2404))
        (PORT d[12] (2518:2518:2518) (2404:2404:2404))
        (PORT clk (2214:2214:2214) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1339:1339:1339))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1244:1244:1244))
        (PORT d[1] (4018:4018:4018) (3958:3958:3958))
        (PORT d[2] (1979:1979:1979) (1911:1911:1911))
        (PORT d[3] (1610:1610:1610) (1557:1557:1557))
        (PORT d[4] (1417:1417:1417) (1397:1397:1397))
        (PORT d[5] (1650:1650:1650) (1595:1595:1595))
        (PORT d[6] (4173:4173:4173) (4019:4019:4019))
        (PORT d[7] (2267:2267:2267) (2207:2207:2207))
        (PORT d[8] (3786:3786:3786) (3642:3642:3642))
        (PORT d[9] (4193:4193:4193) (4212:4212:4212))
        (PORT d[10] (3878:3878:3878) (3757:3757:3757))
        (PORT d[11] (3893:3893:3893) (3756:3756:3756))
        (PORT d[12] (3252:3252:3252) (3150:3150:3150))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3074:3074:3074))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (3573:3573:3573) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2277:2277:2277))
        (PORT datab (1841:1841:1841) (1635:1635:1635))
        (PORT datac (1666:1666:1666) (1668:1668:1668))
        (PORT datad (968:968:968) (913:913:913))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (4819:4819:4819))
        (PORT d[1] (4920:4920:4920) (4819:4819:4819))
        (PORT d[2] (4920:4920:4920) (4819:4819:4819))
        (PORT d[3] (4920:4920:4920) (4819:4819:4819))
        (PORT d[4] (4920:4920:4920) (4819:4819:4819))
        (PORT d[5] (4352:4352:4352) (4287:4287:4287))
        (PORT d[6] (4352:4352:4352) (4287:4287:4287))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4352:4352:4352) (4287:4287:4287))
        (PORT d[9] (4352:4352:4352) (4287:4287:4287))
        (PORT d[10] (4352:4352:4352) (4287:4287:4287))
        (PORT d[11] (4352:4352:4352) (4287:4287:4287))
        (PORT d[12] (4352:4352:4352) (4287:4287:4287))
        (PORT clk (2187:2187:2187) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2550:2550:2550))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2779:2779:2779))
        (PORT d[1] (3205:3205:3205) (3206:3206:3206))
        (PORT d[2] (3326:3326:3326) (3146:3146:3146))
        (PORT d[3] (3493:3493:3493) (3488:3488:3488))
        (PORT d[4] (3086:3086:3086) (3038:3038:3038))
        (PORT d[5] (3937:3937:3937) (3847:3847:3847))
        (PORT d[6] (3180:3180:3180) (3203:3203:3203))
        (PORT d[7] (3876:3876:3876) (3884:3884:3884))
        (PORT d[8] (4535:4535:4535) (4287:4287:4287))
        (PORT d[9] (4739:4739:4739) (4720:4720:4720))
        (PORT d[10] (6188:6188:6188) (5880:5880:5880))
        (PORT d[11] (4236:4236:4236) (4022:4022:4022))
        (PORT d[12] (4611:4611:4611) (4371:4371:4371))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3297:3297:3297))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (2598:2598:2598) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4290:4290:4290))
        (PORT d[1] (4358:4358:4358) (4290:4290:4290))
        (PORT d[2] (4358:4358:4358) (4290:4290:4290))
        (PORT d[3] (4358:4358:4358) (4290:4290:4290))
        (PORT d[4] (4358:4358:4358) (4290:4290:4290))
        (PORT d[5] (4593:4593:4593) (4496:4496:4496))
        (PORT d[6] (4593:4593:4593) (4496:4496:4496))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4593:4593:4593) (4496:4496:4496))
        (PORT d[9] (4593:4593:4593) (4496:4496:4496))
        (PORT d[10] (4593:4593:4593) (4496:4496:4496))
        (PORT d[11] (4593:4593:4593) (4496:4496:4496))
        (PORT d[12] (4593:4593:4593) (4496:4496:4496))
        (PORT clk (2174:2174:2174) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2305:2305:2305))
        (PORT clk (2187:2187:2187) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2062:2062:2062))
        (PORT d[1] (3101:3101:3101) (3091:3091:3091))
        (PORT d[2] (2581:2581:2581) (2494:2494:2494))
        (PORT d[3] (3695:3695:3695) (3668:3668:3668))
        (PORT d[4] (3577:3577:3577) (3476:3476:3476))
        (PORT d[5] (2846:2846:2846) (2737:2737:2737))
        (PORT d[6] (2965:2965:2965) (2919:2919:2919))
        (PORT d[7] (4294:4294:4294) (4212:4212:4212))
        (PORT d[8] (2837:2837:2837) (2725:2725:2725))
        (PORT d[9] (4548:4548:4548) (4579:4579:4579))
        (PORT d[10] (6411:6411:6411) (6170:6170:6170))
        (PORT d[11] (2878:2878:2878) (2768:2768:2768))
        (PORT d[12] (3539:3539:3539) (3420:3420:3420))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2517:2517:2517))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (PORT d[0] (3264:3264:3264) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1722:1722:1722) (1545:1545:1545))
        (PORT datac (1655:1655:1655) (1570:1570:1570))
        (PORT datad (2284:2284:2284) (2230:2230:2230))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (4289:4289:4289))
        (PORT d[1] (4357:4357:4357) (4289:4289:4289))
        (PORT d[2] (4357:4357:4357) (4289:4289:4289))
        (PORT d[3] (4357:4357:4357) (4289:4289:4289))
        (PORT d[4] (4357:4357:4357) (4289:4289:4289))
        (PORT d[5] (4861:4861:4861) (4746:4746:4746))
        (PORT d[6] (4861:4861:4861) (4746:4746:4746))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4861:4861:4861) (4746:4746:4746))
        (PORT d[9] (4861:4861:4861) (4746:4746:4746))
        (PORT d[10] (4861:4861:4861) (4746:4746:4746))
        (PORT d[11] (4861:4861:4861) (4746:4746:4746))
        (PORT d[12] (4861:4861:4861) (4746:4746:4746))
        (PORT clk (2169:2169:2169) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2282:2282:2282))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2335:2335:2335))
        (PORT d[1] (2746:2746:2746) (2748:2748:2748))
        (PORT d[2] (2621:2621:2621) (2534:2534:2534))
        (PORT d[3] (3391:3391:3391) (3387:3387:3387))
        (PORT d[4] (2665:2665:2665) (2608:2608:2608))
        (PORT d[5] (2544:2544:2544) (2447:2447:2447))
        (PORT d[6] (2932:2932:2932) (2887:2887:2887))
        (PORT d[7] (3927:3927:3927) (3852:3852:3852))
        (PORT d[8] (2836:2836:2836) (2729:2729:2729))
        (PORT d[9] (4515:4515:4515) (4547:4547:4547))
        (PORT d[10] (6377:6377:6377) (6136:6136:6136))
        (PORT d[11] (2894:2894:2894) (2782:2782:2782))
        (PORT d[12] (3224:3224:3224) (3111:3111:3111))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3451:3451:3451))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (3504:3504:3504) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3932:3932:3932))
        (PORT d[1] (3997:3997:3997) (3932:3932:3932))
        (PORT d[2] (3997:3997:3997) (3932:3932:3932))
        (PORT d[3] (3997:3997:3997) (3932:3932:3932))
        (PORT d[4] (3997:3997:3997) (3932:3932:3932))
        (PORT d[5] (4320:4320:4320) (4241:4241:4241))
        (PORT d[6] (4320:4320:4320) (4241:4241:4241))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4320:4320:4320) (4241:4241:4241))
        (PORT d[9] (4320:4320:4320) (4241:4241:4241))
        (PORT d[10] (4320:4320:4320) (4241:4241:4241))
        (PORT d[11] (4320:4320:4320) (4241:4241:4241))
        (PORT d[12] (4320:4320:4320) (4241:4241:4241))
        (PORT clk (2146:2146:2146) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2645:2645:2645))
        (PORT clk (2160:2160:2160) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2344:2344:2344))
        (PORT d[1] (2797:2797:2797) (2799:2799:2799))
        (PORT d[2] (2908:2908:2908) (2809:2809:2809))
        (PORT d[3] (3991:3991:3991) (3940:3940:3940))
        (PORT d[4] (2976:2976:2976) (2918:2918:2918))
        (PORT d[5] (2842:2842:2842) (2735:2735:2735))
        (PORT d[6] (2586:2586:2586) (2547:2547:2547))
        (PORT d[7] (3902:3902:3902) (3823:3823:3823))
        (PORT d[8] (2853:2853:2853) (2738:2738:2738))
        (PORT d[9] (4470:4470:4470) (4481:4481:4481))
        (PORT d[10] (6059:6059:6059) (5824:5824:5824))
        (PORT d[11] (2492:2492:2492) (2405:2405:2405))
        (PORT d[12] (3204:3204:3204) (3093:3093:3093))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3130:3130:3130))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (PORT d[0] (3081:3081:3081) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2282:2282:2282))
        (PORT datab (1616:1616:1616) (1518:1518:1518))
        (PORT datac (1669:1669:1669) (1671:1671:1671))
        (PORT datad (1934:1934:1934) (1842:1842:1842))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1751:1751:1751))
        (PORT d[1] (1804:1804:1804) (1751:1751:1751))
        (PORT d[2] (1804:1804:1804) (1751:1751:1751))
        (PORT d[3] (1804:1804:1804) (1751:1751:1751))
        (PORT d[4] (1804:1804:1804) (1751:1751:1751))
        (PORT d[5] (2143:2143:2143) (2099:2099:2099))
        (PORT d[6] (2143:2143:2143) (2099:2099:2099))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2143:2143:2143) (2099:2099:2099))
        (PORT d[9] (2143:2143:2143) (2099:2099:2099))
        (PORT d[10] (2143:2143:2143) (2099:2099:2099))
        (PORT d[11] (2143:2143:2143) (2099:2099:2099))
        (PORT d[12] (2143:2143:2143) (2099:2099:2099))
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3131:3131:3131))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3421:3421:3421))
        (PORT d[1] (4122:4122:4122) (4067:4067:4067))
        (PORT d[2] (4970:4970:4970) (4756:4756:4756))
        (PORT d[3] (5175:5175:5175) (5027:5027:5027))
        (PORT d[4] (3757:3757:3757) (3692:3692:3692))
        (PORT d[5] (5488:5488:5488) (5218:5218:5218))
        (PORT d[6] (3513:3513:3513) (3524:3524:3524))
        (PORT d[7] (2948:2948:2948) (2983:2983:2983))
        (PORT d[8] (5130:5130:5130) (4882:4882:4882))
        (PORT d[9] (4600:4600:4600) (4521:4521:4521))
        (PORT d[10] (5586:5586:5586) (5271:5271:5271))
        (PORT d[11] (4869:4869:4869) (4630:4630:4630))
        (PORT d[12] (4950:4950:4950) (4732:4732:4732))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1606:1606:1606))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (4139:4139:4139) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4150:4150:4150))
        (PORT d[1] (4243:4243:4243) (4150:4150:4150))
        (PORT d[2] (4243:4243:4243) (4150:4150:4150))
        (PORT d[3] (4243:4243:4243) (4150:4150:4150))
        (PORT d[4] (4243:4243:4243) (4150:4150:4150))
        (PORT d[5] (3929:3929:3929) (3866:3866:3866))
        (PORT d[6] (3929:3929:3929) (3866:3866:3866))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3929:3929:3929) (3866:3866:3866))
        (PORT d[9] (3929:3929:3929) (3866:3866:3866))
        (PORT d[10] (3929:3929:3929) (3866:3866:3866))
        (PORT d[11] (3929:3929:3929) (3866:3866:3866))
        (PORT d[12] (3929:3929:3929) (3866:3866:3866))
        (PORT clk (2196:2196:2196) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2231:2231:2231))
        (PORT clk (2207:2207:2207) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2345:2345:2345))
        (PORT d[1] (3446:3446:3446) (3428:3428:3428))
        (PORT d[2] (2251:2251:2251) (2174:2174:2174))
        (PORT d[3] (1988:1988:1988) (1923:1923:1923))
        (PORT d[4] (3568:3568:3568) (3479:3479:3479))
        (PORT d[5] (1869:1869:1869) (1802:1802:1802))
        (PORT d[6] (3272:3272:3272) (3211:3211:3211))
        (PORT d[7] (4633:4633:4633) (4540:4540:4540))
        (PORT d[8] (3181:3181:3181) (3067:3067:3067))
        (PORT d[9] (4879:4879:4879) (4897:4897:4897))
        (PORT d[10] (6757:6757:6757) (6510:6510:6510))
        (PORT d[11] (3195:3195:3195) (3079:3079:3079))
        (PORT d[12] (3865:3865:3865) (3736:3736:3736))
        (PORT clk (2203:2203:2203) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2517:2517:2517))
        (PORT clk (2203:2203:2203) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT d[0] (3565:3565:3565) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1708:1708:1708) (1702:1702:1702))
        (PORT datac (1704:1704:1704) (1606:1606:1606))
        (PORT datad (1283:1283:1283) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1048:1048:1048))
        (PORT datab (1265:1265:1265) (1185:1185:1185))
        (PORT datad (1200:1200:1200) (1127:1127:1127))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (5970:5970:5970))
        (PORT d[1] (6061:6061:6061) (5970:5970:5970))
        (PORT d[2] (6061:6061:6061) (5970:5970:5970))
        (PORT d[3] (6061:6061:6061) (5970:5970:5970))
        (PORT d[4] (6061:6061:6061) (5970:5970:5970))
        (PORT d[5] (6187:6187:6187) (6069:6069:6069))
        (PORT d[6] (6187:6187:6187) (6069:6069:6069))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (6187:6187:6187) (6069:6069:6069))
        (PORT d[9] (6187:6187:6187) (6069:6069:6069))
        (PORT d[10] (6187:6187:6187) (6069:6069:6069))
        (PORT d[11] (6187:6187:6187) (6069:6069:6069))
        (PORT d[12] (6187:6187:6187) (6069:6069:6069))
        (PORT clk (2199:2199:2199) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2410:2410:2410))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2824:2824:2824))
        (PORT d[1] (3195:3195:3195) (3021:3021:3021))
        (PORT d[2] (3329:3329:3329) (3173:3173:3173))
        (PORT d[3] (3134:3134:3134) (3097:3097:3097))
        (PORT d[4] (3009:3009:3009) (2952:2952:2952))
        (PORT d[5] (4590:4590:4590) (4267:4267:4267))
        (PORT d[6] (3498:3498:3498) (3414:3414:3414))
        (PORT d[7] (3188:3188:3188) (3185:3185:3185))
        (PORT d[8] (3567:3567:3567) (3389:3389:3389))
        (PORT d[9] (5199:5199:5199) (5229:5229:5229))
        (PORT d[10] (6092:6092:6092) (5852:5852:5852))
        (PORT d[11] (2962:2962:2962) (2901:2901:2901))
        (PORT d[12] (3481:3481:3481) (3290:3290:3290))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3251:3251:3251))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (3641:3641:3641) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5339:5339:5339))
        (PORT d[1] (5403:5403:5403) (5339:5339:5339))
        (PORT d[2] (5403:5403:5403) (5339:5339:5339))
        (PORT d[3] (5403:5403:5403) (5339:5339:5339))
        (PORT d[4] (5403:5403:5403) (5339:5339:5339))
        (PORT d[5] (5890:5890:5890) (5787:5787:5787))
        (PORT d[6] (5890:5890:5890) (5787:5787:5787))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5890:5890:5890) (5787:5787:5787))
        (PORT d[9] (5890:5890:5890) (5787:5787:5787))
        (PORT d[10] (5890:5890:5890) (5787:5787:5787))
        (PORT d[11] (5890:5890:5890) (5787:5787:5787))
        (PORT d[12] (5890:5890:5890) (5787:5787:5787))
        (PORT clk (2215:2215:2215) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (2976:2976:2976))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3134:3134:3134))
        (PORT d[1] (3861:3861:3861) (3670:3670:3670))
        (PORT d[2] (2374:2374:2374) (2264:2264:2264))
        (PORT d[3] (2791:2791:2791) (2757:2757:2757))
        (PORT d[4] (3341:3341:3341) (3281:3281:3281))
        (PORT d[5] (5232:5232:5232) (4901:4901:4901))
        (PORT d[6] (3865:3865:3865) (3776:3776:3776))
        (PORT d[7] (2778:2778:2778) (2785:2785:2785))
        (PORT d[8] (4219:4219:4219) (4006:4006:4006))
        (PORT d[9] (5554:5554:5554) (5575:5575:5575))
        (PORT d[10] (5664:5664:5664) (5431:5431:5431))
        (PORT d[11] (3611:3611:3611) (3536:3536:3536))
        (PORT d[12] (3831:3831:3831) (3630:3630:3630))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4395:4395:4395))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (5841:5841:5841) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (5679:5679:5679))
        (PORT d[1] (5753:5753:5753) (5679:5679:5679))
        (PORT d[2] (5753:5753:5753) (5679:5679:5679))
        (PORT d[3] (5753:5753:5753) (5679:5679:5679))
        (PORT d[4] (5753:5753:5753) (5679:5679:5679))
        (PORT d[5] (6196:6196:6196) (6083:6083:6083))
        (PORT d[6] (6196:6196:6196) (6083:6083:6083))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (6196:6196:6196) (6083:6083:6083))
        (PORT d[9] (6196:6196:6196) (6083:6083:6083))
        (PORT d[10] (6196:6196:6196) (6083:6083:6083))
        (PORT d[11] (6196:6196:6196) (6083:6083:6083))
        (PORT d[12] (6196:6196:6196) (6083:6083:6083))
        (PORT clk (2209:2209:2209) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2704:2704:2704))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3113:3113:3113))
        (PORT d[1] (3538:3538:3538) (3351:3351:3351))
        (PORT d[2] (2732:2732:2732) (2606:2606:2606))
        (PORT d[3] (2773:2773:2773) (2748:2748:2748))
        (PORT d[4] (3008:3008:3008) (2954:2954:2954))
        (PORT d[5] (4923:4923:4923) (4605:4605:4605))
        (PORT d[6] (3520:3520:3520) (3439:3439:3439))
        (PORT d[7] (2873:2873:2873) (2888:2888:2888))
        (PORT d[8] (3537:3537:3537) (3350:3350:3350))
        (PORT d[9] (5223:5223:5223) (5253:5253:5253))
        (PORT d[10] (5977:5977:5977) (5721:5721:5721))
        (PORT d[11] (3299:3299:3299) (3235:3235:3235))
        (PORT d[12] (3518:3518:3518) (3330:3330:3330))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4644:4644:4644))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (5082:5082:5082) (4969:4969:4969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5028:5028:5028) (4941:4941:4941))
        (PORT d[1] (5028:5028:5028) (4941:4941:4941))
        (PORT d[2] (5028:5028:5028) (4941:4941:4941))
        (PORT d[3] (5028:5028:5028) (4941:4941:4941))
        (PORT d[4] (5028:5028:5028) (4941:4941:4941))
        (PORT d[5] (5289:5289:5289) (5191:5191:5191))
        (PORT d[6] (5289:5289:5289) (5191:5191:5191))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5289:5289:5289) (5191:5191:5191))
        (PORT d[9] (5289:5289:5289) (5191:5191:5191))
        (PORT d[10] (5289:5289:5289) (5191:5191:5191))
        (PORT d[11] (5289:5289:5289) (5191:5191:5191))
        (PORT d[12] (5289:5289:5289) (5191:5191:5191))
        (PORT clk (2232:2232:2232) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1337:1337:1337))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3058:3058:3058))
        (PORT d[1] (2833:2833:2833) (2735:2735:2735))
        (PORT d[2] (1704:1704:1704) (1665:1665:1665))
        (PORT d[3] (3059:3059:3059) (3000:3000:3000))
        (PORT d[4] (3279:3279:3279) (3176:3176:3176))
        (PORT d[5] (3878:3878:3878) (3671:3671:3671))
        (PORT d[6] (3167:3167:3167) (3078:3078:3078))
        (PORT d[7] (2260:2260:2260) (2200:2200:2200))
        (PORT d[8] (2988:2988:2988) (2902:2902:2902))
        (PORT d[9] (3575:3575:3575) (3467:3467:3467))
        (PORT d[10] (4702:4702:4702) (4524:4524:4524))
        (PORT d[11] (3956:3956:3956) (3825:3825:3825))
        (PORT d[12] (2903:2903:2903) (2827:2827:2827))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3324:3324:3324))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (3244:3244:3244) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1829:1829:1829))
        (PORT datab (1287:1287:1287) (1240:1240:1240))
        (PORT datac (683:683:683) (639:639:639))
        (PORT datad (982:982:982) (966:966:966))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1898:1898:1898))
        (PORT datab (1697:1697:1697) (1556:1556:1556))
        (PORT datac (1251:1251:1251) (1206:1206:1206))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4599:4599:4599))
        (PORT d[1] (4673:4673:4673) (4599:4599:4599))
        (PORT d[2] (4673:4673:4673) (4599:4599:4599))
        (PORT d[3] (4673:4673:4673) (4599:4599:4599))
        (PORT d[4] (4673:4673:4673) (4599:4599:4599))
        (PORT d[5] (5008:5008:5008) (4933:4933:4933))
        (PORT d[6] (5008:5008:5008) (4933:4933:4933))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5008:5008:5008) (4933:4933:4933))
        (PORT d[9] (5008:5008:5008) (4933:4933:4933))
        (PORT d[10] (5008:5008:5008) (4933:4933:4933))
        (PORT d[11] (5008:5008:5008) (4933:4933:4933))
        (PORT d[12] (5008:5008:5008) (4933:4933:4933))
        (PORT clk (2183:2183:2183) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2029:2029:2029))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3379:3379:3379))
        (PORT d[1] (3170:3170:3170) (3052:3052:3052))
        (PORT d[2] (2707:2707:2707) (2639:2639:2639))
        (PORT d[3] (3387:3387:3387) (3357:3357:3357))
        (PORT d[4] (3997:3997:3997) (3822:3822:3822))
        (PORT d[5] (3974:3974:3974) (3767:3767:3767))
        (PORT d[6] (3182:3182:3182) (3094:3094:3094))
        (PORT d[7] (3878:3878:3878) (3918:3918:3918))
        (PORT d[8] (2898:2898:2898) (2825:2825:2825))
        (PORT d[9] (5280:5280:5280) (5346:5346:5346))
        (PORT d[10] (3386:3386:3386) (3259:3259:3259))
        (PORT d[11] (3225:3225:3225) (3110:3110:3110))
        (PORT d[12] (2867:2867:2867) (2772:2772:2772))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2236:2236:2236))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (3175:3175:3175) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4352:4352:4352))
        (PORT d[1] (4405:4405:4405) (4352:4352:4352))
        (PORT d[2] (4405:4405:4405) (4352:4352:4352))
        (PORT d[3] (4405:4405:4405) (4352:4352:4352))
        (PORT d[4] (4405:4405:4405) (4352:4352:4352))
        (PORT d[5] (4717:4717:4717) (4657:4657:4657))
        (PORT d[6] (4717:4717:4717) (4657:4657:4657))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4717:4717:4717) (4657:4657:4657))
        (PORT d[9] (4717:4717:4717) (4657:4657:4657))
        (PORT d[10] (4717:4717:4717) (4657:4657:4657))
        (PORT d[11] (4717:4717:4717) (4657:4657:4657))
        (PORT d[12] (4717:4717:4717) (4657:4657:4657))
        (PORT clk (2168:2168:2168) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1752:1752:1752))
        (PORT clk (2170:2170:2170) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3403:3403:3403))
        (PORT d[1] (3137:3137:3137) (3020:3020:3020))
        (PORT d[2] (2716:2716:2716) (2649:2649:2649))
        (PORT d[3] (3429:3429:3429) (3397:3397:3397))
        (PORT d[4] (3395:3395:3395) (3255:3255:3255))
        (PORT d[5] (3959:3959:3959) (3753:3753:3753))
        (PORT d[6] (3198:3198:3198) (3111:3111:3111))
        (PORT d[7] (3574:3574:3574) (3616:3616:3616))
        (PORT d[8] (2906:2906:2906) (2833:2833:2833))
        (PORT d[9] (5259:5259:5259) (5325:5325:5325))
        (PORT d[10] (3410:3410:3410) (3281:3281:3281))
        (PORT d[11] (2949:2949:2949) (2847:2847:2847))
        (PORT d[12] (2560:2560:2560) (2475:2475:2475))
        (PORT clk (2166:2166:2166) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (2954:2954:2954))
        (PORT clk (2166:2166:2166) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (PORT d[0] (2406:2406:2406) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4327:4327:4327))
        (PORT d[1] (4381:4381:4381) (4327:4327:4327))
        (PORT d[2] (4381:4381:4381) (4327:4327:4327))
        (PORT d[3] (4381:4381:4381) (4327:4327:4327))
        (PORT d[4] (4381:4381:4381) (4327:4327:4327))
        (PORT d[5] (5002:5002:5002) (4926:4926:4926))
        (PORT d[6] (5002:5002:5002) (4926:4926:4926))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5002:5002:5002) (4926:4926:4926))
        (PORT d[9] (5002:5002:5002) (4926:4926:4926))
        (PORT d[10] (5002:5002:5002) (4926:4926:4926))
        (PORT d[11] (5002:5002:5002) (4926:4926:4926))
        (PORT d[12] (5002:5002:5002) (4926:4926:4926))
        (PORT clk (2177:2177:2177) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1727:1727:1727))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
        (PORT d[1] (3144:3144:3144) (3028:3028:3028))
        (PORT d[2] (2715:2715:2715) (2648:2648:2648))
        (PORT d[3] (3386:3386:3386) (3356:3356:3356))
        (PORT d[4] (3709:3709:3709) (3565:3565:3565))
        (PORT d[5] (3951:3951:3951) (3744:3744:3744))
        (PORT d[6] (3165:3165:3165) (3079:3079:3079))
        (PORT d[7] (3862:3862:3862) (3901:3901:3901))
        (PORT d[8] (2909:2909:2909) (2822:2822:2822))
        (PORT d[9] (5298:5298:5298) (5363:5363:5363))
        (PORT d[10] (3638:3638:3638) (3463:3463:3463))
        (PORT d[11] (2910:2910:2910) (2807:2807:2807))
        (PORT d[12] (2852:2852:2852) (2756:2756:2756))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2316:2316:2316))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (5231:5231:5231) (5151:5151:5151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4552:4552:4552))
        (PORT d[1] (4645:4645:4645) (4552:4552:4552))
        (PORT d[2] (4645:4645:4645) (4552:4552:4552))
        (PORT d[3] (4645:4645:4645) (4552:4552:4552))
        (PORT d[4] (4645:4645:4645) (4552:4552:4552))
        (PORT d[5] (4340:4340:4340) (4277:4277:4277))
        (PORT d[6] (4340:4340:4340) (4277:4277:4277))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4340:4340:4340) (4277:4277:4277))
        (PORT d[9] (4340:4340:4340) (4277:4277:4277))
        (PORT d[10] (4340:4340:4340) (4277:4277:4277))
        (PORT d[11] (4340:4340:4340) (4277:4277:4277))
        (PORT d[12] (4340:4340:4340) (4277:4277:4277))
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1350:1350:1350))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1904:1904:1904))
        (PORT d[1] (3739:3739:3739) (3708:3708:3708))
        (PORT d[2] (1607:1607:1607) (1549:1549:1549))
        (PORT d[3] (1631:1631:1631) (1568:1568:1568))
        (PORT d[4] (3951:3951:3951) (3851:3851:3851))
        (PORT d[5] (1316:1316:1316) (1282:1282:1282))
        (PORT d[6] (3563:3563:3563) (3482:3482:3482))
        (PORT d[7] (4906:4906:4906) (4800:4800:4800))
        (PORT d[8] (3477:3477:3477) (3349:3349:3349))
        (PORT d[9] (4497:4497:4497) (4502:4502:4502))
        (PORT d[10] (4219:4219:4219) (4092:4092:4092))
        (PORT d[11] (3548:3548:3548) (3419:3419:3419))
        (PORT d[12] (4220:4220:4220) (4069:4069:4069))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4040:4040:4040))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (4195:4195:4195) (3963:3963:3963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2695:2695:2695) (2672:2672:2672))
        (PORT datab (502:502:502) (557:557:557))
        (PORT datac (711:711:711) (721:721:721))
        (PORT datad (1197:1197:1197) (1094:1094:1094))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1913:1913:1913))
        (PORT datab (504:504:504) (560:560:560))
        (PORT datac (2485:2485:2485) (2347:2347:2347))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1050:1050:1050))
        (PORT datab (1266:1266:1266) (1170:1170:1170))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (5048:5048:5048))
        (PORT d[1] (5103:5103:5103) (5048:5048:5048))
        (PORT d[2] (5103:5103:5103) (5048:5048:5048))
        (PORT d[3] (5103:5103:5103) (5048:5048:5048))
        (PORT d[4] (5103:5103:5103) (5048:5048:5048))
        (PORT d[5] (5565:5565:5565) (5467:5467:5467))
        (PORT d[6] (5565:5565:5565) (5467:5467:5467))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5565:5565:5565) (5467:5467:5467))
        (PORT d[9] (5565:5565:5565) (5467:5467:5467))
        (PORT d[10] (5565:5565:5565) (5467:5467:5467))
        (PORT d[11] (5565:5565:5565) (5467:5467:5467))
        (PORT d[12] (5565:5565:5565) (5467:5467:5467))
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2450:2450:2450))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3100:3100:3100))
        (PORT d[1] (3897:3897:3897) (3708:3708:3708))
        (PORT d[2] (2063:2063:2063) (1967:1967:1967))
        (PORT d[3] (3082:3082:3082) (3036:3036:3036))
        (PORT d[4] (3684:3684:3684) (3599:3599:3599))
        (PORT d[5] (5583:5583:5583) (5239:5239:5239))
        (PORT d[6] (4228:4228:4228) (4136:4136:4136))
        (PORT d[7] (2844:2844:2844) (2859:2859:2859))
        (PORT d[8] (4207:4207:4207) (3997:3997:3997))
        (PORT d[9] (4795:4795:4795) (4812:4812:4812))
        (PORT d[10] (5778:5778:5778) (5564:5564:5564))
        (PORT d[11] (3646:3646:3646) (3564:3564:3564))
        (PORT d[12] (4115:4115:4115) (3901:3901:3901))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4438:4438:4438))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (PORT d[0] (5564:5564:5564) (5386:5386:5386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5009:5009:5009))
        (PORT d[1] (5066:5066:5066) (5009:5009:5009))
        (PORT d[2] (5066:5066:5066) (5009:5009:5009))
        (PORT d[3] (5066:5066:5066) (5009:5009:5009))
        (PORT d[4] (5066:5066:5066) (5009:5009:5009))
        (PORT d[5] (5583:5583:5583) (5487:5487:5487))
        (PORT d[6] (5583:5583:5583) (5487:5487:5487))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5583:5583:5583) (5487:5487:5487))
        (PORT d[9] (5583:5583:5583) (5487:5487:5487))
        (PORT d[10] (5583:5583:5583) (5487:5487:5487))
        (PORT d[11] (5583:5583:5583) (5487:5487:5487))
        (PORT d[12] (5583:5583:5583) (5487:5487:5487))
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2733:2733:2733))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3130:3130:3130))
        (PORT d[1] (4255:4255:4255) (4063:4063:4063))
        (PORT d[2] (2048:2048:2048) (1950:1950:1950))
        (PORT d[3] (2774:2774:2774) (2727:2727:2727))
        (PORT d[4] (3659:3659:3659) (3576:3576:3576))
        (PORT d[5] (5579:5579:5579) (5236:5236:5236))
        (PORT d[6] (4544:4544:4544) (4441:4441:4441))
        (PORT d[7] (2856:2856:2856) (2872:2872:2872))
        (PORT d[8] (3848:3848:3848) (3733:3733:3733))
        (PORT d[9] (4858:4858:4858) (4881:4881:4881))
        (PORT d[10] (5790:5790:5790) (5577:5577:5577))
        (PORT d[11] (3366:3366:3366) (3330:3330:3330))
        (PORT d[12] (4158:4158:4158) (3944:3944:3944))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3092:3092:3092))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (5179:5179:5179) (5080:5080:5080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1745:1745:1745))
        (PORT d[1] (1854:1854:1854) (1745:1745:1745))
        (PORT d[2] (1854:1854:1854) (1745:1745:1745))
        (PORT d[3] (1854:1854:1854) (1745:1745:1745))
        (PORT d[4] (1854:1854:1854) (1745:1745:1745))
        (PORT d[5] (2157:2157:2157) (2039:2039:2039))
        (PORT d[6] (2157:2157:2157) (2039:2039:2039))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2157:2157:2157) (2039:2039:2039))
        (PORT d[9] (2157:2157:2157) (2039:2039:2039))
        (PORT d[10] (2157:2157:2157) (2039:2039:2039))
        (PORT d[11] (2157:2157:2157) (2039:2039:2039))
        (PORT d[12] (2157:2157:2157) (2039:2039:2039))
        (PORT clk (2225:2225:2225) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1395:1395:1395))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4190:4190:4190))
        (PORT d[1] (3679:3679:3679) (3631:3631:3631))
        (PORT d[2] (1885:1885:1885) (1815:1815:1815))
        (PORT d[3] (1945:1945:1945) (1881:1881:1881))
        (PORT d[4] (4850:4850:4850) (4685:4685:4685))
        (PORT d[5] (2525:2525:2525) (2431:2431:2431))
        (PORT d[6] (3831:3831:3831) (3688:3688:3688))
        (PORT d[7] (1902:1902:1902) (1847:1847:1847))
        (PORT d[8] (3781:3781:3781) (3639:3639:3639))
        (PORT d[9] (4086:4086:4086) (4077:4077:4077))
        (PORT d[10] (3521:3521:3521) (3410:3410:3410))
        (PORT d[11] (4747:4747:4747) (4573:4573:4573))
        (PORT d[12] (2923:2923:2923) (2833:2833:2833))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2749:2749:2749))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (3240:3240:3240) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (1926:1926:1926))
        (PORT datab (504:504:504) (559:559:559))
        (PORT datac (717:717:717) (728:728:728))
        (PORT datad (1173:1173:1173) (1068:1068:1068))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5024:5024:5024))
        (PORT d[1] (5082:5082:5082) (5024:5024:5024))
        (PORT d[2] (5082:5082:5082) (5024:5024:5024))
        (PORT d[3] (5082:5082:5082) (5024:5024:5024))
        (PORT d[4] (5082:5082:5082) (5024:5024:5024))
        (PORT d[5] (5560:5560:5560) (5469:5469:5469))
        (PORT d[6] (5560:5560:5560) (5469:5469:5469))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5560:5560:5560) (5469:5469:5469))
        (PORT d[9] (5560:5560:5560) (5469:5469:5469))
        (PORT d[10] (5560:5560:5560) (5469:5469:5469))
        (PORT d[11] (5560:5560:5560) (5469:5469:5469))
        (PORT d[12] (5560:5560:5560) (5469:5469:5469))
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2198:2198:2198))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2804:2804:2804))
        (PORT d[1] (3907:3907:3907) (3705:3705:3705))
        (PORT d[2] (2397:2397:2397) (2282:2282:2282))
        (PORT d[3] (3088:3088:3088) (3045:3045:3045))
        (PORT d[4] (3667:3667:3667) (3591:3591:3591))
        (PORT d[5] (5233:5233:5233) (4901:4901:4901))
        (PORT d[6] (4220:4220:4220) (4127:4127:4127))
        (PORT d[7] (2826:2826:2826) (2841:2841:2841))
        (PORT d[8] (3845:3845:3845) (3642:3642:3642))
        (PORT d[9] (4511:4511:4511) (4532:4532:4532))
        (PORT d[10] (5792:5792:5792) (5578:5578:5578))
        (PORT d[11] (3661:3661:3661) (3586:3586:3586))
        (PORT d[12] (3832:3832:3832) (3630:3630:3630))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3899:3899:3899))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (PORT d[0] (4335:4335:4335) (4299:4299:4299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1690:1690:1690))
        (PORT datab (752:752:752) (758:758:758))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1911:1911:1911) (1845:1845:1845))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (3946:3946:3946))
        (PORT d[1] (4014:4014:4014) (3946:3946:3946))
        (PORT d[2] (4014:4014:4014) (3946:3946:3946))
        (PORT d[3] (4014:4014:4014) (3946:3946:3946))
        (PORT d[4] (4014:4014:4014) (3946:3946:3946))
        (PORT d[5] (4302:4302:4302) (4221:4221:4221))
        (PORT d[6] (4302:4302:4302) (4221:4221:4221))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4302:4302:4302) (4221:4221:4221))
        (PORT d[9] (4302:4302:4302) (4221:4221:4221))
        (PORT d[10] (4302:4302:4302) (4221:4221:4221))
        (PORT d[11] (4302:4302:4302) (4221:4221:4221))
        (PORT d[12] (4302:4302:4302) (4221:4221:4221))
        (PORT clk (2162:2162:2162) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1726:1726:1726))
        (PORT clk (2159:2159:2159) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3004:3004:3004))
        (PORT d[1] (2331:2331:2331) (2272:2272:2272))
        (PORT d[2] (2626:2626:2626) (2586:2586:2586))
        (PORT d[3] (2750:2750:2750) (2708:2708:2708))
        (PORT d[4] (3061:3061:3061) (2921:2921:2921))
        (PORT d[5] (6679:6679:6679) (6388:6388:6388))
        (PORT d[6] (2306:2306:2306) (2261:2261:2261))
        (PORT d[7] (3289:3289:3289) (3250:3250:3250))
        (PORT d[8] (2512:2512:2512) (2432:2432:2432))
        (PORT d[9] (4806:4806:4806) (4805:4805:4805))
        (PORT d[10] (6027:6027:6027) (5785:5785:5785))
        (PORT d[11] (2499:2499:2499) (2416:2416:2416))
        (PORT d[12] (2578:2578:2578) (2502:2502:2502))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2559:2559:2559))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d[0] (3730:3730:3730) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4213:4213:4213))
        (PORT d[1] (4302:4302:4302) (4213:4213:4213))
        (PORT d[2] (4302:4302:4302) (4213:4213:4213))
        (PORT d[3] (4302:4302:4302) (4213:4213:4213))
        (PORT d[4] (4302:4302:4302) (4213:4213:4213))
        (PORT d[5] (4027:4027:4027) (3967:3967:3967))
        (PORT d[6] (4027:4027:4027) (3967:3967:3967))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4027:4027:4027) (3967:3967:3967))
        (PORT d[9] (4027:4027:4027) (3967:3967:3967))
        (PORT d[10] (4027:4027:4027) (3967:3967:3967))
        (PORT d[11] (4027:4027:4027) (3967:3967:3967))
        (PORT d[12] (4027:4027:4027) (3967:3967:3967))
        (PORT clk (2154:2154:2154) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1772:1772:1772))
        (PORT clk (2150:2150:2150) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2618:2618:2618))
        (PORT d[1] (2417:2417:2417) (2427:2427:2427))
        (PORT d[2] (2947:2947:2947) (2847:2847:2847))
        (PORT d[3] (3984:3984:3984) (3934:3934:3934))
        (PORT d[4] (3002:3002:3002) (2945:2945:2945))
        (PORT d[5] (2855:2855:2855) (2750:2750:2750))
        (PORT d[6] (2610:2610:2610) (2570:2570:2570))
        (PORT d[7] (3650:3650:3650) (3579:3579:3579))
        (PORT d[8] (2833:2833:2833) (2722:2722:2722))
        (PORT d[9] (4494:4494:4494) (4520:4520:4520))
        (PORT d[10] (6026:6026:6026) (5791:5791:5791))
        (PORT d[11] (2544:2544:2544) (2449:2449:2449))
        (PORT d[12] (2903:2903:2903) (2795:2795:2795))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (2890:2890:2890))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d[0] (3484:3484:3484) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2393:2393:2393))
        (PORT datab (502:502:502) (558:558:558))
        (PORT datac (713:713:713) (723:723:723))
        (PORT datad (1866:1866:1866) (1773:1773:1773))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4638:4638:4638))
        (PORT d[1] (4712:4712:4712) (4638:4638:4638))
        (PORT d[2] (4712:4712:4712) (4638:4638:4638))
        (PORT d[3] (4712:4712:4712) (4638:4638:4638))
        (PORT d[4] (4712:4712:4712) (4638:4638:4638))
        (PORT d[5] (4983:4983:4983) (4896:4896:4896))
        (PORT d[6] (4983:4983:4983) (4896:4896:4896))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4983:4983:4983) (4896:4896:4896))
        (PORT d[9] (4983:4983:4983) (4896:4896:4896))
        (PORT d[10] (4983:4983:4983) (4896:4896:4896))
        (PORT d[11] (4983:4983:4983) (4896:4896:4896))
        (PORT d[12] (4983:4983:4983) (4896:4896:4896))
        (PORT clk (2234:2234:2234) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1355:1355:1355))
        (PORT clk (2221:2221:2221) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3045:3045:3045))
        (PORT d[1] (3134:3134:3134) (3009:3009:3009))
        (PORT d[2] (1368:1368:1368) (1337:1337:1337))
        (PORT d[3] (3065:3065:3065) (3018:3018:3018))
        (PORT d[4] (3531:3531:3531) (3407:3407:3407))
        (PORT d[5] (1382:1382:1382) (1361:1361:1361))
        (PORT d[6] (3538:3538:3538) (3442:3442:3442))
        (PORT d[7] (2589:2589:2589) (2518:2518:2518))
        (PORT d[8] (3312:3312:3312) (3217:3217:3217))
        (PORT d[9] (3553:3553:3553) (3425:3425:3425))
        (PORT d[10] (4694:4694:4694) (4519:4519:4519))
        (PORT d[11] (3964:3964:3964) (3833:3833:3833))
        (PORT d[12] (3196:3196:3196) (3115:3115:3115))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1424:1424:1424))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (PORT d[0] (1736:1736:1736) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4628:4628:4628))
        (PORT d[1] (4702:4702:4702) (4628:4628:4628))
        (PORT d[2] (4702:4702:4702) (4628:4628:4628))
        (PORT d[3] (4702:4702:4702) (4628:4628:4628))
        (PORT d[4] (4702:4702:4702) (4628:4628:4628))
        (PORT d[5] (4902:4902:4902) (4796:4796:4796))
        (PORT d[6] (4902:4902:4902) (4796:4796:4796))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4902:4902:4902) (4796:4796:4796))
        (PORT d[9] (4902:4902:4902) (4796:4796:4796))
        (PORT d[10] (4902:4902:4902) (4796:4796:4796))
        (PORT d[11] (4902:4902:4902) (4796:4796:4796))
        (PORT d[12] (4902:4902:4902) (4796:4796:4796))
        (PORT clk (2223:2223:2223) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (981:981:981))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3052:3052:3052))
        (PORT d[1] (3158:3158:3158) (3046:3046:3046))
        (PORT d[2] (1356:1356:1356) (1324:1324:1324))
        (PORT d[3] (3449:3449:3449) (3390:3390:3390))
        (PORT d[4] (1689:1689:1689) (1639:1639:1639))
        (PORT d[5] (1405:1405:1405) (1382:1382:1382))
        (PORT d[6] (3516:3516:3516) (3421:3421:3421))
        (PORT d[7] (2601:2601:2601) (2532:2532:2532))
        (PORT d[8] (3598:3598:3598) (3491:3491:3491))
        (PORT d[9] (3910:3910:3910) (3789:3789:3789))
        (PORT d[10] (1343:1343:1343) (1316:1316:1316))
        (PORT d[11] (4272:4272:4272) (4133:4133:4133))
        (PORT d[12] (3240:3240:3240) (3159:3159:3159))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1090:1090:1090))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (3969:3969:3969) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (503:503:503) (558:558:558))
        (PORT datac (1241:1241:1241) (1155:1155:1155))
        (PORT datad (924:924:924) (855:855:855))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1049:1049:1049))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4218:4218:4218))
        (PORT d[1] (4277:4277:4277) (4218:4218:4218))
        (PORT d[2] (4277:4277:4277) (4218:4218:4218))
        (PORT d[3] (4277:4277:4277) (4218:4218:4218))
        (PORT d[4] (4277:4277:4277) (4218:4218:4218))
        (PORT d[5] (4392:4392:4392) (4346:4346:4346))
        (PORT d[6] (4392:4392:4392) (4346:4346:4346))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4392:4392:4392) (4346:4346:4346))
        (PORT d[9] (4392:4392:4392) (4346:4346:4346))
        (PORT d[10] (4392:4392:4392) (4346:4346:4346))
        (PORT d[11] (4392:4392:4392) (4346:4346:4346))
        (PORT d[12] (4392:4392:4392) (4346:4346:4346))
        (PORT clk (2188:2188:2188) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4281:4281:4281))
        (PORT clk (2199:2199:2199) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2831:2831:2831))
        (PORT d[1] (4939:4939:4939) (4726:4726:4726))
        (PORT d[2] (2418:2418:2418) (2332:2332:2332))
        (PORT d[3] (2418:2418:2418) (2375:2375:2375))
        (PORT d[4] (3764:3764:3764) (3654:3654:3654))
        (PORT d[5] (5608:5608:5608) (5295:5295:5295))
        (PORT d[6] (4040:4040:4040) (3928:3928:3928))
        (PORT d[7] (3139:3139:3139) (3155:3155:3155))
        (PORT d[8] (3513:3513:3513) (3396:3396:3396))
        (PORT d[9] (5192:5192:5192) (5207:5207:5207))
        (PORT d[10] (6137:6137:6137) (5924:5924:5924))
        (PORT d[11] (3327:3327:3327) (3291:3291:3291))
        (PORT d[12] (2716:2716:2716) (2581:2581:2581))
        (PORT clk (2195:2195:2195) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3600:3600:3600))
        (PORT clk (2195:2195:2195) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (PORT d[0] (3117:3117:3117) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4506:4506:4506))
        (PORT d[1] (4595:4595:4595) (4506:4506:4506))
        (PORT d[2] (4595:4595:4595) (4506:4506:4506))
        (PORT d[3] (4595:4595:4595) (4506:4506:4506))
        (PORT d[4] (4595:4595:4595) (4506:4506:4506))
        (PORT d[5] (4000:4000:4000) (3943:3943:3943))
        (PORT d[6] (4000:4000:4000) (3943:3943:3943))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4000:4000:4000) (3943:3943:3943))
        (PORT d[9] (4000:4000:4000) (3943:3943:3943))
        (PORT d[10] (4000:4000:4000) (3943:3943:3943))
        (PORT d[11] (4000:4000:4000) (3943:3943:3943))
        (PORT d[12] (4000:4000:4000) (3943:3943:3943))
        (PORT clk (2164:2164:2164) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3207:3207:3207))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2468:2468:2468))
        (PORT d[1] (2823:2823:2823) (2830:2830:2830))
        (PORT d[2] (3694:3694:3694) (3540:3540:3540))
        (PORT d[3] (3178:3178:3178) (3185:3185:3185))
        (PORT d[4] (2728:2728:2728) (2692:2692:2692))
        (PORT d[5] (3269:3269:3269) (3191:3191:3191))
        (PORT d[6] (2881:2881:2881) (2915:2915:2915))
        (PORT d[7] (3527:3527:3527) (3537:3537:3537))
        (PORT d[8] (3872:3872:3872) (3650:3650:3650))
        (PORT d[9] (4395:4395:4395) (4386:4386:4386))
        (PORT d[10] (5828:5828:5828) (5531:5531:5531))
        (PORT d[11] (3590:3590:3590) (3395:3395:3395))
        (PORT d[12] (4258:4258:4258) (4025:4025:4025))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2245:2245:2245))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (4563:4563:4563) (4521:4521:4521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4233:4233:4233))
        (PORT d[1] (4321:4321:4321) (4233:4233:4233))
        (PORT d[2] (4321:4321:4321) (4233:4233:4233))
        (PORT d[3] (4321:4321:4321) (4233:4233:4233))
        (PORT d[4] (4321:4321:4321) (4233:4233:4233))
        (PORT d[5] (4017:4017:4017) (3957:3957:3957))
        (PORT d[6] (4017:4017:4017) (3957:3957:3957))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4017:4017:4017) (3957:3957:3957))
        (PORT d[9] (4017:4017:4017) (3957:3957:3957))
        (PORT d[10] (4017:4017:4017) (3957:3957:3957))
        (PORT d[11] (4017:4017:4017) (3957:3957:3957))
        (PORT d[12] (4017:4017:4017) (3957:3957:3957))
        (PORT clk (2169:2169:2169) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4052:4052:4052))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2679:2679:2679))
        (PORT d[1] (2451:2451:2451) (2468:2468:2468))
        (PORT d[2] (2955:2955:2955) (2855:2855:2855))
        (PORT d[3] (3631:3631:3631) (3594:3594:3594))
        (PORT d[4] (3333:3333:3333) (3248:3248:3248))
        (PORT d[5] (2895:2895:2895) (2789:2789:2789))
        (PORT d[6] (2282:2282:2282) (2242:2242:2242))
        (PORT d[7] (3038:3038:3038) (3003:3003:3003))
        (PORT d[8] (2841:2841:2841) (2730:2730:2730))
        (PORT d[9] (4513:4513:4513) (4540:4540:4540))
        (PORT d[10] (5704:5704:5704) (5474:5474:5474))
        (PORT d[11] (2515:2515:2515) (2429:2429:2429))
        (PORT d[12] (2904:2904:2904) (2795:2795:2795))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3125:3125:3125))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (3056:3056:3056) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4191:4191:4191))
        (PORT d[1] (4281:4281:4281) (4191:4191:4191))
        (PORT d[2] (4281:4281:4281) (4191:4191:4191))
        (PORT d[3] (4281:4281:4281) (4191:4191:4191))
        (PORT d[4] (4281:4281:4281) (4191:4191:4191))
        (PORT d[5] (4300:4300:4300) (4222:4222:4222))
        (PORT d[6] (4300:4300:4300) (4222:4222:4222))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4300:4300:4300) (4222:4222:4222))
        (PORT d[9] (4300:4300:4300) (4222:4222:4222))
        (PORT d[10] (4300:4300:4300) (4222:4222:4222))
        (PORT d[11] (4300:4300:4300) (4222:4222:4222))
        (PORT d[12] (4300:4300:4300) (4222:4222:4222))
        (PORT clk (2154:2154:2154) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4317:4317:4317))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2358:2358:2358))
        (PORT d[1] (2772:2772:2772) (2776:2776:2776))
        (PORT d[2] (2630:2630:2630) (2544:2544:2544))
        (PORT d[3] (3992:3992:3992) (3941:3941:3941))
        (PORT d[4] (3300:3300:3300) (3221:3221:3221))
        (PORT d[5] (2805:2805:2805) (2695:2695:2695))
        (PORT d[6] (2619:2619:2619) (2580:2580:2580))
        (PORT d[7] (3949:3949:3949) (3874:3874:3874))
        (PORT d[8] (2207:2207:2207) (2136:2136:2136))
        (PORT d[9] (4526:4526:4526) (4555:4555:4555))
        (PORT d[10] (6060:6060:6060) (5825:5825:5825))
        (PORT d[11] (2532:2532:2532) (2436:2436:2436))
        (PORT d[12] (3245:3245:3245) (3134:3134:3134))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3149:3149:3149))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (3491:3491:3491) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2104:2104:2104))
        (PORT datab (1707:1707:1707) (1701:1701:1701))
        (PORT datac (1882:1882:1882) (1779:1779:1779))
        (PORT datad (2283:2283:2283) (2228:2228:2228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2740:2740:2740) (2608:2608:2608))
        (PORT datab (1711:1711:1711) (1706:1706:1706))
        (PORT datac (2309:2309:2309) (2111:2111:2111))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (5680:5680:5680))
        (PORT d[1] (5753:5753:5753) (5680:5680:5680))
        (PORT d[2] (5753:5753:5753) (5680:5680:5680))
        (PORT d[3] (5753:5753:5753) (5680:5680:5680))
        (PORT d[4] (5753:5753:5753) (5680:5680:5680))
        (PORT d[5] (6208:6208:6208) (6094:6094:6094))
        (PORT d[6] (6208:6208:6208) (6094:6094:6094))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (6208:6208:6208) (6094:6094:6094))
        (PORT d[9] (6208:6208:6208) (6094:6094:6094))
        (PORT d[10] (6208:6208:6208) (6094:6094:6094))
        (PORT d[11] (6208:6208:6208) (6094:6094:6094))
        (PORT d[12] (6208:6208:6208) (6094:6094:6094))
        (PORT clk (2205:2205:2205) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2733:2733:2733))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2843:2843:2843))
        (PORT d[1] (3461:3461:3461) (3260:3260:3260))
        (PORT d[2] (3632:3632:3632) (3441:3441:3441))
        (PORT d[3] (3119:3119:3119) (3086:3086:3086))
        (PORT d[4] (3007:3007:3007) (2953:2953:2953))
        (PORT d[5] (4911:4911:4911) (4591:4591:4591))
        (PORT d[6] (3520:3520:3520) (3438:3438:3438))
        (PORT d[7] (2874:2874:2874) (2889:2889:2889))
        (PORT d[8] (3573:3573:3573) (3388:3388:3388))
        (PORT d[9] (5222:5222:5222) (5252:5252:5252))
        (PORT d[10] (5796:5796:5796) (5581:5581:5581))
        (PORT d[11] (3323:3323:3323) (3258:3258:3258))
        (PORT d[12] (3517:3517:3517) (3329:3329:3329))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3568:3568:3568))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (3970:3970:3970) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1438:1438:1438))
        (PORT d[1] (1476:1476:1476) (1438:1438:1438))
        (PORT d[2] (1476:1476:1476) (1438:1438:1438))
        (PORT d[3] (1476:1476:1476) (1438:1438:1438))
        (PORT d[4] (1476:1476:1476) (1438:1438:1438))
        (PORT d[5] (2151:2151:2151) (2106:2106:2106))
        (PORT d[6] (2151:2151:2151) (2106:2106:2106))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (2151:2151:2151) (2106:2106:2106))
        (PORT d[9] (2151:2151:2151) (2106:2106:2106))
        (PORT d[10] (2151:2151:2151) (2106:2106:2106))
        (PORT d[11] (2151:2151:2151) (2106:2106:2106))
        (PORT d[12] (2151:2151:2151) (2106:2106:2106))
        (PORT clk (2208:2208:2208) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3021:3021:3021))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4443:4443:4443))
        (PORT d[1] (3759:3759:3759) (3708:3708:3708))
        (PORT d[2] (4951:4951:4951) (4724:4724:4724))
        (PORT d[3] (4836:4836:4836) (4699:4699:4699))
        (PORT d[4] (4069:4069:4069) (3992:3992:3992))
        (PORT d[5] (5165:5165:5165) (4903:4903:4903))
        (PORT d[6] (4896:4896:4896) (4658:4658:4658))
        (PORT d[7] (2857:2857:2857) (2879:2879:2879))
        (PORT d[8] (4527:4527:4527) (4297:4297:4297))
        (PORT d[9] (4321:4321:4321) (4256:4256:4256))
        (PORT d[10] (5228:5228:5228) (4918:4918:4918))
        (PORT d[11] (5089:5089:5089) (4834:4834:4834))
        (PORT d[12] (4612:4612:4612) (4406:4406:4406))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3588:3588:3588))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (4407:4407:4407) (4162:4162:4162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4342:4342:4342) (4265:4265:4265))
        (PORT d[1] (4342:4342:4342) (4265:4265:4265))
        (PORT d[2] (4342:4342:4342) (4265:4265:4265))
        (PORT d[3] (4342:4342:4342) (4265:4265:4265))
        (PORT d[4] (4342:4342:4342) (4265:4265:4265))
        (PORT d[5] (5027:5027:5027) (4928:4928:4928))
        (PORT d[6] (5027:5027:5027) (4928:4928:4928))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5027:5027:5027) (4928:4928:4928))
        (PORT d[9] (5027:5027:5027) (4928:4928:4928))
        (PORT d[10] (5027:5027:5027) (4928:4928:4928))
        (PORT d[11] (5027:5027:5027) (4928:4928:4928))
        (PORT d[12] (5027:5027:5027) (4928:4928:4928))
        (PORT clk (2226:2226:2226) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3048:3048:3048))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3035:3035:3035))
        (PORT d[1] (2493:2493:2493) (2399:2399:2399))
        (PORT d[2] (2045:2045:2045) (1996:1996:1996))
        (PORT d[3] (2766:2766:2766) (2724:2724:2724))
        (PORT d[4] (2934:2934:2934) (2838:2838:2838))
        (PORT d[5] (3575:3575:3575) (3382:3382:3382))
        (PORT d[6] (2823:2823:2823) (2742:2742:2742))
        (PORT d[7] (1941:1941:1941) (1883:1883:1883))
        (PORT d[8] (2965:2965:2965) (2875:2875:2875))
        (PORT d[9] (3239:3239:3239) (3136:3136:3136))
        (PORT d[10] (4395:4395:4395) (4234:4234:4234))
        (PORT d[11] (3604:3604:3604) (3490:3490:3490))
        (PORT d[12] (2581:2581:2581) (2520:2520:2520))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2983:2983:2983))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (2934:2934:2934) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4205:4205:4205))
        (PORT d[1] (4296:4296:4296) (4205:4205:4205))
        (PORT d[2] (4296:4296:4296) (4205:4205:4205))
        (PORT d[3] (4296:4296:4296) (4205:4205:4205))
        (PORT d[4] (4296:4296:4296) (4205:4205:4205))
        (PORT d[5] (4588:4588:4588) (4490:4490:4490))
        (PORT d[6] (4588:4588:4588) (4490:4490:4490))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4588:4588:4588) (4490:4490:4490))
        (PORT d[9] (4588:4588:4588) (4490:4490:4490))
        (PORT d[10] (4588:4588:4588) (4490:4490:4490))
        (PORT d[11] (4588:4588:4588) (4490:4490:4490))
        (PORT d[12] (4588:4588:4588) (4490:4490:4490))
        (PORT clk (2162:2162:2162) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4670:4670:4670))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2780:2780:2780))
        (PORT d[1] (2349:2349:2349) (2289:2289:2289))
        (PORT d[2] (2499:2499:2499) (2452:2452:2452))
        (PORT d[3] (3029:3029:3029) (2980:2980:2980))
        (PORT d[4] (3358:3358:3358) (3204:3204:3204))
        (PORT d[5] (7073:7073:7073) (6777:6777:6777))
        (PORT d[6] (2593:2593:2593) (2547:2547:2547))
        (PORT d[7] (3665:3665:3665) (3619:3619:3619))
        (PORT d[8] (2822:2822:2822) (2725:2725:2725))
        (PORT d[9] (5360:5360:5360) (5318:5318:5318))
        (PORT d[10] (6366:6366:6366) (6114:6114:6114))
        (PORT d[11] (3103:3103:3103) (2968:2968:2968))
        (PORT d[12] (2539:2539:2539) (2463:2463:2463))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2534:2534:2534))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (2412:2412:2412) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1690:1690:1690))
        (PORT datab (748:748:748) (754:754:754))
        (PORT datac (466:466:466) (526:526:526))
        (PORT datad (2207:2207:2207) (2078:2078:2078))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1913:1913:1913))
        (PORT datab (751:751:751) (757:757:757))
        (PORT datac (2157:2157:2157) (2044:2044:2044))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1044:1044:1044))
        (PORT datab (1456:1456:1456) (1356:1356:1356))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3891:3891:3891))
        (PORT d[1] (3971:3971:3971) (3891:3891:3891))
        (PORT d[2] (3971:3971:3971) (3891:3891:3891))
        (PORT d[3] (3971:3971:3971) (3891:3891:3891))
        (PORT d[4] (3971:3971:3971) (3891:3891:3891))
        (PORT d[5] (5009:5009:5009) (4934:4934:4934))
        (PORT d[6] (5009:5009:5009) (4934:4934:4934))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (5009:5009:5009) (4934:4934:4934))
        (PORT d[9] (5009:5009:5009) (4934:4934:4934))
        (PORT d[10] (5009:5009:5009) (4934:4934:4934))
        (PORT d[11] (5009:5009:5009) (4934:4934:4934))
        (PORT d[12] (5009:5009:5009) (4934:4934:4934))
        (PORT clk (2190:2190:2190) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2212:2212:2212))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3400:3400:3400))
        (PORT d[1] (3185:3185:3185) (3066:3066:3066))
        (PORT d[2] (2718:2718:2718) (2649:2649:2649))
        (PORT d[3] (3067:3067:3067) (3049:3049:3049))
        (PORT d[4] (3717:3717:3717) (3574:3574:3574))
        (PORT d[5] (3594:3594:3594) (3391:3391:3391))
        (PORT d[6] (2873:2873:2873) (2798:2798:2798))
        (PORT d[7] (3886:3886:3886) (3928:3928:3928))
        (PORT d[8] (2572:2572:2572) (2503:2503:2503))
        (PORT d[9] (5306:5306:5306) (5371:5371:5371))
        (PORT d[10] (3737:3737:3737) (3599:3599:3599))
        (PORT d[11] (3236:3236:3236) (3122:3122:3122))
        (PORT d[12] (2875:2875:2875) (2780:2780:2780))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2226:2226:2226))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (3408:3408:3408) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4302:4302:4302))
        (PORT d[1] (4358:4358:4358) (4302:4302:4302))
        (PORT d[2] (4358:4358:4358) (4302:4302:4302))
        (PORT d[3] (4358:4358:4358) (4302:4302:4302))
        (PORT d[4] (4358:4358:4358) (4302:4302:4302))
        (PORT d[5] (4680:4680:4680) (4614:4614:4614))
        (PORT d[6] (4680:4680:4680) (4614:4614:4614))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4680:4680:4680) (4614:4614:4614))
        (PORT d[9] (4680:4680:4680) (4614:4614:4614))
        (PORT d[10] (4680:4680:4680) (4614:4614:4614))
        (PORT d[11] (4680:4680:4680) (4614:4614:4614))
        (PORT d[12] (4680:4680:4680) (4614:4614:4614))
        (PORT clk (2168:2168:2168) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2509:2509:2509))
        (PORT clk (2156:2156:2156) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3381:3381:3381))
        (PORT d[1] (2856:2856:2856) (2761:2761:2761))
        (PORT d[2] (3023:3023:3023) (2938:2938:2938))
        (PORT d[3] (3104:3104:3104) (3085:3085:3085))
        (PORT d[4] (2798:2798:2798) (2700:2700:2700))
        (PORT d[5] (4292:4292:4292) (4075:4075:4075))
        (PORT d[6] (3492:3492:3492) (3387:3387:3387))
        (PORT d[7] (3810:3810:3810) (3838:3838:3838))
        (PORT d[8] (3200:3200:3200) (3108:3108:3108))
        (PORT d[9] (5230:5230:5230) (5289:5289:5289))
        (PORT d[10] (3079:3079:3079) (2960:2960:2960))
        (PORT d[11] (2963:2963:2963) (2862:2862:2862))
        (PORT d[12] (2829:2829:2829) (2727:2727:2727))
        (PORT clk (2152:2152:2152) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2942:2942:2942))
        (PORT clk (2152:2152:2152) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2143:2143:2143))
        (PORT d[0] (2407:2407:2407) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4213:4213:4213))
        (PORT d[1] (4290:4290:4290) (4213:4213:4213))
        (PORT d[2] (4290:4290:4290) (4213:4213:4213))
        (PORT d[3] (4290:4290:4290) (4213:4213:4213))
        (PORT d[4] (4290:4290:4290) (4213:4213:4213))
        (PORT d[5] (3184:3184:3184) (3051:3051:3051))
        (PORT d[6] (3184:3184:3184) (3051:3051:3051))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (3184:3184:3184) (3051:3051:3051))
        (PORT d[9] (3184:3184:3184) (3051:3051:3051))
        (PORT d[10] (3184:3184:3184) (3051:3051:3051))
        (PORT d[11] (3184:3184:3184) (3051:3051:3051))
        (PORT d[12] (3184:3184:3184) (3051:3051:3051))
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1623:1623:1623))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2362:2362:2362))
        (PORT d[1] (3392:3392:3392) (3372:3372:3372))
        (PORT d[2] (1954:1954:1954) (1881:1881:1881))
        (PORT d[3] (1682:1682:1682) (1615:1615:1615))
        (PORT d[4] (3294:3294:3294) (3220:3220:3220))
        (PORT d[5] (1356:1356:1356) (1321:1321:1321))
        (PORT d[6] (3616:3616:3616) (3549:3549:3549))
        (PORT d[7] (4554:4554:4554) (4455:4455:4455))
        (PORT d[8] (3497:3497:3497) (3370:3370:3370))
        (PORT d[9] (5214:5214:5214) (5221:5221:5221))
        (PORT d[10] (7079:7079:7079) (6817:6817:6817))
        (PORT d[11] (3570:3570:3570) (3447:3447:3447))
        (PORT d[12] (3843:3843:3843) (3712:3712:3712))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4061:4061:4061))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (4211:4211:4211) (3980:3980:3980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2958:2958:2958))
        (PORT d[1] (3124:3124:3124) (2958:2958:2958))
        (PORT d[2] (3124:3124:3124) (2958:2958:2958))
        (PORT d[3] (3124:3124:3124) (2958:2958:2958))
        (PORT d[4] (3124:3124:3124) (2958:2958:2958))
        (PORT d[5] (4562:4562:4562) (4440:4440:4440))
        (PORT d[6] (4562:4562:4562) (4440:4440:4440))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4562:4562:4562) (4440:4440:4440))
        (PORT d[9] (4562:4562:4562) (4440:4440:4440))
        (PORT d[10] (4562:4562:4562) (4440:4440:4440))
        (PORT d[11] (4562:4562:4562) (4440:4440:4440))
        (PORT d[12] (4562:4562:4562) (4440:4440:4440))
        (PORT clk (2182:2182:2182) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2664:2664:2664))
        (PORT clk (2179:2179:2179) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3443:3443:3443))
        (PORT d[1] (2722:2722:2722) (2698:2698:2698))
        (PORT d[2] (2852:2852:2852) (2744:2744:2744))
        (PORT d[3] (2993:2993:2993) (2895:2895:2895))
        (PORT d[4] (3535:3535:3535) (3423:3423:3423))
        (PORT d[5] (2839:2839:2839) (2732:2732:2732))
        (PORT d[6] (2498:2498:2498) (2413:2413:2413))
        (PORT d[7] (3815:3815:3815) (3821:3821:3821))
        (PORT d[8] (2494:2494:2494) (2404:2404:2404))
        (PORT d[9] (3628:3628:3628) (3574:3574:3574))
        (PORT d[10] (2514:2514:2514) (2429:2429:2429))
        (PORT d[11] (2519:2519:2519) (2433:2433:2433))
        (PORT d[12] (2857:2857:2857) (2750:2750:2750))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (2882:2882:2882))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (PORT d[0] (5282:5282:5282) (5220:5220:5220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2340:2340:2340) (2279:2279:2279))
        (PORT datab (1290:1290:1290) (1229:1229:1229))
        (PORT datac (1667:1667:1667) (1669:1669:1669))
        (PORT datad (2218:2218:2218) (2100:2100:2100))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1605:1605:1605))
        (PORT datab (502:502:502) (557:557:557))
        (PORT datac (1869:1869:1869) (1784:1784:1784))
        (PORT datad (1193:1193:1193) (1113:1113:1113))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (3987:3987:3987))
        (PORT d[1] (4047:4047:4047) (3987:3987:3987))
        (PORT d[2] (4047:4047:4047) (3987:3987:3987))
        (PORT d[3] (4047:4047:4047) (3987:3987:3987))
        (PORT d[4] (4047:4047:4047) (3987:3987:3987))
        (PORT d[5] (4310:4310:4310) (4241:4241:4241))
        (PORT d[6] (4310:4310:4310) (4241:4241:4241))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4310:4310:4310) (4241:4241:4241))
        (PORT d[9] (4310:4310:4310) (4241:4241:4241))
        (PORT d[10] (4310:4310:4310) (4241:4241:4241))
        (PORT d[11] (4310:4310:4310) (4241:4241:4241))
        (PORT d[12] (4310:4310:4310) (4241:4241:4241))
        (PORT clk (2202:2202:2202) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2187:2187:2187))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3408:3408:3408))
        (PORT d[1] (2464:2464:2464) (2360:2360:2360))
        (PORT d[2] (2353:2353:2353) (2297:2297:2297))
        (PORT d[3] (3731:3731:3731) (3684:3684:3684))
        (PORT d[4] (4344:4344:4344) (4170:4170:4170))
        (PORT d[5] (3560:3560:3560) (3357:3357:3357))
        (PORT d[6] (2865:2865:2865) (2789:2789:2789))
        (PORT d[7] (4210:4210:4210) (4242:4242:4242))
        (PORT d[8] (2594:2594:2594) (2525:2525:2525))
        (PORT d[9] (2886:2886:2886) (2779:2779:2779))
        (PORT d[10] (3719:3719:3719) (3582:3582:3582))
        (PORT d[11] (2920:2920:2920) (2821:2821:2821))
        (PORT d[12] (3181:3181:3181) (3069:3069:3069))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4386:4386:4386))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (2660:2660:2660) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4550:4550:4550))
        (PORT d[1] (4642:4642:4642) (4550:4550:4550))
        (PORT d[2] (4642:4642:4642) (4550:4550:4550))
        (PORT d[3] (4642:4642:4642) (4550:4550:4550))
        (PORT d[4] (4642:4642:4642) (4550:4550:4550))
        (PORT d[5] (4347:4347:4347) (4285:4285:4285))
        (PORT d[6] (4347:4347:4347) (4285:4285:4285))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4347:4347:4347) (4285:4285:4285))
        (PORT d[9] (4347:4347:4347) (4285:4285:4285))
        (PORT d[10] (4347:4347:4347) (4285:4285:4285))
        (PORT d[11] (4347:4347:4347) (4285:4285:4285))
        (PORT d[12] (4347:4347:4347) (4285:4285:4285))
        (PORT clk (2211:2211:2211) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1322:1322:1322))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1903:1903:1903))
        (PORT d[1] (3725:3725:3725) (3693:3693:3693))
        (PORT d[2] (1934:1934:1934) (1868:1868:1868))
        (PORT d[3] (1646:1646:1646) (1580:1580:1580))
        (PORT d[4] (3632:3632:3632) (3550:3550:3550))
        (PORT d[5] (1335:1335:1335) (1299:1299:1299))
        (PORT d[6] (3901:3901:3901) (3819:3819:3819))
        (PORT d[7] (2275:2275:2275) (2216:2216:2216))
        (PORT d[8] (3802:3802:3802) (3655:3655:3655))
        (PORT d[9] (4490:4490:4490) (4494:4494:4494))
        (PORT d[10] (4251:4251:4251) (4122:4122:4122))
        (PORT d[11] (3885:3885:3885) (3747:3747:3747))
        (PORT d[12] (4194:4194:4194) (4045:4045:4045))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3538:3538:3538))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (2122:2122:2122) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4466:4466:4466))
        (PORT d[1] (4577:4577:4577) (4466:4466:4466))
        (PORT d[2] (4577:4577:4577) (4466:4466:4466))
        (PORT d[3] (4577:4577:4577) (4466:4466:4466))
        (PORT d[4] (4577:4577:4577) (4466:4466:4466))
        (PORT d[5] (4333:4333:4333) (4252:4252:4252))
        (PORT d[6] (4333:4333:4333) (4252:4252:4252))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4333:4333:4333) (4252:4252:4252))
        (PORT d[9] (4333:4333:4333) (4252:4252:4252))
        (PORT d[10] (4333:4333:4333) (4252:4252:4252))
        (PORT d[11] (4333:4333:4333) (4252:4252:4252))
        (PORT d[12] (4333:4333:4333) (4252:4252:4252))
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1921:1921:1921))
        (PORT clk (2202:2202:2202) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3686:3686:3686))
        (PORT d[1] (2428:2428:2428) (2330:2330:2330))
        (PORT d[2] (2370:2370:2370) (2312:2312:2312))
        (PORT d[3] (3359:3359:3359) (3322:3322:3322))
        (PORT d[4] (4047:4047:4047) (3893:3893:3893))
        (PORT d[5] (3544:3544:3544) (3339:3339:3339))
        (PORT d[6] (2851:2851:2851) (2772:2772:2772))
        (PORT d[7] (4218:4218:4218) (4251:4251:4251))
        (PORT d[8] (2876:2876:2876) (2784:2784:2784))
        (PORT d[9] (2878:2878:2878) (2775:2775:2775))
        (PORT d[10] (4073:4073:4073) (3922:3922:3922))
        (PORT d[11] (2954:2954:2954) (2852:2852:2852))
        (PORT d[12] (3186:3186:3186) (3076:3076:3076))
        (PORT clk (2198:2198:2198) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2030:2030:2030))
        (PORT clk (2198:2198:2198) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (PORT d[0] (3229:3229:3229) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4292:4292:4292))
        (PORT d[1] (4362:4362:4362) (4292:4292:4292))
        (PORT d[2] (4362:4362:4362) (4292:4292:4292))
        (PORT d[3] (4362:4362:4362) (4292:4292:4292))
        (PORT d[4] (4362:4362:4362) (4292:4292:4292))
        (PORT d[5] (4689:4689:4689) (4601:4601:4601))
        (PORT d[6] (4689:4689:4689) (4601:4601:4601))
        (PORT d[7] (70:70:70) (82:82:82))
        (PORT d[8] (4689:4689:4689) (4601:4601:4601))
        (PORT d[9] (4689:4689:4689) (4601:4601:4601))
        (PORT d[10] (4689:4689:4689) (4601:4601:4601))
        (PORT d[11] (4689:4689:4689) (4601:4601:4601))
        (PORT d[12] (4689:4689:4689) (4601:4601:4601))
        (PORT clk (2222:2222:2222) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1630:1630:1630))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2777:2777:2777))
        (PORT d[1] (2774:2774:2774) (2648:2648:2648))
        (PORT d[2] (2021:2021:2021) (1977:1977:1977))
        (PORT d[3] (3717:3717:3717) (3659:3659:3659))
        (PORT d[4] (2908:2908:2908) (2810:2810:2810))
        (PORT d[5] (3574:3574:3574) (3381:3381:3381))
        (PORT d[6] (2822:2822:2822) (2741:2741:2741))
        (PORT d[7] (4564:4564:4564) (4579:4579:4579))
        (PORT d[8] (2601:2601:2601) (2519:2519:2519))
        (PORT d[9] (3238:3238:3238) (3135:3135:3135))
        (PORT d[10] (4388:4388:4388) (4225:4225:4225))
        (PORT d[11] (3632:3632:3632) (3514:3514:3514))
        (PORT d[12] (2581:2581:2581) (2519:2519:2519))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2723:2723:2723))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (2959:2959:2959) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1949:1949:1949))
        (PORT datab (1711:1711:1711) (1702:1702:1702))
        (PORT datac (1814:1814:1814) (1693:1693:1693))
        (PORT datad (1451:1451:1451) (1338:1338:1338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1953:1953:1953))
        (PORT datab (1800:1800:1800) (1677:1677:1677))
        (PORT datac (1005:1005:1005) (954:954:954))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1045:1045:1045))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (1153:1153:1153) (1066:1066:1066))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (303:303:303) (381:381:381))
        (PORT datac (759:759:759) (775:775:775))
        (PORT datad (767:767:767) (783:783:783))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (577:577:577))
        (PORT datac (889:889:889) (833:833:833))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2990:2990:2990) (2993:2993:2993))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1050:1050:1050) (1064:1064:1064))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT sload (1562:1562:1562) (1542:1542:1542))
        (PORT ena (1320:1320:1320) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2049:2049:2049) (2066:2066:2066))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1923:1923:1923) (1890:1890:1890))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1870:1870:1870) (1870:1870:1870))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1008:1008:1008) (1000:1000:1000))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (692:692:692))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3316:3316:3316) (3317:3317:3317))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1949:1949:1949) (1965:1965:1965))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2022:2022:2022) (2018:2018:2018))
        (PORT sload (1234:1234:1234) (1232:1232:1232))
        (PORT ena (1019:1019:1019) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (1197:1197:1197) (1147:1147:1147))
        (PORT datad (279:279:279) (356:356:356))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (726:726:726))
        (PORT datab (285:285:285) (354:354:354))
        (PORT datac (601:601:601) (568:568:568))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (1324:1324:1324) (1305:1305:1305))
        (PORT clrn (1824:1824:1824) (1729:1729:1729))
        (PORT ena (1836:1836:1836) (1711:1711:1711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (803:803:803))
        (PORT datab (2858:2858:2858) (2858:2858:2858))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1436:1436:1436) (1430:1430:1430))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (367:367:367))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (1193:1193:1193) (1136:1136:1136))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1041:1041:1041))
        (PORT datad (1301:1301:1301) (1271:1271:1271))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1101:1101:1101))
        (PORT datab (413:413:413) (396:396:396))
        (PORT datad (1093:1093:1093) (1102:1102:1102))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1236:1236:1236))
        (PORT datab (699:699:699) (687:687:687))
        (PORT datac (682:682:682) (657:657:657))
        (PORT datad (1396:1396:1396) (1389:1389:1389))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (410:410:410))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datad (291:291:291) (367:367:367))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (592:592:592) (553:553:553))
        (PORT datac (1052:1052:1052) (1068:1068:1068))
        (PORT datad (1091:1091:1091) (1100:1100:1100))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (475:475:475) (506:506:506))
        (PORT datad (290:290:290) (366:366:366))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1050:1050:1050) (1065:1065:1065))
        (PORT datad (1094:1094:1094) (1104:1104:1104))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (472:472:472) (503:503:503))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (706:706:706) (695:695:695))
        (PORT datad (290:290:290) (366:366:366))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (408:408:408))
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (476:476:476) (507:507:507))
        (PORT datad (291:291:291) (367:367:367))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (651:651:651))
        (PORT datab (847:847:847) (865:865:865))
        (PORT datac (1595:1595:1595) (1561:1561:1561))
        (PORT datad (944:944:944) (934:934:934))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (669:669:669) (627:627:627))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1435:1435:1435))
        (PORT datab (700:700:700) (688:688:688))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2204:2204:2204) (2211:2211:2211))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (974:974:974))
        (PORT datab (1164:1164:1164) (1189:1189:1189))
        (PORT datac (1686:1686:1686) (1670:1670:1670))
        (PORT datad (590:590:590) (538:538:538))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1289:1289:1289) (1220:1220:1220))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (403:403:403))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (471:471:471) (502:502:502))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (706:706:706) (694:694:694))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1393:1393:1393) (1385:1385:1385))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1289:1289:1289) (1220:1220:1220))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (701:701:701) (690:690:690))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (1395:1395:1395) (1388:1388:1388))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1289:1289:1289) (1220:1220:1220))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1435:1435:1435))
        (PORT datab (701:701:701) (689:689:689))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1289:1289:1289) (1220:1220:1220))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (774:774:774))
        (PORT datac (693:693:693) (661:661:661))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (1320:1320:1320) (1293:1293:1293))
        (PORT clrn (1824:1824:1824) (1729:1729:1729))
        (PORT ena (1836:1836:1836) (1711:1711:1711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (360:360:360))
        (PORT datab (584:584:584) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1943:1943:1943))
        (PORT asdata (1911:1911:1911) (1865:1865:1865))
        (PORT clrn (1824:1824:1824) (1729:1729:1729))
        (PORT ena (1836:1836:1836) (1711:1711:1711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1341:1341:1341) (1315:1315:1315))
        (PORT datac (1090:1090:1090) (1114:1114:1114))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datac (260:260:260) (336:336:336))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (288:288:288))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (399:399:399) (385:385:385))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (837:837:837) (858:858:858))
        (PORT datad (990:990:990) (972:972:972))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1104:1104:1104))
        (PORT datab (1133:1133:1133) (1152:1152:1152))
        (PORT datac (407:407:407) (401:401:401))
        (PORT datad (976:976:976) (934:934:934))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1067:1067:1067) (1025:1025:1025))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (560:560:560))
        (PORT datab (502:502:502) (525:525:525))
        (PORT datac (730:730:730) (734:734:734))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1290:1290:1290))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1373:1373:1373) (1386:1386:1386))
        (PORT datad (356:356:356) (341:341:341))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (558:558:558))
        (PORT datab (504:504:504) (527:527:527))
        (PORT datac (731:731:731) (735:735:735))
        (PORT datad (264:264:264) (337:337:337))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1233:1233:1233))
        (PORT datab (1125:1125:1125) (1146:1146:1146))
        (PORT datad (402:402:402) (388:388:388))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1067:1067:1067) (1025:1025:1025))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (285:285:285))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datad (402:402:402) (388:388:388))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1067:1067:1067) (1025:1025:1025))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (513:513:513))
        (PORT datab (508:508:508) (533:533:533))
        (PORT datad (471:471:471) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (553:553:553))
        (PORT datab (509:509:509) (533:533:533))
        (PORT datac (732:732:732) (736:736:736))
        (PORT datad (260:260:260) (333:333:333))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1418:1418:1418))
        (PORT datab (504:504:504) (527:527:527))
        (PORT datac (1102:1102:1102) (1124:1124:1124))
        (PORT datad (1020:1020:1020) (1014:1014:1014))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (560:560:560))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (730:730:730) (734:734:734))
        (PORT datad (265:265:265) (338:338:338))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (445:445:445) (438:438:438))
        (PORT datac (1106:1106:1106) (1128:1128:1128))
        (PORT datad (2583:2583:2583) (2600:2600:2600))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1102:1102:1102))
        (PORT datab (1134:1134:1134) (1153:1153:1153))
        (PORT datac (407:407:407) (401:401:401))
        (PORT datad (975:975:975) (933:933:933))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (1136:1136:1136) (1155:1155:1155))
        (PORT datac (1373:1373:1373) (1385:1385:1385))
        (PORT datad (1022:1022:1022) (1016:1016:1016))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (554:554:554))
        (PORT datac (732:732:732) (736:736:736))
        (PORT datad (261:261:261) (334:334:334))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (556:556:556))
        (PORT datab (443:443:443) (435:435:435))
        (PORT datac (1100:1100:1100) (1122:1122:1122))
        (PORT datad (458:458:458) (492:492:492))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (621:621:621))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1103:1103:1103) (1125:1125:1125))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (412:412:412))
        (PORT datab (443:443:443) (436:436:436))
        (PORT datac (1103:1103:1103) (1125:1125:1125))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT asdata (1348:1348:1348) (1302:1302:1302))
        (PORT ena (1722:1722:1722) (1648:1648:1648))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (700:700:700))
        (PORT datab (837:837:837) (858:858:858))
        (PORT datac (711:711:711) (723:723:723))
        (PORT datad (996:996:996) (978:978:978))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2737:2737:2737) (2784:2784:2784))
        (PORT datab (472:472:472) (509:509:509))
        (PORT datac (221:221:221) (254:254:254))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (392:392:392))
        (PORT datab (770:770:770) (780:780:780))
        (PORT datac (224:224:224) (258:258:258))
        (PORT datad (439:439:439) (469:469:469))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (220:220:220) (254:254:254))
        (PORT datad (442:442:442) (473:473:473))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (681:681:681))
        (PORT datab (2720:2720:2720) (2773:2773:2773))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1597:1597:1597) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (525:525:525))
        (PORT datab (753:753:753) (750:750:750))
        (PORT datac (712:712:712) (721:721:721))
        (PORT datad (451:451:451) (479:479:479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (500:500:500))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (269:269:269) (340:340:340))
        (PORT datad (669:669:669) (637:637:637))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (716:716:716))
        (PORT datab (386:386:386) (377:377:377))
        (PORT datac (246:246:246) (326:326:326))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1007:1007:1007) (990:990:990))
        (PORT datad (1086:1086:1086) (1094:1094:1094))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (321:321:321) (413:413:413))
        (PORT datad (711:711:711) (699:699:699))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (943:943:943))
        (PORT datac (1305:1305:1305) (1279:1279:1279))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1707:1707:1707))
        (PORT datab (1173:1173:1173) (1199:1199:1199))
        (PORT datac (939:939:939) (878:878:878))
        (PORT datad (1212:1212:1212) (1130:1130:1130))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1081:1081:1081) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (406:406:406))
        (PORT datab (298:298:298) (388:388:388))
        (PORT datac (278:278:278) (371:371:371))
        (PORT datad (285:285:285) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (1001:1001:1001) (993:993:993))
        (PORT datad (1303:1303:1303) (1272:1272:1272))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1081:1081:1081) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (404:404:404))
        (PORT datac (274:274:274) (370:370:370))
        (PORT datad (285:285:285) (366:366:366))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (703:703:703) (690:690:690))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1081:1081:1081) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (284:284:284) (378:378:378))
        (PORT datad (279:279:279) (359:359:359))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (748:748:748))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (279:279:279) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1081:1081:1081) (1038:1038:1038))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (411:411:411))
        (PORT datab (296:296:296) (385:385:385))
        (PORT datac (275:275:275) (368:368:368))
        (PORT datad (287:287:287) (368:368:368))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (302:302:302) (392:392:392))
        (PORT datac (282:282:282) (376:376:376))
        (PORT datad (1104:1104:1104) (1115:1115:1115))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (743:743:743))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2138:2138:2138) (2161:2161:2161))
        (PORT datad (1105:1105:1105) (1117:1117:1117))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1704:1704:1704))
        (PORT datab (1164:1164:1164) (1189:1189:1189))
        (PORT datac (940:940:940) (879:879:879))
        (PORT datad (1210:1210:1210) (1127:1127:1127))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (284:284:284) (378:378:378))
        (PORT datad (280:280:280) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (745:745:745))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1104:1104:1104) (1116:1116:1116))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (744:744:744))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1105:1105:1105) (1116:1116:1116))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (406:406:406))
        (PORT datab (299:299:299) (389:389:389))
        (PORT datac (279:279:279) (372:372:372))
        (PORT datad (284:284:284) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (739:739:739))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (354:354:354) (344:344:344))
        (PORT datad (1106:1106:1106) (1118:1118:1118))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1311:1311:1311))
        (PORT datab (2609:2609:2609) (2592:2592:2592))
        (PORT datac (229:229:229) (265:265:265))
        (PORT datad (771:771:771) (779:779:779))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1309:1309:1309))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (228:228:228) (264:264:264))
        (PORT datad (426:426:426) (449:449:449))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (759:759:759))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (947:947:947))
        (PORT datab (959:959:959) (957:957:957))
        (PORT datac (1302:1302:1302) (1276:1276:1276))
        (PORT datad (429:429:429) (455:455:455))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1339:1339:1339) (1271:1271:1271))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1316:1316:1316))
        (PORT datab (288:288:288) (358:358:358))
        (PORT datac (232:232:232) (269:269:269))
        (PORT datad (753:753:753) (766:766:766))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (1343:1343:1343) (1309:1309:1309))
        (PORT ena (1339:1339:1339) (1271:1271:1271))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1317:1317:1317))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (233:233:233) (269:269:269))
        (PORT datad (718:718:718) (726:726:726))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2630:2630:2630) (2607:2607:2607))
        (PORT datad (923:923:923) (906:906:906))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1605:1605:1605) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (496:496:496))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (438:438:438) (456:456:456))
        (PORT datad (424:424:424) (448:448:448))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (526:526:526))
        (PORT datab (1227:1227:1227) (1177:1177:1177))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (380:380:380))
        (PORT datab (386:386:386) (377:377:377))
        (PORT datad (661:661:661) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1563:1563:1563))
        (PORT datac (1058:1058:1058) (1048:1048:1048))
        (PORT datad (1589:1589:1589) (1537:1537:1537))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (380:380:380) (370:370:370))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (740:740:740))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1595:1595:1595) (1561:1561:1561))
        (PORT datad (1644:1644:1644) (1595:1595:1595))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (271:271:271))
        (PORT datab (718:718:718) (677:677:677))
        (PORT datac (548:548:548) (511:511:511))
        (PORT datad (218:218:218) (241:241:241))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (283:283:283))
        (PORT datab (683:683:683) (648:648:648))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (662:662:662) (630:630:630))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1563:1563:1563))
        (PORT datab (727:727:727) (687:687:687))
        (PORT datac (379:379:379) (362:362:362))
        (PORT datad (232:232:232) (252:252:252))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (393:393:393))
        (PORT datab (375:375:375) (364:364:364))
        (PORT datac (591:591:591) (541:541:541))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1339:1339:1339) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT asdata (1112:1112:1112) (1115:1115:1115))
        (PORT ena (1339:1339:1339) (1271:1271:1271))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT asdata (623:623:623) (692:692:692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT asdata (623:623:623) (691:691:691))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (4072:4072:4072) (4344:4344:4344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT asdata (625:625:625) (694:694:694))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4121:4121:4121) (4384:4384:4384))
        (PORT datad (4100:4100:4100) (4368:4368:4368))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst1\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (3675:3675:3675) (3918:3918:3918))
        (PORT datad (198:198:198) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst2\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (659:659:659))
        (PORT datab (4117:4117:4117) (4380:4380:4380))
        (PORT datad (4098:4098:4098) (4366:4366:4366))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2711:2711:2711) (2572:2572:2572))
        (PORT datac (2462:2462:2462) (2373:2373:2373))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2710:2710:2710) (2571:2571:2571))
        (PORT datac (2462:2462:2462) (2373:2373:2373))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (427:427:427))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (304:304:304) (383:383:383))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (430:430:430))
        (PORT datac (296:296:296) (388:388:388))
        (PORT datad (299:299:299) (378:378:378))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (429:429:429))
        (PORT datac (299:299:299) (392:392:392))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (428:428:428))
        (PORT datac (300:300:300) (393:393:393))
        (PORT datad (302:302:302) (382:382:382))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (295:295:295) (388:388:388))
        (PORT datad (299:299:299) (378:378:378))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (428:428:428))
        (PORT datac (301:301:301) (394:394:394))
        (PORT datad (303:303:303) (383:383:383))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (428:428:428))
        (PORT datac (301:301:301) (394:394:394))
        (PORT datad (304:304:304) (383:383:383))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (742:742:742))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (406:406:406))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux67\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (733:733:733))
        (PORT datab (328:328:328) (411:411:411))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (231:231:231) (257:257:257))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (422:422:422) (446:446:446))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux64\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (502:502:502))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (357:357:357) (339:339:339))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (345:345:345))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux59\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (702:702:702) (684:684:684))
        (PORT datac (748:748:748) (769:769:769))
        (PORT datad (774:774:774) (791:791:791))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (486:486:486))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (701:701:701) (683:683:683))
        (PORT datac (748:748:748) (769:769:769))
        (PORT datad (775:775:775) (793:793:793))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (805:805:805))
        (PORT datab (701:701:701) (682:682:682))
        (PORT datac (353:353:353) (342:342:342))
        (PORT datad (777:777:777) (795:795:795))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (805:805:805))
        (PORT datab (701:701:701) (682:682:682))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (776:776:776) (794:794:794))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (837:837:837))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (748:748:748) (769:769:769))
        (PORT datad (672:672:672) (648:648:648))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4348:4348:4348))
        (PORT ena (1318:1318:1318) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (485:485:485))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (236:236:236) (312:312:312))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (422:422:422) (445:445:445))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (727:727:727) (685:685:685))
        (PORT datac (631:631:631) (610:610:610))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux71\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (379:379:379))
        (PORT datab (329:329:329) (412:412:412))
        (PORT datad (229:229:229) (255:255:255))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4627:4627:4627) (4372:4372:4372))
        (PORT ena (1012:1012:1012) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (731:731:731))
        (PORT datab (328:328:328) (410:410:410))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (690:690:690))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (386:386:386) (368:368:368))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (693:693:693))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|preStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (1298:1298:1298) (1288:1288:1288))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (415:415:415) (443:443:443))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (956:956:956))
        (PORT datab (274:274:274) (348:348:348))
        (PORT datad (413:413:413) (439:439:439))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (337:337:337))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (381:381:381))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (253:253:253) (335:335:335))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (382:382:382))
        (PORT datab (297:297:297) (386:386:386))
        (PORT datac (253:253:253) (335:335:335))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (388:388:388))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (482:482:482))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (299:299:299))
        (PORT datab (389:389:389) (381:381:381))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (460:460:460))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (431:431:431) (404:404:404))
        (PORT datad (210:210:210) (239:239:239))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (452:452:452))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (297:297:297))
        (PORT datab (429:429:429) (402:402:402))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (485:485:485))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datab (242:242:242) (277:277:277))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (435:435:435))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (383:383:383))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (394:394:394))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (397:397:397) (434:434:434))
        (PORT datad (413:413:413) (436:436:436))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (957:957:957))
        (PORT datab (274:274:274) (348:348:348))
        (PORT datad (385:385:385) (363:363:363))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (690:690:690))
        (PORT datab (293:293:293) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (529:529:529))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (415:415:415))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux72\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (451:451:451) (501:501:501))
        (PORT datad (297:297:297) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (396:396:396))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux75\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (486:486:486) (531:531:531))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (299:299:299) (381:381:381))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (317:317:317) (402:402:402))
        (PORT datac (283:283:283) (369:369:369))
        (PORT datad (697:697:697) (700:700:700))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (397:397:397))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux74\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (281:281:281))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (449:449:449) (499:499:499))
        (PORT datad (299:299:299) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4541:4541:4541) (4301:4301:4301))
        (PORT ena (1832:1832:1832) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (748:748:748))
        (PORT datab (327:327:327) (415:415:415))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (288:288:288) (366:366:366))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (742:742:742))
        (PORT datab (312:312:312) (395:395:395))
        (PORT datac (448:448:448) (498:498:498))
        (PORT datad (299:299:299) (381:381:381))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1423:1423:1423))
        (PORT datab (803:803:803) (836:836:836))
        (PORT datac (722:722:722) (734:734:734))
        (PORT datad (720:720:720) (730:730:730))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (403:403:403))
        (PORT datab (312:312:312) (395:395:395))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (860:860:860) (798:798:798))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DC_Flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4408:4408:4408) (4584:4584:4584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (507:507:507))
        (PORT datab (375:375:375) (367:367:367))
        (PORT datac (412:412:412) (445:445:445))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (745:745:745))
        (PORT datab (326:326:326) (414:414:414))
        (PORT datac (282:282:282) (368:368:368))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (398:398:398))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (449:449:449) (499:499:499))
        (PORT datad (864:864:864) (801:801:801))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (811:811:811))
        (PORT datab (955:955:955) (950:950:950))
        (PORT datac (1020:1020:1020) (1012:1012:1012))
        (PORT datad (1184:1184:1184) (1213:1213:1213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (577:577:577))
        (PORT datab (800:800:800) (834:834:834))
        (PORT datac (770:770:770) (808:808:808))
        (PORT datad (762:762:762) (781:781:781))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (3716:3716:3716) (3926:3926:3926))
        (PORT datad (656:656:656) (624:624:624))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (961:961:961) (1028:1028:1028))
        (PORT ena (1050:1050:1050) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT asdata (1328:1328:1328) (1299:1299:1299))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (851:851:851))
        (PORT datad (775:775:775) (802:802:802))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1260:1260:1260))
        (PORT datab (841:841:841) (862:862:862))
        (PORT datad (754:754:754) (785:785:785))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1270:1270:1270))
        (PORT datab (837:837:837) (856:856:856))
        (PORT datac (1029:1029:1029) (1022:1022:1022))
        (PORT datad (761:761:761) (793:793:793))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (816:816:816))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1172:1172:1172))
        (PORT datac (997:997:997) (979:979:979))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1270:1270:1270))
        (PORT datab (835:835:835) (854:854:854))
        (PORT datac (1030:1030:1030) (1022:1022:1022))
        (PORT datad (761:761:761) (793:793:793))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (790:790:790) (794:794:794))
        (PORT datac (3882:3882:3882) (4118:4118:4118))
        (PORT datad (722:722:722) (736:736:736))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (414:414:414))
        (PORT datab (790:790:790) (794:794:794))
        (PORT datac (3883:3883:3883) (4119:4119:4119))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (983:983:983) (937:937:937))
        (PORT sload (1392:1392:1392) (1454:1454:1454))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3941:3941:3941) (4187:4187:4187))
        (PORT datab (713:713:713) (739:739:739))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1628:1628:1628) (1591:1591:1591))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (865:865:865))
        (PORT datad (218:218:218) (242:242:242))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1392:1392:1392) (1454:1454:1454))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1077:1077:1077) (1084:1084:1084))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1267:1267:1267))
        (PORT datab (838:838:838) (857:857:857))
        (PORT datac (1028:1028:1028) (1020:1020:1020))
        (PORT datad (759:759:759) (791:791:791))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (283:283:283))
        (PORT datab (840:840:840) (859:859:859))
        (PORT datac (750:750:750) (771:771:771))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1392:1392:1392) (1454:1454:1454))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1404:1404:1404) (1400:1400:1400))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (759:759:759))
        (PORT datab (4701:4701:4701) (4973:4973:4973))
        (PORT datac (901:901:901) (811:811:811))
        (PORT datad (703:703:703) (701:701:701))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1266:1266:1266))
        (PORT datab (838:838:838) (858:858:858))
        (PORT datac (1027:1027:1027) (1019:1019:1019))
        (PORT datad (758:758:758) (790:790:790))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1265:1265:1265))
        (PORT datab (839:839:839) (858:858:858))
        (PORT datac (1026:1026:1026) (1018:1018:1018))
        (PORT datad (758:758:758) (789:789:789))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (722:722:722) (735:735:735))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1172:1172:1172))
        (PORT datac (997:997:997) (979:979:979))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1005:1005:1005) (959:959:959))
        (PORT sload (1392:1392:1392) (1454:1454:1454))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1242:1242:1242) (1272:1272:1272))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (393:393:393))
        (PORT datac (725:725:725) (724:724:724))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1370:1370:1370))
        (PORT datab (4745:4745:4745) (5033:5033:5033))
        (PORT datac (716:716:716) (739:739:739))
        (PORT datad (286:286:286) (367:367:367))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (691:691:691) (689:689:689))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (411:411:411))
        (PORT datad (689:689:689) (688:688:688))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1353:1353:1353))
        (PORT datab (4742:4742:4742) (5029:5029:5029))
        (PORT datac (721:721:721) (745:745:745))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1260:1260:1260))
        (PORT datac (1022:1022:1022) (1014:1014:1014))
        (PORT datad (754:754:754) (785:785:785))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (817:817:817))
        (PORT datab (846:846:846) (867:867:867))
        (PORT datac (955:955:955) (937:937:937))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1326:1326:1326) (1305:1305:1305))
        (PORT sload (1392:1392:1392) (1454:1454:1454))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1069:1069:1069) (1075:1075:1075))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (678:678:678))
        (PORT datab (510:510:510) (535:535:535))
        (PORT datad (739:739:739) (753:753:753))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (545:545:545))
        (PORT datab (1330:1330:1330) (1227:1227:1227))
        (PORT datad (711:711:711) (711:711:711))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4708:4708:4708) (4981:4981:4981))
        (PORT datac (725:725:725) (724:724:724))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (821:821:821))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (392:392:392) (374:374:374))
        (PORT datad (403:403:403) (423:423:423))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (549:549:549))
        (PORT datab (1232:1232:1232) (1138:1138:1138))
        (PORT datac (725:725:725) (724:724:724))
        (PORT datad (711:711:711) (712:712:712))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4710:4710:4710) (4984:4984:4984))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1192:1192:1192))
        (PORT datab (4700:4700:4700) (4971:4971:4971))
        (PORT datac (740:740:740) (748:748:748))
        (PORT datad (699:699:699) (717:717:717))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (769:769:769))
        (PORT datab (779:779:779) (783:783:783))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (706:706:706) (703:703:703))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (543:543:543))
        (PORT datab (4710:4710:4710) (4984:4984:4984))
        (PORT datac (914:914:914) (833:833:833))
        (PORT datad (710:710:710) (709:709:709))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datac (744:744:744) (752:752:752))
        (PORT datad (706:706:706) (704:704:704))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (783:783:783) (789:789:789))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (406:406:406))
        (PORT datac (719:719:719) (743:743:743))
        (PORT datad (687:687:687) (685:685:685))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (4743:4743:4743) (5030:5030:5030))
        (PORT datac (1264:1264:1264) (1165:1165:1165))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (464:464:464))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (473:473:473) (505:505:505))
        (PORT datad (740:740:740) (753:753:753))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (781:781:781))
        (PORT datad (1158:1158:1158) (1059:1059:1059))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (729:729:729))
        (PORT datab (4740:4740:4740) (5026:5026:5026))
        (PORT datac (680:680:680) (672:672:672))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1090:1090:1090))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (718:718:718) (741:741:741))
        (PORT datad (4694:4694:4694) (4993:4993:4993))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (731:731:731))
        (PORT datab (326:326:326) (414:414:414))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (4687:4687:4687) (4984:4984:4984))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (PORT datab (509:509:509) (536:536:536))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (438:438:438) (476:476:476))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (786:786:786))
        (PORT datac (1831:1831:1831) (1760:1760:1760))
        (PORT datad (690:690:690) (689:689:689))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (4739:4739:4739) (5025:5025:5025))
        (PORT datac (726:726:726) (750:750:750))
        (PORT datad (293:293:293) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1199:1199:1199))
        (PORT datab (4738:4738:4738) (5024:5024:5024))
        (PORT datac (726:726:726) (750:750:750))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (511:511:511) (538:538:538))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (666:666:666) (658:658:658))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (438:438:438) (477:477:477))
        (PORT datad (437:437:437) (465:465:465))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1098:1098:1098) (1103:1103:1103))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (902:902:902))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (835:835:835))
        (PORT datab (803:803:803) (837:837:837))
        (PORT datac (771:771:771) (810:810:810))
        (PORT datad (635:635:635) (590:590:590))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1325:1325:1325) (1307:1307:1307))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (972:972:972) (944:944:944))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (828:828:828))
        (PORT datab (808:808:808) (842:842:842))
        (PORT datac (773:773:773) (811:811:811))
        (PORT datad (633:633:633) (588:588:588))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1327:1327:1327) (1308:1308:1308))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (934:934:934))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (849:849:849))
        (PORT datab (758:758:758) (768:768:768))
        (PORT datac (1381:1381:1381) (1378:1378:1378))
        (PORT datad (770:770:770) (796:796:796))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (441:441:441) (479:479:479))
        (PORT datad (434:434:434) (462:462:462))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1111:1111:1111) (1117:1117:1117))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (940:940:940) (915:915:915))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (850:850:850))
        (PORT datab (804:804:804) (838:838:838))
        (PORT datac (724:724:724) (736:736:736))
        (PORT datad (762:762:762) (794:794:794))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (767:767:767))
        (PORT datab (4698:4698:4698) (4969:4969:4969))
        (PORT datac (1845:1845:1845) (1760:1760:1760))
        (PORT datad (705:705:705) (703:703:703))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (772:772:772))
        (PORT datab (782:782:782) (786:786:786))
        (PORT datac (1847:1847:1847) (1762:1762:1762))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1035:1035:1035))
        (PORT datab (754:754:754) (774:774:774))
        (PORT datad (4695:4695:4695) (4993:4993:4993))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (432:432:432))
        (PORT datab (4702:4702:4702) (4973:4973:4973))
        (PORT datac (737:737:737) (744:744:744))
        (PORT datad (705:705:705) (702:702:702))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (295:295:295) (377:377:377))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (545:545:545))
        (PORT datab (4709:4709:4709) (4983:4983:4983))
        (PORT datac (1212:1212:1212) (1119:1119:1119))
        (PORT datad (710:710:710) (710:710:710))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (771:771:771))
        (PORT datab (377:377:377) (369:369:369))
        (PORT datac (745:745:745) (753:753:753))
        (PORT datad (706:706:706) (704:704:704))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1360:1360:1360))
        (PORT datab (4743:4743:4743) (5031:5031:5031))
        (PORT datac (719:719:719) (742:742:742))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1070:1070:1070) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (605:605:605))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (439:439:439) (475:475:475))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (500:500:500))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (439:439:439) (478:478:478))
        (PORT datad (437:437:437) (465:465:465))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1075:1075:1075) (1081:1081:1081))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT asdata (1292:1292:1292) (1273:1273:1273))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (838:838:838))
        (PORT datab (801:801:801) (834:834:834))
        (PORT datac (771:771:771) (809:809:809))
        (PORT datad (637:637:637) (595:595:595))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (499:499:499))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (439:439:439) (478:478:478))
        (PORT datad (438:438:438) (466:466:466))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1111:1111:1111) (1115:1115:1115))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT asdata (1281:1281:1281) (1260:1260:1260))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (839:839:839))
        (PORT datab (800:800:800) (834:834:834))
        (PORT datac (770:770:770) (809:809:809))
        (PORT datad (637:637:637) (595:595:595))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (500:500:500))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (440:440:440) (478:478:478))
        (PORT datad (437:437:437) (465:465:465))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1093:1093:1093) (1111:1111:1111))
        (PORT sload (1412:1412:1412) (1480:1480:1480))
        (PORT ena (1036:1036:1036) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (928:928:928) (900:900:900))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (371:371:371))
        (PORT datab (300:300:300) (389:389:389))
        (PORT datad (262:262:262) (340:340:340))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|LCD_EN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4581:4581:4581) (4331:4331:4331))
        (PORT ena (915:915:915) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (850:850:850))
        (PORT datab (410:410:410) (402:402:402))
        (PORT datad (764:764:764) (783:783:783))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (961:961:961) (930:930:930))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4603:4603:4603) (4350:4350:4350))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (3712:3712:3712) (3948:3948:3948))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1088:1088:1088) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (698:698:698))
      )
    )
  )
)
