#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu May  9 15:30:51 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4019: Port 'data_modulus[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[24]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[25]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[26]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[27]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[28]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[29]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[30]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_modulus[31]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'data_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: fft_top_inst/asyn_fifo_inst/m0/ram/iGopDrm, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 9016.
1st GP placement takes 3.22 sec.

Phase 1.2 Clock placement started.
Mapping instance sys_clk_ibuf/opit_1 to IOL_7_205.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.34 sec.

Pre global placement takes 5.31 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_205.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 990581.
	8 iterations finished.
	Final slack 994609.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 2.95 sec.

Wirelength after global placement is 9678.
Global placement takes 2.98 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 15460.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 990581.
	8 iterations finished.
	Final slack 994609.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 3.17 sec.

Wirelength after post global placement is 11434.
Post global placement takes 3.17 sec.

Phase 4 Legalization started.
The average distance in LP is 1.428678.
Wirelength after legalization is 13497.
Legalization takes 0.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994597.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 13497.
Phase 5.2 DP placement started.
Legalized cost 994597.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.06 sec.

Wirelength after detailed placement is 13497.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 994597, TNS after placement is 0.
Placement done.
Total placement takes 12.30 sec.
Finished placement. (CPU time elapsed 0h:00m:12s)

Routing started.
Building routing graph takes 1.53 sec.
Worst slack is 994597, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	116.461245 M.
Total nets for routing : 2554.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 44 at the end of iteration 0.
Unrouted nets 18 at the end of iteration 1.
Unrouted nets 14 at the end of iteration 2.
Unrouted nets 10 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 3 processed 93 nets, it takes 0.06 sec.
Global routing takes 0.09 sec.
Total 2705 subnets.
    forward max bucket size 636 , backward 50.
        Unrouted nets 1664 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.250000 sec.
    forward max bucket size 52 , backward 39.
        Unrouted nets 1370 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.140625 sec.
    forward max bucket size 35 , backward 42.
        Unrouted nets 1073 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.125000 sec.
    forward max bucket size 48 , backward 53.
        Unrouted nets 837 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.109375 sec.
    forward max bucket size 37 , backward 47.
        Unrouted nets 611 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.078125 sec.
    forward max bucket size 40 , backward 45.
        Unrouted nets 435 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.062500 sec.
    forward max bucket size 35 , backward 48.
        Unrouted nets 309 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 58.
        Unrouted nets 203 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 68.
        Unrouted nets 116 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 60.
        Unrouted nets 82 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 23.
        Unrouted nets 47 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 22.
        Unrouted nets 37 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 20.
        Unrouted nets 25 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 31.
        Unrouted nets 16 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 15 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 29.
        Unrouted nets 12 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 26.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 22.
        Unrouted nets 7 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 0 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
Detailed routing takes 19 iterations
C: Route-2036: The clock path from clk_12M/opit_0_inv_L5Q:Q to cnt_data[0]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 1.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.19 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 246.
Incremental timing analysis takes 0.16 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 36.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.73 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 17922.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.34 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 8        | 84            | 10                 
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 222      | 6450          | 4                  
|   FF                     | 791      | 38700         | 3                  
|   LUT                    | 727      | 25800         | 3                  
|   LUT-FF pairs           | 340      | 25800         | 2                  
| Use of CLMS              | 150      | 4250          | 4                  
|   FF                     | 402      | 25500         | 2                  
|   LUT                    | 511      | 17000         | 4                  
|   LUT-FF pairs           | 164      | 17000         | 1                  
|   Distributed RAM        | 82       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 5.5      | 134           | 5                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 164      | 6672          | 3                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 35       | 296           | 12                 
|   IOBD                   | 0        | 64            | 0                  
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 33       | 161           | 21                 
|   IOBS_TB                | 0        | 56            | 0                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 35       | 400           | 9                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'audio_fft_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:23s)
Action pnr: Real time elapsed is 0h:0m:26s
Action pnr: CPU time elapsed is 0h:0m:24s
Action pnr: Process CPU time elapsed is 0h:0m:24s
Current time: Thu May  9 15:31:15 2024
Action pnr: Peak memory pool usage is 803 MB
