
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






typedef int uint32_t ;
struct amdgpu_device {int pg_flags; } ;


 int AMD_PG_SUPPORT_VCN ;
 int RREG32_SOC15 (int ,int ,int ) ;
 int SOC15_WAIT_ON_RREG (int ,int ,int ,int ,int,int) ;
 int UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON ;
 int UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT ;
 int UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON ;
 int UVD_POWER_STATUS__UVD_PG_EN_MASK ;
 int VCN ;
 int WREG32_SOC15 (int ,int ,int ,int) ;
 int mmUVD_PGFSM_CONFIG ;
 int mmUVD_PGFSM_STATUS ;
 int mmUVD_POWER_STATUS ;

__attribute__((used)) static void vcn_1_0_disable_static_power_gating(struct amdgpu_device *adev)
{
 uint32_t data = 0;
 int ret;

 if (adev->pg_flags & AMD_PG_SUPPORT_VCN) {
  data = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT
   | 2 << UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT);

  WREG32_SOC15(VCN, 0, mmUVD_PGFSM_CONFIG, data);
  SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON, 0xFFFFFF, ret);
 } else {
  data = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT
   | 1 << UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT);
  WREG32_SOC15(VCN, 0, mmUVD_PGFSM_CONFIG, data);
  SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, 0, 0xFFFFFFFF, ret);
 }



 data = RREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS);
 data &= ~0x103;
 if (adev->pg_flags & AMD_PG_SUPPORT_VCN)
  data |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON | UVD_POWER_STATUS__UVD_PG_EN_MASK;

 WREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS, data);
}
