/filespace/c/cli649/ece552/Project/demo2/verilog/proc_hier.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/proc_hier.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/execute.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/execute.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module execute

Top level modules:
	execute

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/Reg_enable_control.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/Reg_enable_control.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module Reg_enable_control

Top level modules:
	Reg_enable_control

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/ALU_cntrl.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/ALU_cntrl.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module ALU_cntrl

Top level modules:
	ALU_cntrl

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/branch_comp.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/branch_comp.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module branch_comp

Top level modules:
	branch_comp

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/MEM_WBReg.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/MEM_WBReg.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module MEM_WB_Reg

Top level modules:
	MEM_WB_Reg

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/shifter.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/shifter.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/ID_EX_Reg.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/ID_EX_Reg.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module ID_EX_Reg

Top level modules:
	ID_EX_Reg

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/mux4_1_RegWrite.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/mux4_1_RegWrite.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module mux4_1_RegWrite

Top level modules:
	mux4_1_RegWrite

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/fullAdder1b.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/fullAdder1b.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module fullAdder1b

Top level modules:
	fullAdder1b

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/B16register.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/B16register.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module B16register

Top level modules:
	B16register

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/B8register.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/B8register.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module B8register

Top level modules:
	B8register

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/IF_ID_Reg.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/IF_ID_Reg.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module IF_ID_Reg

Top level modules:
	IF_ID_Reg

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/shift_right_logic.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/shift_right_logic.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module shift_right_logic

Top level modules:
	shift_right_logic

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/shift_left.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/shift_left.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module shift_left

Top level modules:
	shift_left

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/rf.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/rf.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module rf

Top level modules:
	rf

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/dff.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/dff.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module dff

Top level modules:
	dff

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/EX_MEMReg.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/EX_MEMReg.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module EX_MEM_Reg

Top level modules:
	EX_MEM_Reg

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/rotate_left.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/rotate_left.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module rotate_left

Top level modules:
	rotate_left

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/rf_bypass.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/rf_bypass.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module rf_bypass

Top level modules:
	rf_bypass

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/memory.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/memory.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module memory

Top level modules:
	memory

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/cla16b.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/cla16b.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module cla16b

Top level modules:
	cla16b

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/proc_hier_bench.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/proc_hier_bench.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/alu.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/alu.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/xor2.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/xor2.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module xor2

Top level modules:
	xor2

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/or2.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/or2.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module or2

Top level modules:
	or2

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/clkrst.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/clkrst.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/proc.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/proc.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module proc

Top level modules:
	proc

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/decode.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/decode.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module decode

Top level modules:
	decode

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/rotate_right.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/rotate_right.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module rotate_right

Top level modules:
	rotate_right

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/or3.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/or3.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module or3

Top level modules:
	or3

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/Register.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/Register.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module rotate_left

Top level modules:
	rotate_left

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/and2.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/and2.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module and2

Top level modules:
	and2

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/memory2c.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/memory2c.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/memory2c.syn.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/memory2c.syn.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/err_check.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/err_check.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module err_check

Top level modules:
	err_check

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/and3.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/and3.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module and3

Top level modules:
	and3

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/cla4b.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/cla4b.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module cla4b

Top level modules:
	cla4b

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/B1register.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/B1register.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module B1register

Top level modules:
	B1register

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/extend.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/extend.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module extend

Top level modules:
	extend

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/wb.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/wb.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module wb

Top level modules:
	wb

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/not1.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/not1.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module not1

Top level modules:
	not1

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/fetch.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/fetch.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} /filespace/c/cli649/ece552/Project/demo2/verilog/B3register.v {1 {vlog -work work -vopt -stats=none /filespace/c/cli649/ece552/Project/demo2/verilog/B3register.v
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module B3register

Top level modules:
	B3register

} {} {}}
