// Seed: 397010213
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wire id_3
    , id_6,
    output wire id_4
);
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_9 = 32'd2
) (
    output tri0 id_0,
    output tri1 _id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input wire id_8,
    output tri1 _id_9
);
  logic id_11;
  ;
  logic [id_1 : id_9] id_12;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4,
      id_8,
      id_3
  );
  assign modCall_1.id_3 = 0;
  assign id_9 = id_2;
  parameter id_13 = 1 > 1;
  assign id_0 = -1;
  wire id_14;
  ;
endmodule
