<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Shivakumar V - Journey in Smart Prosthetics and VLSI</title>
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/css/bootstrap.min.css">
</head>
<body>

    <header class="bg-primary text-white text-center py-5">
        <h1>Shivakumar V</h1>
        <h2>Welcome to My Journey</h2>
        <p class="lead">From Concept to Reality: My Journey in Smart Prosthetics, VLSI, and Intent Recognition</p>
    </header>

    <section id="introduction" class="py-5">
        <div class="container">
            <h2 class="text-center mb-4">Introduction</h2>
            <p>Welcome to a world where technology meets human resilience! As a PhD scholar and a proud user of a prosthetic hand, I am dedicated to transforming the future of prosthetics through innovation. Join me as I explore the cutting-edge realms of VLSI, intent recognition, and smart prosthetics. Together, we will dive into breakthroughs aimed at creating prosthetics that not only assist but truly enhance the human experience. Follow my journey of discovery, innovation, and passion as we reshape the future of prosthetic technology!</p>
        </div>
    </section>

    <section id="about" class="py-5 bg-light">
        <div class="container">
            <h2 class="text-center mb-4">About Me</h2>
            <p>Hi, I'm Shivakumar V, a PhD scholar in Product Design and Engineering at the Department of Design and Manufacturing (DnM, formerly CPDM) at IISc Bangalore. My personal experience as a prosthetic hand user fuels my commitment to developing smarter, more accessible prosthetics. In this space, I share my journey and insights into the cutting-edge innovations at the intersection of Smart Prosthetics, VLSI, and Intent Recognition. My mission is to bridge the gap between human intent and technology, crafting solutions that enhance everyday life while being affordable for underprivileged communities.</p>
        </div>
    </section>

    <section id="research-interests" class="py-5">
        <div class="container">
            <h2 class="text-center mb-4">Research Interests</h2>
            <ul>
                <li><strong>VLSI Design:</strong> Explore how cutting-edge technology can push the boundaries of processing speeds while conserving power.</li>
                <li><strong>Smart Prosthetics:</strong> Focus on developing innovative prosthetics that integrate advanced technologies for enhanced functionality.</li>
                <li><strong>Haptics:</strong> Investigate tactile feedback systems to improve user experience in prosthetics and other applications.</li>
                <li><strong>Product Design:</strong> Aim to create user-centric products that marry form and function, promoting accessibility and usability.</li>
            </ul>
        </div>
    </section>

    <section id="skills" class="py-5 bg-light">
        <div class="container">
            <h2 class="text-center mb-4">Skills</h2>
            <ul>
                <li>PCB Design (ORCAD Capture)</li>
                <li>Intent Recognition</li>
                <li>Digital Design, SoC Architecture design</li>
                <li>Physical Design, Static Timing Analysis</li>
                <li>Machine Learning, GAN’s</li>
                <li>Electromyography (EMG), Electroencephalography (EEG)</li>
                <li>Verilog Modeling</li>
                <li>UVM Testbench Methodology</li>
                <li>Convolutional Neural Networks (CNN)</li>
                <li>Image Detection and Classification</li>
                <li>Multi-Voltage Techniques</li>
                <li>C, Python and Perl scripting</li>
            </ul>
        </div>
    </section>

    <section id="experience" class="py-5">
        <div class="container">
            <h2 class="text-center mb-4">Professional Experience</h2>

            <h4>Project Engineer - Bharat Electronics Limited, Bangalore</h4>
            <p><em>June 2022 - December 2022</em></p>
            <p>As a Project Engineer, I developed radar systems and gun fire control systems for the Indian Navy, enhancing safety measures. I specialized in PCB design using ORCAD Capture, creating intricate circuit boards vital for system reliability. Additionally, I worked on servo motor control systems, ensuring accurate operation of defense equipment. My role included detailed documentation of design processes and testing protocols, adhering to stringent quality standards. This experience highlighted the importance of integrating technology with the safety needs of our servicemen and women.</p>

            <h4>Trainee Engineer - Bharat Electronics Limited, Bangalore</h4>
            <p><em>March 2021 - May 2022</em></p>
            <p>As a Trainee Engineer in the radar systems and gun fire control system team within the Department of Naval Systems, I contributed to the servo motor control system of the GFCS called Lynx U2. This system, designed and developed by Bharat Electronics Limited, plays a crucial role in ensuring safety for the Indian Navy against air and ship threats. My work involved hands-on experience with advanced technologies, PCB design, Visio drawings, and documentation. I also utilized the SAP PLM module for effective project management, demonstrating my commitment to enhancing national security through innovative engineering solutions.</p>

            <h4>Trainee Engineer - KriSemi Design Technologies Pvt Ltd, Bangalore</h4>
            <p><em>August 2019 - August 2020</em></p>
            <p>Engaged in pioneering projects that merged technology with innovation. I worked on the "Design and Validation of AI-IPs on FPGA," focusing on leveraging Verilog modeling to implement Convolutional Neural Networks (CNN) for image detection and classification. This project enhanced my technical skills and ignited my passion for AI and its transformative potential in hardware applications.</p>

            <h4>Graduate Engineering Trainee - Bharat Heavy Electricals Limited (BHEL-ESD), Bangalore</h4>
            <p><em>July 2018 - September 2018</em></p>
            <p>During my tenure at BHEL-ESD, I undertook the critical role of managing and documenting processes within the assembly unit of the Electronics Systems Division. This experience allowed me to hone my organizational and management skills, ensuring the seamless operation of complex assembly workflows. I learned the significance of meticulous documentation in maintaining quality standards and efficiency in high-stakes environments, laying a strong foundation for my engineering career.</p>
        </div>
    </section>

    <section id="projects" class="py-5 bg-light">
        <div class="container">
            <h2 class="text-center mb-4">Academic Projects</h2>
            <ul>
                <li><strong>Solar Piezo Hybrid Power Charging System:</strong> The aim of this project was to harness renewable energy sources for smart battery charging. By integrating solar panels and piezoelectric materials that generate power from footstep pressure, I developed a hybrid charging system that promotes sustainability. This innovative approach to energy collection highlighted the importance of eco-friendly solutions in modern technology.</li>
                <li><strong>Analysis of Power Dissipations for Circuits Using Multi-Voltage Techniques:</strong> In my M.Tech mini project, I investigated multilevel voltage scaling techniques, applying them to reduce overall power consumption in circuit designs. This project involved optimizing voltage domains across various components to maintain performance while minimizing energy waste—a critical aspect of VLSI design.</li>
                <li><strong>Design and validation of Artificial Intelligence (AI) – Intellectual Properties (IPs) on FPGA:</strong> This project focused on implementing Convolutional Neural Networks (CNN) on FPGA for real-time image recognition and classification. Leveraging artificial intelligence, I developed solutions aimed at transforming industries like healthcare and security. The primary objective was to detect and identify images from specified datasets using Verilog modeling, applying CNN principles on FPGA. This endeavor not only enhanced my technical skills but also deepened my passion for creating intelligent systems that learn and adapt, paving the way for technology that aligns seamlessly with human needs.</li>
                <li><strong>Design and Verification of 32-Bit Pipelined RISC Architecture:</strong> This project revolved around designing an efficient 32-bit RISC processor using Verilog modeling and UVM testbench methodology. My focus was to enhance processor speed while minimizing power consumption. By implementing key components such as the ALU, bank registers, and memory blocks, I constructed a pipelined architecture that ensures efficient instruction execution. Using UVM for verification, I validated the design’s functionality and reliability, demonstrating my commitment to high-quality engineering practices.</li>
            </ul>
        </div>
    </section>

    <section id="publications" class="py-5">
        <div class="container">
            <h2 class="text-center mb-4">Publications</h2>
            <ul>
                <li><strong>Understanding Computer Architecture and Instruction Set Architecture (ISA):</strong> In my publication, I explored the significance of RISC as a pivotal Instruction Set Architecture, particularly in mobile processors due to its streamlined instruction set. The paper details the implementation of a 32-bit pipelined RISC processor, emphasizing the design and verification processes, including ALU design, control paths, and finite state machine (FSM) understanding. This work not only contributed to my academic growth but also aimed to inspire future innovations in processor design.</li>
            </ul>
        </div>
    </section>

    <section id="courses" class="py-5 bg-light">
        <div class="container">
            <h2 class="text-center mb-4">Courses Taken</h2>
            <ul>
                <li>Digital Signal Processing (DSP)</li>
                <li>Basics of Computation</li>
                <li>AI, Data Science, and Machine Learning for Product Design</li>
                <li>Design for Research and Methodology</li>
                <li>Haptics System Design</li>
                <li>Machine Learning for Data Science</li>
            </ul>
        </div>
    </section>

    <section id="conferences" class="py-5">
        <div class="container">
            <h2 class="text-center mb-4">Conferences Attended</h2>
            <p>[Updating Soon]</p>
        </div>
    </section>

    <section id="extracurricular" class="py-5 bg-light">
        <div class="container">
            <h2 class="text-center mb-4">Extracurricular Activities</h2>
            <ul>
                <li>Volunteer Work:</li>
                <li>Technical Workshops:</li>
                <li>Hackathons:</li>
                <li>Research Presentations:</li>
                <li>Club Memberships:</li>
                <li>Sports:</li>
            </ul>
        </div>
    </section>

    <footer class="py-5 bg-primary text-white text-center">
        <h2>Contact Me</h2>
        <p>InSPIRE Lab, Annexue II Building, Department of Design and Manufacturing (DnM), IISc Bangalore</p>
        <p>Email: <a href="mailto:vshivakumar@iisc.ac.in" class="text-white">vshivakumar@iisc.ac.in</a></p>
        <p>Alternate Email: <a href="mailto:shivakumardvg123@gmail.com" class="text-white">shivakumardvg123@gmail.com</a></p>
        <p>Phone: +91-9164083915 | +91-8217612564</p>
    </footer>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/js/bootstrap.bundle.min.js"></script>
</body>
</html>
