INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module digit_splitter
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/stopwatch_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/stopwatch_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_dp
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-311] analyzing module tick_gen_100hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sim_1/new/tb_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch
