{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665004814341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665004814341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:20:14 2022 " "Processing started: Wed Oct 05 15:20:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665004814341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004814341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004814341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665004814714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665004814714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665004830202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogenerador.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogenerador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGenerador " "Found entity 1: videoGenerador" {  } { { "videoGenerador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "botonMove.sv(19) " "Verilog HDL information at botonMove.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "botonMove.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665004830230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botonmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file botonmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 botonMove " "Found entity 1: botonMove" {  } { { "botonMove.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deBounce " "Found entity 1: deBounce" {  } { { "deBounce.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deBounce.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable " "Found entity 1: clock_enable" {  } { { "clock_enable.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/clock_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dff_enable " "Found entity 1: Dff_enable" {  } { { "Dff_enable.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Dff_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.sv 1 1 " "Found 1 design units, including 1 entities, in source file square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830244 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mux4a1.sv(9) " "Verilog HDL syntax warning at mux4a1.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "mux4a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1665004830247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "sleep.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sleep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButton " "Found entity 1: contadorPushButton" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_sprite " "Found entity 1: deco_sprite" {  } { { "deco_sprite.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGen " "Found entity 1: addressGen" {  } { { "addressGen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/addressGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visiblelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visiblelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visibleLogic " "Found entity 1: visibleLogic" {  } { { "visibleLogic.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/visibleLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_top " "Found entity 1: sprite_top" {  } { { "sprite_top.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Rick " "Found entity 1: sprite_Rick" {  } { { "sprite_Rick.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Rick " "Found entity 1: deco_Rick" {  } { { "deco_Rick.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rick_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rick_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rick_rom " "Found entity 1: rick_rom" {  } { { "rick_rom.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rick_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_morty.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_morty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_morty " "Found entity 1: rom_morty" {  } { { "rom_morty.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rom_morty.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Morty " "Found entity 1: deco_Morty" {  } { { "deco_Morty.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Morty " "Found entity 1: sprite_Morty" {  } { { "sprite_Morty.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbuttonseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbuttonseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButtonSeleccionador " "Found entity 1: contadorPushButtonSeleccionador" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButtonSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "muxSeleccionador.sv(21) " "Verilog HDL information at muxSeleccionador.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665004830302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(49) " "Verilog HDL information at regfile1x24b.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665004830312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "pos_edge_det.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorwrite.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorWrite " "Found entity 1: contadorWrite" {  } { { "contadorWrite.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorWrite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det2 " "Found entity 1: pos_edge_det2" {  } { { "pos_edge_det2.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_gane.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_gane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_gane " "Found entity 1: verificar_gane" {  } { { "verificar_gane.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/verificar_gane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estado.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estado " "Found entity 1: Maquina_Estado" {  } { { "Maquina_Estado.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Maquina_Estado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_salida.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_salida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_salida " "Found entity 1: logica_salida" {  } { { "logica_salida.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_salida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_juego " "Found entity 1: logica_juego" {  } { { "logica_juego.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jugadavalida.sv 1 1 " "Found 1 design units, including 1 entities, in source file jugadavalida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jugadaValida " "Found entity 1: jugadaValida" {  } { { "jugadaValida.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/jugadaValida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_siguiente.sv 1 1 " "Found 1 design units, including 1 entities, in source file estado_siguiente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 estado_siguiente " "Found entity 1: estado_siguiente" {  } { { "estado_siguiente.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/estado_siguiente.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gano.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_gano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gano " "Found entity 1: mux_gano" {  } { { "mux_gano.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_gano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonbouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonbouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonBouncer " "Found entity 1: buttonBouncer" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665004830388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830388 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out controlTOP.sv(29) " "Verilog HDL Implicit Net warning at controlTOP.sv(29): created implicit net for \"level_out\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton3 controlTOP.sv(31) " "Verilog HDL Implicit Net warning at controlTOP.sv(31): created implicit net for \"boton3\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cero controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cero\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uno controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"uno\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dos controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"dos\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tres controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"tres\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cuatro controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cuatro\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cinco controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cinco\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seis controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"seis\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "siete controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"siete\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ocho controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"ocho\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador20 controlTOP.sv(43) " "Verilog HDL Implicit Net warning at controlTOP.sv(43): created implicit net for \"jugador20\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador21 controlTOP.sv(53) " "Verilog HDL Implicit Net warning at controlTOP.sv(53): created implicit net for \"jugador21\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador22 controlTOP.sv(60) " "Verilog HDL Implicit Net warning at controlTOP.sv(60): created implicit net for \"jugador22\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador23 controlTOP.sv(67) " "Verilog HDL Implicit Net warning at controlTOP.sv(67): created implicit net for \"jugador23\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador24 controlTOP.sv(74) " "Verilog HDL Implicit Net warning at controlTOP.sv(74): created implicit net for \"jugador24\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador25 controlTOP.sv(82) " "Verilog HDL Implicit Net warning at controlTOP.sv(82): created implicit net for \"jugador25\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador26 controlTOP.sv(90) " "Verilog HDL Implicit Net warning at controlTOP.sv(90): created implicit net for \"jugador26\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador27 controlTOP.sv(98) " "Verilog HDL Implicit Net warning at controlTOP.sv(98): created implicit net for \"jugador27\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador28 controlTOP.sv(105) " "Verilog HDL Implicit Net warning at controlTOP.sv(105): created implicit net for \"jugador28\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(110) " "Verilog HDL Implicit Net warning at controlTOP.sv(110): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(115) " "Verilog HDL Implicit Net warning at controlTOP.sv(115): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(9) " "Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Turnos.sv(3) " "Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for \"level_out\"" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(118) " "Verilog HDL Instantiation warning at controlTOP.sv(118): instance has no name" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665004830396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665004830497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGenerador videoGenerador:vG " "Elaborating entity \"videoGenerador\" for hierarchy \"videoGenerador:vG\"" {  } { { "vga.sv" "vG" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP videoGenerador:vG\|controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"videoGenerador:vG\|controlTOP:control\"" {  } { { "videoGenerador.sv" "control" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorPushButton videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1 " "Elaborating entity \"contadorPushButton\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\"" {  } { { "controlTOP.sv" "boton1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contadorPushButton.sv(69) " "Verilog HDL assignment warning at contadorPushButton.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830516 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorPushButton.sv(99) " "Verilog HDL assignment warning at contadorPushButton.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830516 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det2 videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write " "Elaborating entity \"pos_edge_det2\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write\"" {  } { { "controlTOP.sv" "write" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830520 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(30) " "Verilog HDL assignment warning at rectgen.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830523 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(35) " "Verilog HDL assignment warning at rectgen.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830524 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(40) " "Verilog HDL assignment warning at rectgen.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830525 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(45) " "Verilog HDL assignment warning at rectgen.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830526 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(50) " "Verilog HDL assignment warning at rectgen.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830527 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(55) " "Verilog HDL assignment warning at rectgen.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830528 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(62) " "Verilog HDL assignment warning at rectgen.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830529 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(67) " "Verilog HDL assignment warning at rectgen.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830530 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830531 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830531 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(72) " "Verilog HDL assignment warning at rectgen.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830531 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rectgen.sv(27) " "Verilog HDL Always Construct warning at rectgen.sv(27): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830531 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp rectgen.sv(27) " "Inferred latch for \"temp\" at rectgen.sv(27)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830531 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos videoGenerador:vG\|controlTOP:control\|Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Turnos:turno\"" {  } { { "controlTOP.sv" "turno" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonBouncer videoGenerador:vG\|controlTOP:control\|Turnos:turno\|buttonBouncer:bouncer " "Elaborating entity \"buttonBouncer\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Turnos:turno\|buttonBouncer:bouncer\"" {  } { { "Turnos.sv" "bouncer" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buttonBouncer.sv(59) " "Verilog HDL assignment warning at buttonBouncer.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830555 "|vga|videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco videoGenerador:vG\|controlTOP:control\|deco:decodificador " "Elaborating entity \"deco\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|deco:decodificador\"" {  } { { "controlTOP.sv" "decodificador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830569 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_input deco.sv(266) " "Verilog HDL Always Construct warning at deco.sv(266): variable \"posicion_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830570 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830570 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uno deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"uno\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dos deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"dos\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tres deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"tres\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cuatro deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"cuatro\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cinco deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"cinco\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seis deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"seis\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "siete deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"siete\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830571 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ocho deco.sv(265) " "Verilog HDL Always Construct warning at deco.sv(265): inferring latch(es) for variable \"ocho\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocho deco.sv(265) " "Inferred latch for \"ocho\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete deco.sv(265) " "Inferred latch for \"siete\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seis deco.sv(265) " "Inferred latch for \"seis\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cinco deco.sv(265) " "Inferred latch for \"cinco\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cuatro deco.sv(265) " "Inferred latch for \"cuatro\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tres deco.sv(265) " "Inferred latch for \"tres\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dos deco.sv(265) " "Inferred latch for \"dos\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uno deco.sv(265) " "Inferred latch for \"uno\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830572 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero deco.sv(265) " "Inferred latch for \"cero\" at deco.sv(265)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830573 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0 " "Elaborating entity \"regfile1x24b\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\"" {  } { { "controlTOP.sv" "memoria_Casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 16 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830576 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile regfile1x24b.sv(22) " "Verilog HDL warning at regfile1x24b.sv(22): initial value for variable regfile should be constant" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1665004830577 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 regfile1x24b.sv(69) " "Verilog HDL assignment warning at regfile1x24b.sv(69): truncated value with size 2 to match size of target (1)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830577 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830579 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "muxSeleccionador.sv(26) " "Verilog HDL Case Statement warning at muxSeleccionador.sv(26): case item expression covers a value already covered by a previous case item" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1665004830582 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgb muxSeleccionador.sv(21) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(21): inferring latch(es) for variable \"rgb\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665004830582 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[0\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[0\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830582 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[1\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[1\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[2\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[2\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[3\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[3\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[4\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[4\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[5\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[5\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[6\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[6\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[7\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[7\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[8\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[8\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[9\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[9\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830583 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[10\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[10\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[11\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[11\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[12\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[12\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[13\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[13\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[14\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[14\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[15\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[15\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[16\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[16\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[17\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[17\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[18\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[18\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830584 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[19\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[19\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830585 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[20\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[20\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830585 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[21\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[21\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830585 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[22\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[22\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830585 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[23\] muxSeleccionador.sv(21) " "Inferred latch for \"rgb\[23\]\" at muxSeleccionador.sv(21)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004830585 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_X.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_X.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(5) " "Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830597 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830597 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830597 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830597 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(4) " "Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665004830669 "|vga|videoGenerador:vG|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3 " "Elaborating entity \"mux_9a1\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3\"" {  } { { "controlTOP.sv" "comb_3" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004830671 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830674 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(15) " "Verilog HDL Always Construct warning at mux_9a1.sv(15): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830674 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830674 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830674 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830675 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830675 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830675 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830675 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665004830675 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "videoGenerador:vG\|controlTOP:control\|contador_seleccionador\[1\] " "Net \"videoGenerador:vG\|controlTOP:control\|contador_seleccionador\[1\]\" is missing source, defaulting to GND" {  } { { "controlTOP.sv" "contador_seleccionador\[1\]" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1665004830889 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1665004830889 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665004831507 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665004831507 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665004832313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp " "Latch videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832330 ""}  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|siete " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|siete has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832330 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|seis " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|seis has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832330 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cinco " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cinco has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832331 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cuatro " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cuatro has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832331 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|tres " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|tres has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832331 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|dos " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|dos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832331 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|uno " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|uno has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832331 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cero " "Latch videoGenerador:vG\|controlTOP:control\|deco:decodificador\|cero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665004832332 ""}  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665004832332 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jugador10 GND " "Pin \"jugador10\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador10"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador11 GND " "Pin \"jugador11\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador11"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador12 GND " "Pin \"jugador12\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador12"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador13 GND " "Pin \"jugador13\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador13"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador14 GND " "Pin \"jugador14\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador14"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador15 GND " "Pin \"jugador15\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador15"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador16 GND " "Pin \"jugador16\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador16"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador17 GND " "Pin \"jugador17\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador17"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador18 GND " "Pin \"jugador18\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665004832887 "|vga|jugador18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665004832887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665004833067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004833745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665004833964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665004833964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665004834072 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665004834072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665004834072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665004834072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665004834142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:20:34 2022 " "Processing ended: Wed Oct 05 15:20:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665004834142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665004834142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665004834142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665004834142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665004836774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665004836775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:20:36 2022 " "Processing started: Wed Oct 05 15:20:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665004836775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665004836775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665004836776 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665004836934 ""}
{ "Info" "0" "" "Project  = vgaController" {  } {  } 0 0 "Project  = vgaController" 0 0 "Fitter" 0 0 1665004836935 ""}
{ "Info" "0" "" "Revision = vgaController" {  } {  } 0 0 "Revision = vgaController" 0 0 "Fitter" 0 0 1665004836935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665004837240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665004837241 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaController 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vgaController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665004837260 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665004837350 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665004837350 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665004838259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665004838305 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665004838482 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665004862714 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004862805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665004862815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665004862815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665004862817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665004862818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665004862818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665004862819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665004864160 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665004864161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665004864162 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|decodificador\|WideOr1~0  from: datad  to: combout " "Cell: vG\|control\|decodificador\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665004864170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1665004864170 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665004864174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665004864175 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665004864176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665004864224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665004864225 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665004864225 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_gano " "Node \"output_gano\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_gano" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665004864311 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1665004864311 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004864312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665004877293 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665004877795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004881937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665004886136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665004889578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004889578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665004892339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665004902562 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665004902562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665004907364 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665004907364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004907371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.71 " "Total time spent on timing analysis during the Fitter is 1.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665004911672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665004911739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665004912806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665004912807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665004913897 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665004920054 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665004920541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665004920697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6508 " "Peak virtual memory: 6508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665004921809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:22:01 2022 " "Processing ended: Wed Oct 05 15:22:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665004921809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665004921809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665004921809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665004921809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665004923451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665004923452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:22:03 2022 " "Processing started: Wed Oct 05 15:22:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665004923452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665004923452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665004923453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665004925259 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665004937856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665004938763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:22:18 2022 " "Processing ended: Wed Oct 05 15:22:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665004938763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665004938763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665004938763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665004938763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665004939484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665004940673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665004940674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:22:20 2022 " "Processing started: Wed Oct 05 15:22:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665004940674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665004940674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaController -c vgaController " "Command: quartus_sta vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665004940674 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665004940851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665004942272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665004942273 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1665004942366 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1665004942367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665004943449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665004943501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004943502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25 " "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665004943504 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665004943504 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665004943504 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665004943504 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout " "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665004943509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665004943509 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665004943511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665004943568 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665004943570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665004943591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665004944001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665004944001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.390 " "Worst-case setup slack is -4.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.390             -33.384 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "   -4.390             -33.384 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.741            -168.853 divisorClk:dv\|clock_25  " "   -3.741            -168.853 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -2.452 clk  " "   -1.234              -2.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004944005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.044 " "Worst-case hold slack is 0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.044               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 divisorClk:dv\|clock_25  " "    0.283               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 clk  " "    0.644               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004944015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004944029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004944033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.897 " "Worst-case minimum pulse width slack is -0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -4.627 clk  " "   -0.897              -4.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -46.737 divisorClk:dv\|clock_25  " "   -0.394             -46.737 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.289               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004944044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004944044 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665004944077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665004944143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665004946228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout " "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665004946372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665004946372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665004946421 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665004946442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665004946442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.252 " "Worst-case setup slack is -4.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252             -32.652 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "   -4.252             -32.652 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.719            -167.253 divisorClk:dv\|clock_25  " "   -3.719            -167.253 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203              -2.399 clk  " "   -1.203              -2.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004946446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.041               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 divisorClk:dv\|clock_25  " "    0.277               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004946458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004946470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004946474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.891 " "Worst-case minimum pulse width slack is -0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -4.685 clk  " "   -0.891              -4.685 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -45.707 divisorClk:dv\|clock_25  " "   -0.394             -45.707 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.288               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004946483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004946483 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665004946501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665004946817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665004948626 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout " "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665004948766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665004948766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665004948816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665004948822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665004948822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.508 " "Worst-case setup slack is -2.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508             -17.192 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "   -2.508             -17.192 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816             -77.394 divisorClk:dv\|clock_25  " "   -1.816             -77.394 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.718 clk  " "   -0.550              -0.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004948826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.008               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 divisorClk:dv\|clock_25  " "    0.133               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk  " "    0.333               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004948839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004948846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004948859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.782 " "Worst-case minimum pulse width slack is -0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -3.632 clk  " "   -0.782              -3.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.039 divisorClk:dv\|clock_25  " "   -0.005              -0.039 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.288               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004948864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004948864 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665004948884 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout " "Cell: vG\|control\|decodificador\|WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665004949213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665004949213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665004949261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665004949268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665004949268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.213 " "Worst-case setup slack is -2.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.213             -15.292 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "   -2.213             -15.292 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636             -67.770 divisorClk:dv\|clock_25  " "   -1.636             -67.770 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -0.529 clk  " "   -0.445              -0.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004949272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.023               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 divisorClk:dv\|clock_25  " "    0.120               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clk  " "    0.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004949284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004949299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665004949304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.745 " "Worst-case minimum pulse width slack is -0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -3.435 clk  " "   -0.745              -3.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 divisorClk:dv\|clock_25  " "    0.029               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\]  " "    0.317               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665004949317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665004949317 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665004952559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665004952564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665004952681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:22:32 2022 " "Processing ended: Wed Oct 05 15:22:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665004952681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665004952681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665004952681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665004952681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665004954330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665004954331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:22:34 2022 " "Processing started: Wed Oct 05 15:22:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665004954331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665004954331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665004954331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665004956216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaController.svo C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/simulation/modelsim/ simulation " "Generated file vgaController.svo in folder \"C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665004956452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665004956533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:22:36 2022 " "Processing ended: Wed Oct 05 15:22:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665004956533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665004956533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665004956533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665004956533 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 171 s " "Quartus Prime Full Compilation was successful. 0 errors, 171 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665004957283 ""}
