
---------- Begin Simulation Statistics ----------
simSeconds                                   0.039348                       # Number of seconds simulated (Second)
simTicks                                  39347520093                       # Number of ticks simulated (Tick)
finalTick                                 39347520093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1239.93                       # Real time elapsed on the host (Second)
hostTickRate                                 31733723                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     885908                       # Number of bytes of host memory used (Byte)
simInsts                                    128176636                       # Number of instructions simulated (Count)
simOps                                      231247382                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   103374                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     186501                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       118160722                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       56755010                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1261                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      56720474                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2157                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              566441                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           661094                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                367                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          117912602                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.481038                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.382973                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100630523     85.34%     85.34% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4179664      3.54%     88.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3727949      3.16%     92.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1180730      1.00%     93.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  3862864      3.28%     96.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1596621      1.35%     97.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1431153      1.21%     98.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   903541      0.77%     99.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   399557      0.34%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            117912602                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  17291      2.40%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    4      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      2.42% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   153      0.02%      2.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   55      0.01%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  18      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           670395     93.21%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     95.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1921      0.27%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1084      0.15%     96.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             5480      0.76%     96.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           22693      3.16%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        22432      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     32394308     57.11%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          293      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2954      0.01%     57.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3881700      6.84%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          472      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1646      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        24308      0.04%     64.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           78      0.00%     64.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4831      0.01%     64.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3847      0.01%     64.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     64.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1364      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6881636     12.13%     76.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           21      0.00%     76.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3013218      5.31%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       754967      1.33%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       180296      0.32%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       185807      0.33%     83.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7485570     13.20%     96.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1880715      3.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      56720474                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.480028                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             719213                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012680                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               180488687                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               31865508                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       31238830                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 51586233                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                25457457                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        25356352                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   31274799                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    26142456                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         56692322                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7659855                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    28152                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9725353                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5945663                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2065498                       # Number of stores executed (Count)
system.cpu0.numRate                          0.479790                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         248120                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30147463                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     56189824                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              3.919425                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         3.919425                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.255139                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.255139                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  43995576                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 22174308                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   33904387                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  20470012                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   35648182                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  17554711                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23634488                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7596148                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2071425                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       130046                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128384                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5995294                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5941068                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8910                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2853915                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2850170                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998688                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  15409                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           8988                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              4490                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4498                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          864                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         464797                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            894                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8285                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    117845780                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.476808                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.780070                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      107603816     91.31%     91.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1995907      1.69%     93.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         455012      0.39%     93.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1430308      1.21%     94.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         372526      0.32%     94.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          39613      0.03%     94.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          56930      0.05%     95.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         170124      0.14%     95.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5721544      4.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    117845780                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30147463                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              56189824                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9563361                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7514349                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        440                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5906482                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  25303383                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   40114911                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 6661                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        10145      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     32082819     57.10%     57.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          268      0.00%     57.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2670      0.00%     57.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3877637      6.90%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         9474      0.02%     64.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     64.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3114      0.01%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3150      0.01%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          531      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     64.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6878326     12.24%     76.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     76.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3005022      5.35%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       751694      1.34%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       125572      0.22%     83.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       169019      0.30%     83.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7388777     13.15%     96.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1879993      3.35%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     56189824                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5721544                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      5378538                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5378538                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      5378538                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5378538                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4232307                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4232307                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4232307                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4232307                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 213430927330                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 213430927330                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 213430927330                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 213430927330                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      9610845                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9610845                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      9610845                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9610845                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.440368                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.440368                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.440368                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.440368                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 50428.980537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 50428.980537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 50428.980537                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 50428.980537                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      9310302                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          471                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       165015                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     56.420944                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    78.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       252322                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           252322                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3320091                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3320091                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3320091                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3320091                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       912216                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       912216                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       912216                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       912216                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  90173844128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  90173844128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  90173844128                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  90173844128                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.094915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.094915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.094915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.094915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 98851.416910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 98851.416910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 98851.416910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 98851.416910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                910957                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data        98568                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        98568                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  2899.058824                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  2899.058824                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       817183                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       817183                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 24034.794118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 24034.794118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      3565919                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        3565919                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      3996115                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3996115                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 187138479195                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 187138479195                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      7562034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7562034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.528444                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.528444                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 46830.103537                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 46830.103537                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3320075                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3320075                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       676040                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       676040                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  64039482747                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  64039482747                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.089399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.089399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 94727.357474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 94727.357474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      1812619                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1812619                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       236192                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       236192                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  26292448135                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  26292448135                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2048811                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2048811                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.115282                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115282                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 111318.114648                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 111318.114648                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       236176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       236176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  26134361381                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  26134361381                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.115275                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115275                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 110656.296072                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 110656.296072                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.537075                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6291197                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            912173                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.896934                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             156177                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.537075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          134                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          889                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          20134743                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         20134743                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2742189                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            107420681                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5773868                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              1965337                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 10527                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2847776                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1200                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              56860164                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5465                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3469377                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30547364                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5995294                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2870069                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    114426402                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  23426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 616                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         4429                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3365676                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3507                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         117912602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.483081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.770294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               108232908     91.79%     91.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  606640      0.51%     92.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  487231      0.41%     92.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1185794      1.01%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1684171      1.43%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   75950      0.06%     95.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  106535      0.09%     95.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  199763      0.17%     95.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5333610      4.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           117912602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.050738                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.258524                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      3361955                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3361955                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3361955                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3361955                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3721                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3721                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3721                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3721                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    207827296                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    207827296                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    207827296                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    207827296                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3365676                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3365676                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3365676                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3365676                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001106                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001106                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001106                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001106                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 55852.538565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 55852.538565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 55852.538565                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 55852.538565                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1116                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     55.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2443                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2443                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          759                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          759                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          759                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          759                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2962                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2962                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2962                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2962                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    166712452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    166712452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    166712452                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    166712452                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 56283.744767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 56283.744767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 56283.744767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 56283.744767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2443                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3361955                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3361955                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3721                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3721                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    207827296                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    207827296                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3365676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3365676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001106                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001106                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 55852.538565                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 55852.538565                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          759                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          759                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2962                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2962                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    166712452                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    166712452                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 56283.744767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 56283.744767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.236527                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3364916                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2961                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1136.412023                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              76257                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.236527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          312                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6734313                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6734313                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    10527                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  17879699                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 4702127                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              56756271                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 846                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7596148                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2071425                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  582                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2404                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 4574311                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           265                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2768                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7349                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10117                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                56604533                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               56595182                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 41435520                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 69068598                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.478968                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.599918                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      15596                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  81799                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                265                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22413                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   8                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 75895                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7514349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            77.683712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          107.701484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               3584192     47.70%     47.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              424862      5.65%     53.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              334568      4.45%     57.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              125530      1.67%     59.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              141187      1.88%     61.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              175215      2.33%     63.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               85233      1.13%     64.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               80583      1.07%     65.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              115848      1.54%     67.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               64242      0.85%     68.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             54639      0.73%     69.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             77090      1.03%     70.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             41274      0.55%     70.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             34925      0.46%     71.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            148615      1.98%     73.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             28197      0.38%     73.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            231164      3.08%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            219371      2.92%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            391117      5.20%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            244161      3.25%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            224483      2.99%     90.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            135577      1.80%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             70089      0.93%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             76823      1.02%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             26236      0.35%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             15346      0.20%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             18678      0.25%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             15729      0.21%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             14590      0.19%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             14115      0.19%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          300670      4.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7514349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7578534                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2065522                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    11505                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4081                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3366347                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      963                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 10527                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3386295                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               29970038                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6786                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6781687                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             77757269                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              56826373                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1080362                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2062446                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  6727                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              74026352                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           80839354                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  169181550                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44143589                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 33947598                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             79864262                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  975083                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    267                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                243                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 12423068                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       168752584                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      113376293                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30147463                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  56189824                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 1815                       # Number of system calls (Count)
system.cpu1.numCycles                        88292672                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       23487556                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     218                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      23564075                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   155                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               11362                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            18367                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 89                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           88287873                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.266900                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.955790                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 79057306     89.54%     89.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3818981      4.33%     93.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1729489      1.96%     95.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   717408      0.81%     96.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1417501      1.61%     98.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   992808      1.12%     99.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   398506      0.45%     99.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   138180      0.16%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    17694      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             88287873                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1030      1.43%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            46289     64.24%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     65.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    52      0.07%     65.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   38      0.05%     65.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1894      2.63%     68.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           22758     31.58%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          554      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16233111     68.89%     68.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875075      3.71%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           68      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           21      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875004      3.71%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750000      3.18%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       374373      1.59%     81.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125773      0.53%     81.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2454674     10.42%     92.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875133      7.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      23564075                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.266886                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              72061                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003058                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               118757055                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15247804                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15233137                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 16731183                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251338                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250499                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15234563                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8401019                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         23563592                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2828957                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      482                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           4829808                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2496177                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000851                       # Number of stores executed (Count)
system.cpu1.numRate                          0.266880                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           4799                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      846910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   13110370                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     23476378                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              6.734568                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         6.734568                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.148488                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.148488                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  23396084                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9742742                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750508                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375328                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   12480055                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   9237822                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  9822985                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2749930                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001316                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125526                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125270                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2497583                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2496829                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              251                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2123585                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2123425                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999925                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    177                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            181                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             158                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          10448                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              231                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     88286321                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.265912                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.222759                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       82006514     92.89%     92.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2153473      2.44%     95.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         774336      0.88%     96.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         873019      0.99%     97.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         357292      0.40%     97.60% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         371968      0.42%     98.02% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          55434      0.06%     98.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          20716      0.02%     98.10% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1673569      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     88286321                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13110370                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              23476378                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    4749153                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2748562                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2495556                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   19103592                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          198      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16226701     69.12%     69.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     69.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     69.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      3.73%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      3.73%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      3.19%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       373460      1.59%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125509      0.53%     81.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102     10.12%     92.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      7.99%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     23476378                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1673569                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      2556257                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2556257                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      2556257                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2556257                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2193480                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2193480                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2193480                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2193480                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 105812933640                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 105812933640                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 105812933640                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 105812933640                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      4749737                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      4749737                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      4749737                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      4749737                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.461811                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.461811                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.461811                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.461811                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 48239.753105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 48239.753105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 48239.753105                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 48239.753105                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      9143425                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       164341                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     55.636907                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249945                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249945                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1661801                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1661801                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1661801                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1661801                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       531679                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531679                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       531679                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531679                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  64505192064                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  64505192064                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  64505192064                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  64505192064                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.111939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.111939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.111939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.111939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 121323.565655                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 121323.565655                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 121323.565655                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 121323.565655                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530539                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1186479                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1186479                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 33899.400000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 33899.400000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2466531                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2466531                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 70472.314286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 70472.314286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       790157                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         790157                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1959026                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1959026                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  79613136171                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  79613136171                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2749183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2749183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.712585                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.712585                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 40639.142192                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 40639.142192                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1661801                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1661801                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       297225                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297225                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  38461540959                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  38461540959                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.108114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.108114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 129402.106011                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 129402.106011                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1766100                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766100                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       234454                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234454                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  26199797469                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  26199797469                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2000554                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000554                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117195                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117195                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 111748.135963                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 111748.135963                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       234454                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234454                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  26043651105                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  26043651105                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 111082.135963                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 111082.135963                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.884084                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3088014                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531682                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.808009                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          282035349                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1014.884084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.991098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.991098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1020                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          10031304                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         10031304                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1519251                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             82967692                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2841248                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               959423                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   259                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2123307                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   51                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              23490041                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  296                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1965922                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      13119239                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2497583                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2123625                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     86321425                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    618                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          186                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1962828                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  119                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          88287873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.266095                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.261592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                83069301     94.09%     94.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  958968      1.09%     95.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  453087      0.51%     95.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1496600      1.70%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  162878      0.18%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  107155      0.12%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  109000      0.12%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  150304      0.17%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1780580      2.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            88287873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.028288                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.148588                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1962665                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1962665                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1962665                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1962665                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          163                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           163                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      4602060                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      4602060                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      4602060                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      4602060                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1962828                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1962828                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1962828                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1962828                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000083                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000083                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000083                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000083                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 28233.496933                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 28233.496933                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 28233.496933                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 28233.496933                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      3580749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      3580749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      3580749                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      3580749                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 26722.007463                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 26722.007463                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 26722.007463                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 26722.007463                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1962665                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1962665                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      4602060                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      4602060                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1962828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1962828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000083                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000083                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 28233.496933                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 28233.496933                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      3580749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      3580749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 26722.007463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 26722.007463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          119.951111                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1962799                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               134                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          14647.753731                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          282030021                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   119.951111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.234280                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.234280                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          124                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.242188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           3925790                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          3925790                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      259                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     32747                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 4537256                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              23487774                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2749930                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001316                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   86                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      702                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 4535921                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 284                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                23483789                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               23483636                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 16725801                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 25265458                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.265975                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.662003                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        211                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1363                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   725                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 75299                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2748562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            90.544304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          130.214356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                852925     31.03%     31.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              209273      7.61%     38.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              215238      7.83%     46.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              102831      3.74%     50.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              116858      4.25%     54.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              172368      6.27%     60.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               81572      2.97%     63.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               82076      2.99%     66.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              113207      4.12%     70.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               60368      2.20%     73.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             56211      2.05%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             76124      2.77%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             39562      1.44%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             36112      1.31%     80.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             43748      1.59%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             25153      0.92%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21567      0.78%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             24109      0.88%     84.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             20044      0.73%     85.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             14222      0.52%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             13904      0.51%     86.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             10337      0.38%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              9027      0.33%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              8718      0.32%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              6673      0.24%     87.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             10408      0.38%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             17501      0.64%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             15402      0.56%     89.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             13812      0.50%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             13188      0.48%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          266024      9.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2748562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2749438                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000851                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1962859                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       50                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   9664039287                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value   9664039287                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   9664039287                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  29683480806                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   9664039287                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   259                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1904667                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                8502190                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           293                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3352373                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             74528091                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              23489135                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250064                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 45119                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1202                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              73896965                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           41718259                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78953204                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                23244793                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9751124                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             41698540                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   19647                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5059641                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       110099305                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       46975283                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13110370                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  23476378                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        88286124                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       24565158                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     171                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      24641253                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    44                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                8261                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            12421                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 66                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           88282179                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.279119                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.985779                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 78850845     89.32%     89.32% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3787823      4.29%     93.61% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1726197      1.96%     95.56% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   772246      0.87%     96.44% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1479934      1.68%     98.11% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1061579      1.20%     99.32% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   377402      0.43%     99.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   216969      0.25%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     9184      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             88282179                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1293      1.64%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            46201     58.50%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    82      0.10%     60.24% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   16      0.02%     60.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             6160      7.80%     68.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           25226     31.94%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          544      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     17223030     69.90%     69.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     69.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     69.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875048      3.55%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            4      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875015      3.55%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750000      3.04%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       463972      1.88%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125337      0.51%     82.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2453096      9.96%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875033      7.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      24641253                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.279107                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              78978                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003205                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               120909704                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               16323106                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       16312316                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 16734003                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250488                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250137                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   16313892                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8405795                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         24640885                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2917010                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      368                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           4917372                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2676441                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000362                       # Number of stores executed (Count)
system.cpu2.numRate                          0.279103                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           3945                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                      853364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   13741034                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24557062                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              6.424999                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         6.424999                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.155642                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.155642                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  24380832                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10371261                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750107                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375105                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   13381325                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   9778615                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 10270887                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2839239                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000560                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125482                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125228                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2677584                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2676951                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              173                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2213661                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2213586                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999966                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    163                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            203                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             180                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           7151                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              175                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     88281123                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.278169                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.251300                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       81841125     92.71%     92.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2131197      2.41%     95.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         769747      0.87%     95.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         879329      1.00%     96.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         356345      0.40%     97.39% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         462036      0.52%     97.91% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          51815      0.06%     97.97% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         114298      0.13%     98.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1675231      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     88281123                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13741034                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24557062                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    4838619                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2838332                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2675914                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20094094                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     17218086     70.11%     70.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     70.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     70.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      3.56%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      3.56%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      3.05%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       463316      1.89%     82.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125277      0.51%     82.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      9.67%     92.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      7.64%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24557062                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1675231                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      2625275                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2625275                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      2625275                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2625275                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2213847                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2213847                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2213847                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2213847                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 106826842126                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 106826842126                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 106826842126                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 106826842126                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      4839122                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      4839122                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      4839122                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      4839122                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.457489                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.457489                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.457489                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.457489                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 48253.940822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 48253.940822                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 48253.940822                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 48253.940822                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      9046187                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       162008                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     55.837903                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249916                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249916                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1682281                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1682281                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1682281                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1682281                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       531566                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531566                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  64653363820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  64653363820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  64653363820                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  64653363820                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.109848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.109848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.109848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.109848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 121628.102286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 121628.102286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 121628.102286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 121628.102286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530439                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1091907                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1091907                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 31197.342857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 31197.342857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2256741                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2256741                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 64478.314286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 64478.314286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       859450                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         859450                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      1979420                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1979420                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  80687735829                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  80687735829                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2838870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2838870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.697256                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.697256                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 40763.322503                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 40763.322503                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1682281                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1682281                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  38670385905                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  38670385905                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.104668                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.104668                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 130142.411144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 130142.411144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      1765825                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765825                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       234427                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234427                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  26139106297                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  26139106297                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 111502.114931                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 111502.114931                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       234427                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234427                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  25982977915                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  25982977915                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 110836.114931                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 110836.114931                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.648585                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3156914                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531575                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.938793                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          284184531                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1014.648585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10209959                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10209959                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1530539                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             82771089                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2997574                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               982776                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   201                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2213476                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              24567113                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1964037                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      13747458                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2677584                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2213772                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     86317689                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    460                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          191                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1962233                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   75                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          88282179                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.278299                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.289654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                82885032     93.89%     93.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  944773      1.07%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  464499      0.53%     95.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1501177      1.70%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  235104      0.27%     97.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  105348      0.12%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  142060      0.16%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  161443      0.18%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1842743      2.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            88282179                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.030328                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.155715                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1962136                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1962136                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1962136                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1962136                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           97                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             97                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           97                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            97                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      3839157                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      3839157                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      3839157                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      3839157                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1962233                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1962233                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1962233                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1962233                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 39578.938144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 39578.938144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 39578.938144                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 39578.938144                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           70                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      2415249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2415249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      2415249                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2415249                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 34503.557143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 34503.557143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 34503.557143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 34503.557143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1962136                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1962136                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           97                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           97                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      3839157                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      3839157                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1962233                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1962233                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 39578.938144                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 39578.938144                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      2415249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2415249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 34503.557143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 34503.557143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           61.441834                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1962206                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          28031.514286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          284179203                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    61.441834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.120004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.120004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           3924536                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          3924536                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      201                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     36054                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 4462884                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              24565329                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2839239                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000560                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   58                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      749                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 4461387                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 236                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                24562570                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               24562453                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 17471236                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 26216635                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.278214                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.666418                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    907                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   273                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 73864                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2838332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            88.875653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          129.323853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                914939     32.24%     32.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              203068      7.15%     39.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              217740      7.67%     47.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              106346      3.75%     50.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              120652      4.25%     55.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              176284      6.21%     61.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               84667      2.98%     64.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               85934      3.03%     67.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89              115622      4.07%     71.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               62808      2.21%     73.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             56895      2.00%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             76296      2.69%     78.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             39712      1.40%     79.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             36385      1.28%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             43904      1.55%     82.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             26029      0.92%     83.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             22940      0.81%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             24980      0.88%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             21435      0.76%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             15656      0.55%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             15214      0.54%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             11070      0.39%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              9401      0.33%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              8887      0.31%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              6822      0.24%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             10416      0.37%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             15688      0.55%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             13797      0.49%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             13440      0.47%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             12679      0.45%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          268626      9.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2838332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2838961                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000362                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1962265                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       44                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   9664070589                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value   9664070589                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   9664070589                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  29683449504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   9664070589                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   201                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1917626                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                8426558                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3530359                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             74407435                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              24566481                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250031                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 44046                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1184                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              73774756                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           43876374                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   82725702                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                24230068                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750329                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             43861098                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   15267                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5031325                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       111169832                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       49129499                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13741034                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24557062                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        88280062                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       24604937                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     168                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      24680055                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    64                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                8171                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            11581                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           88277543                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.279573                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.989548                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 78849534     89.32%     89.32% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3798037      4.30%     93.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1726217      1.96%     95.58% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   786029      0.89%     96.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1395318      1.58%     98.05% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1091098      1.24%     99.28% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   397140      0.45%     99.73% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   221465      0.25%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    12705      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             88277543                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1326      1.73%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            46229     60.45%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     62.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    90      0.12%     62.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   26      0.03%     62.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             3302      4.32%     66.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           25506     33.35%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          517      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     17259566     69.93%     69.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     69.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     69.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875044      3.55%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            4      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875017      3.55%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750000      3.04%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       467332      1.89%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125344      0.51%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2452024      9.94%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875033      7.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      24680055                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.279565                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              76479                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003099                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               120984890                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               16362808                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       16352210                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 16729305                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250472                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250140                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   16353846                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8402171                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         24679678                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2919293                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      376                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           4919661                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2683120                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000368                       # Number of stores executed (Count)
system.cpu3.numRate                          0.279561                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           2519                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                      859496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   13764269                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24596900                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              6.413712                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         6.413712                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.155916                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.155916                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  24415362                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10394478                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750112                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375107                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   13414665                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   9798613                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 10286487                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2842581                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000553                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125482                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125222                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2684259                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2683568                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              182                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2216954                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2216898                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    164                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            235                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             211                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6974                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     88276547                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.278635                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.252479                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       81824598     92.69%     92.69% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2141552      2.43%     95.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         772352      0.87%     95.99% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         870548      0.99%     96.98% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         355308      0.40%     97.38% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         465377      0.53%     97.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          53171      0.06%     97.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         117271      0.13%     98.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1676370      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     88276547                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13764269                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24596900                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    4841933                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2841650                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2682556                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   20130612                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     17254609     70.15%     70.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     70.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     70.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      3.56%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      3.56%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      3.05%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       466634      1.90%     82.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125273      0.51%     82.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      9.66%     92.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      7.62%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24596900                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1676370                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      2651875                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2651875                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      2651875                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2651875                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2190602                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2190602                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2190602                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2190602                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 106910140132                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 106910140132                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 106910140132                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 106910140132                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      4842477                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      4842477                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      4842477                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      4842477                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.452372                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.452372                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.452372                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.452372                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 48804.000057                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 48804.000057                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 48804.000057                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 48804.000057                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      9169286                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       159343                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     57.544329                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249910                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249910                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1659036                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1659036                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1659036                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1659036                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       531566                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531566                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  64553171500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  64553171500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  64553171500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  64553171500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.109772                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.109772                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.109772                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.109772                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 121439.617094                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 121439.617094                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 121439.617094                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 121439.617094                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530441                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1195137                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1195137                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 34146.771429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 34146.771429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2452878                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2452878                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 70082.228571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 70082.228571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data       886050                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         886050                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      1956179                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1956179                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  80777369439                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  80777369439                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2842229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2842229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.688255                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.688255                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 41293.444740                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 41293.444740                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1659036                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1659036                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       297143                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297143                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  38576526525                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  38576526525                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.104546                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.104546                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 129824.786466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 129824.786466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      1765825                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765825                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       234423                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234423                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  26132770693                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  26132770693                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 111476.991136                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 111476.991136                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       234423                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234423                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  25976644975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  25976644975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 110810.991136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 110810.991136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.418364                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3183514                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531579                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.988788                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          286226487                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1014.418364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.990643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          10216673                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         10216673                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1510480                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             82782809                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3031577                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               952503                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2216787                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              24607033                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  209                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1962364                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      13770723                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2684259                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2217086                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     86314971                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  1960637                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   75                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          88277543                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.278767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.293358                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                82859542     93.86%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  971645      1.10%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  474150      0.54%     95.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1515117      1.72%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  231484      0.26%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   81787      0.09%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   99503      0.11%     97.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  142823      0.16%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1901492      2.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            88277543                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.030406                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.155989                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1960540                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1960540                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1960540                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1960540                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           97                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             97                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           97                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            97                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      3034296                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      3034296                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      3034296                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      3034296                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1960637                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1960637                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1960637                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1960637                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 31281.402062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 31281.402062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 31281.402062                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 31281.402062                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           24                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           24                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           73                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      2152512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      2152512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      2152512                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      2152512                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 29486.465753                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 29486.465753                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 29486.465753                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 29486.465753                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1960540                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1960540                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           97                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           97                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      3034296                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      3034296                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1960637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1960637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 31281.402062                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 31281.402062                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           24                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           24                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      2152512                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      2152512                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 29486.465753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 29486.465753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           62.121777                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1960613                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          26857.712329                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          286221159                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    62.121777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.121332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.121332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           3921347                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          3921347                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     37120                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 4512443                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              24605105                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2842581                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000553                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      890                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 4510837                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 222                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                24602436                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               24602350                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 17481846                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 26353883                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.278685                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.663350                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         60                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    926                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   270                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 72202                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2841650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            88.881078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          129.401821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                945407     33.27%     33.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              200908      7.07%     40.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              208120      7.32%     47.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              103935      3.66%     51.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              116010      4.08%     55.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              166147      5.85%     61.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               84164      2.96%     64.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               83534      2.94%     67.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89              111158      3.91%     71.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               62219      2.19%     73.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             54411      1.91%     75.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             72184      2.54%     77.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             41761      1.47%     79.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             36277      1.28%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             44684      1.57%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             29040      1.02%     83.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             24821      0.87%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             27342      0.96%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             22711      0.80%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             16549      0.58%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             16143      0.57%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             12139      0.43%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              9836      0.35%     87.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              9392      0.33%     87.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              7328      0.26%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             10894      0.38%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             16336      0.57%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             13505      0.48%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             13365      0.47%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             13254      0.47%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          268076      9.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2841650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2842325                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000368                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4759                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1960637                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   9664047279                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value   9664047279                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   9664047279                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  29683472814                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   9664047279                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1895509                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                8471361                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3535731                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             74374768                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              24606277                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250032                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 47276                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1661                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              73741311                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           43955903                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   82864941                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                24266583                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750314                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             43940783                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   15048                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5095637                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       111203778                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       49208821                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13764269                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24596900                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        88274116                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       25460112                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      25537039                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    71                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                7957                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            10719                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           88272457                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.289298                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.014469                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 78693403     89.15%     89.15% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3803678      4.31%     93.46% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1706665      1.93%     95.39% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   756310      0.86%     96.25% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1486705      1.68%     97.93% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1153377      1.31%     99.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   381634      0.43%     99.67% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   277888      0.31%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    12797      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             88272457                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1513      1.97%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            45225     58.90%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     60.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   105      0.14%     61.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   29      0.04%     61.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             4254      5.54%     66.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           25662     33.42%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          524      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     18043630     70.66%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875051      3.43%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            4      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875017      3.43%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      2.94%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       538614      2.11%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125327      0.49%     83.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2453664      9.61%     92.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875034      7.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      25537039                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.289292                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              76788                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003007                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               122690690                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               17217720                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       17207528                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 16732703                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250512                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250145                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   17209381                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8403922                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         25536653                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2992214                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      385                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           4992567                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2825704                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000353                       # Number of stores executed (Count)
system.cpu4.numRate                          0.289288                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           1659                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                      865406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   14263233                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     25452280                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              6.188928                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         6.188928                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.161579                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.161579                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  25202750                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10893336                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750115                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375111                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   14127665                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  10226435                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 10644524                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2913817                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000515                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125477                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125209                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2826791                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2826133                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              168                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2288211                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2288165                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999980                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    161                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            236                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             212                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           6673                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              140                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     88271514                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.288341                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.272876                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       81662565     92.51%     92.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2146194      2.43%     94.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         781671      0.89%     95.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         872744      0.99%     96.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         358282      0.41%     97.22% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         536509      0.61%     97.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          55504      0.06%     97.90% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         188545      0.21%     98.11% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1669500      1.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     88271514                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            14263233                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              25452280                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    4913203                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2912928                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2825124                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20914710                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     18038717     70.87%     70.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     70.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     70.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      3.44%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      3.44%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      2.95%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       537912      2.11%     82.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125265      0.49%     83.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      9.33%     92.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      7.37%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     25452280                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1669500                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      2719107                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2719107                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      2719107                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2719107                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2194647                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2194647                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2194647                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2194647                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 106591625968                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 106591625968                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 106591625968                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 106591625968                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      4913754                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      4913754                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      4913754                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      4913754                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.446633                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.446633                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.446633                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.446633                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 48568.916080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 48568.916080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 48568.916080                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 48568.916080                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      9164298                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       163149                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     56.171340                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249914                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249914                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1663092                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1663092                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1663092                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1663092                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       531555                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  64403110714                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  64403110714                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  64403110714                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  64403110714                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.108177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.108177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.108177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.108177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 121159.824880                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 121159.824880                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 121159.824880                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 121159.824880                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530432                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1128870                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1128870                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 32253.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 32253.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2306025                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2306025                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 65886.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65886.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data       953288                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         953288                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      1960226                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1960226                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  80504165583                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  80504165583                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      2913514                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2913514                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.672805                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.672805                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 41068.818383                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 41068.818383                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1663092                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1663092                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  38471774715                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  38471774715                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.101985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.101985                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 129476.178138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 129476.178138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      1765819                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765819                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       234421                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  26087460385                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  26087460385                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 111284.656174                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 111284.656174                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  25931335999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  25931335999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 110618.656174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 110618.656174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1014.372448                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3250735                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531568                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.115370                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          288194517                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1014.372448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.990598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.990598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          10359216                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         10359216                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1532588                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             82612895                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  3127912                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               998898                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2288065                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   28                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              25462251                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  185                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1959768                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      14269495                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2826791                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2288350                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     86312497                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                  1958165                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   71                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          88272457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.288468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.315014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                82703906     93.69%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  968663      1.10%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  480860      0.54%     95.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1519265      1.72%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  303252      0.34%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   87740      0.10%     97.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  106492      0.12%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  133258      0.15%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1969021      2.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            88272457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.032023                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.161650                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1958083                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1958083                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1958083                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1958083                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           82                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           82                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      2169828                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2169828                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      2169828                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2169828                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1958165                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1958165                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1958165                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1958165                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 26461.317073                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 26461.317073                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 26461.317073                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 26461.317073                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           67                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      1552113                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      1552113                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      1552113                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      1552113                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 23165.865672                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 23165.865672                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 23165.865672                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 23165.865672                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1958083                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1958083                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           82                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      2169828                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2169828                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1958165                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1958165                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 26461.317073                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 26461.317073                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      1552113                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      1552113                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 23165.865672                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 23165.865672                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           59.870019                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1958150                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          29226.119403                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          288189189                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    59.870019                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.116934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.116934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           62                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           3916397                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          3916397                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     39984                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 4436876                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              25460271                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2913817                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000515                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   54                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      992                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 4434940                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 217                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                25457765                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               25457673                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18098742                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27170336                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.288393                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.666121                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                    884                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   240                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 74568                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2912928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            86.540546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          128.148119                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1013644     34.80%     34.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              194852      6.69%     41.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              209837      7.20%     48.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              103211      3.54%     52.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              117325      4.03%     56.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              172226      5.91%     62.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               82054      2.82%     64.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               85130      2.92%     67.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89              116689      4.01%     71.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               62280      2.14%     74.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             57742      1.98%     76.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             77285      2.65%     78.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             39543      1.36%     80.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             36262      1.24%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             44511      1.53%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             26443      0.91%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             22943      0.79%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             25832      0.89%     85.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             21646      0.74%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             15929      0.55%     86.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             15698      0.54%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             11161      0.38%     87.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              9548      0.33%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              9448      0.32%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              7270      0.25%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             10965      0.38%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             16232      0.56%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             13888      0.48%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             13726      0.47%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             13085      0.45%     90.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          266523      9.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2912928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2913608                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000353                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1958165                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean   9664059267                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value   9664059267                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   9664059267                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  29683460826                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   9664059267                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1918184                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                8393640                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3678334                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             74282135                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              25461472                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250049                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 46490                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  1111                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              73649255                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           45666611                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   85858523                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                25050373                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750321                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             45651561                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   14978                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  5206325                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       112060720                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       50918924                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14263233                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  25452280                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        88268314                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       25753386                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      25829172                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    62                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                7447                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            10382                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           88266602                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.292627                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.024307                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 78611149     89.06%     89.06% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3826855      4.34%     93.40% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1751303      1.98%     95.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   775183      0.88%     96.26% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1399775      1.59%     97.84% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1180749      1.34%     99.18% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   391732      0.44%     99.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   317923      0.36%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    11933      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             88266602                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   1469      2.08%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      2.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            44404     63.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     65.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   106      0.15%     65.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   29      0.04%     65.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             3078      4.37%     69.64% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           21399     30.36%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          525      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     18312595     70.90%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875032      3.39%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            4      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875003      3.39%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750000      2.90%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       563072      2.18%     82.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125332      0.49%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2452416      9.49%     92.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875019      7.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      25829172                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.292621                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              70485                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002729                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               123271639                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               17510619                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       17500969                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 16723853                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250376                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250081                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   17502765                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8396367                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         25828804                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3015434                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      367                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5015775                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2874606                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000341                       # Number of stores executed (Count)
system.cpu5.numRate                          0.292617                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           1712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                      871256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14434607                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     25746064                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              6.115048                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         6.115048                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.163531                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.163531                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  25469220                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 11064494                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750052                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375063                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   14372178                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  10373153                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 10765546                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2938232                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000503                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125459                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125202                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2875696                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2875030                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              166                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2312645                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2312596                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999979                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    163                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            241                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             217                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           6064                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              138                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     88265739                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.291688                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.279010                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       81587428     92.43%     92.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2161038      2.45%     94.88% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         786753      0.89%     95.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         877467      0.99%     96.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         358294      0.41%     97.17% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         561926      0.64%     97.81% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          54319      0.06%     97.87% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         217713      0.25%     98.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1660801      1.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     88265739                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14434607                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              25746064                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    4937685                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2937410                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2874088                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   21184012                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     18308019     71.11%     71.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     71.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     71.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.40%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.40%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      2.91%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       562394      2.18%     83.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125265      0.49%     83.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      9.22%     92.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      7.28%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     25746064                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1660801                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      2758144                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2758144                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      2758144                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2758144                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2180063                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2180063                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2180063                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2180063                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 105743104075                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 105743104075                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 105743104075                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 105743104075                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      4938207                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      4938207                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      4938207                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      4938207                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.441469                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.441469                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.441469                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.441469                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 48504.609305                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 48504.609305                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 48504.609305                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 48504.609305                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      9039024                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       161088                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     56.112336                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249907                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249907                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1648508                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1648508                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1648508                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1648508                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       531555                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  64237317409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  64237317409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  64237317409                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  64237317409                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.107641                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.107641                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.107641                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.107641                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 120847.922433                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 120847.922433                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 120847.922433                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 120847.922433                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530433                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1383948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1383948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 39541.371429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 39541.371429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2813850                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2813850                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 80395.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 80395.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data       992324                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         992324                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      1945643                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1945643                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  79673234679                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  79673234679                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      2937967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2937967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.662241                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.662241                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 40949.565094                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 40949.565094                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1648508                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1648508                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       297135                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297135                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  38323571733                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  38323571733                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.101136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.101136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 128976.969166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 128976.969166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      1765820                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       234420                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234420                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  26069869396                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  26069869396                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 111210.090419                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 111210.090419                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       234420                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234420                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  25913745676                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  25913745676                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 110544.090419                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 110544.090419                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.400475                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3289770                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531569                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.188792                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          290142567                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1014.400475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.990625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.990625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10408123                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10408123                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1510986                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             82580717                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3213571                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               961164                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2312502                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              25755532                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  185                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1957215                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14440630                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2875696                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2312783                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     86309195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                  1955661                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          88266602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.291811                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.323542                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                82658666     93.65%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  967477      1.10%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  476325      0.54%     95.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1511801      1.71%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  330577      0.37%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   82686      0.09%     97.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  101118      0.11%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  144414      0.16%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1993538      2.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            88266602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.032579                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.163599                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1955580                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1955580                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1955580                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1955580                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           81                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           81                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      1990674                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      1990674                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      1990674                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      1990674                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1955661                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1955661                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1955661                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1955661                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 24576.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 24576.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 24576.222222                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 24576.222222                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           66                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           66                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      1315683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      1315683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      1315683                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      1315683                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 19934.590909                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 19934.590909                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 19934.590909                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 19934.590909                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1955580                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1955580                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           81                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      1990674                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      1990674                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1955661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1955661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 24576.222222                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 24576.222222                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           66                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           66                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      1315683                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      1315683                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 19934.590909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 19934.590909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           59.867676                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1955646                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                66                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs                 29631                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          290137239                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    59.867676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.116929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.116929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           62                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3911388                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3911388                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     41038                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 4411896                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              25753545                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2938232                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000503                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   54                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      941                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 4409939                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 210                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                25751141                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               25751050                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18337890                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27491919                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.291736                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.667028                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                    817                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   228                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 73407                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2937410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            84.976739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          127.289967                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1051680     35.80%     35.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              202567      6.90%     42.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              209189      7.12%     49.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              102506      3.49%     53.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              113902      3.88%     57.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              167486      5.70%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               82850      2.82%     65.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               81580      2.78%     68.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89              113098      3.85%     72.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               63111      2.15%     74.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             56537      1.92%     76.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             75628      2.57%     78.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             40928      1.39%     80.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             35739      1.22%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             44463      1.51%     83.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             26841      0.91%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             22498      0.77%     84.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             25003      0.85%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             20894      0.71%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             14886      0.51%     86.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             15576      0.53%     87.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             11360      0.39%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              9521      0.32%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              9503      0.32%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              7198      0.25%     88.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             10681      0.36%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             15953      0.54%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             14465      0.49%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             14062      0.48%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             13096      0.45%     90.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          264609      9.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2937410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2938064                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000341                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4769                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3684                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1955661                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean   9664043283                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   9664043283                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   9664043283                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  29683476810                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   9664043283                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1897876                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                8365477                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3724281                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             74278804                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              25754770                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250059                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 46560                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  1276                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              73644066                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           46253255                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   86885079                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25319180                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750258                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             46239129                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   14054                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  5139265                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       112356780                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       51505196                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14434607                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  25746064                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        88262639                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       25500379                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     173                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      25577053                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    54                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                8370                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            12247                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 68                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           88260259                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.289791                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.015234                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 78660787     89.12%     89.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3800092      4.31%     93.43% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1739177      1.97%     95.40% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   755281      0.86%     96.26% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1478403      1.68%     97.93% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1154781      1.31%     99.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   371104      0.42%     99.66% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   286449      0.32%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    14185      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             88260259                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1308      1.82%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            45347     63.14%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     64.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    90      0.13%     65.09% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   26      0.04%     65.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             4463      6.21%     71.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           20586     28.66%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          540      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     18080277     70.69%     70.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     70.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     70.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875050      3.42%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            4      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     74.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875013      3.42%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750000      2.93%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       541937      2.12%     82.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125345      0.49%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2453683      9.59%     92.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875030      7.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      25577053                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.289783                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              71820                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002808                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               122758258                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               17258400                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       17247542                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 16727980                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250526                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250131                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   17249145                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8399188                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         25576671                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2995559                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      381                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           4995922                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2832321                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000363                       # Number of stores executed (Count)
system.cpu6.numRate                          0.289779                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           2380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                      876895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   14286497                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     25492148                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              6.178046                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         6.178046                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.161863                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.161863                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  25239329                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10916798                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750094                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375103                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   14160658                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  10246207                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 10661193                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2917205                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000579                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125508                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125239                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2833487                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2832799                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              174                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2291585                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2291510                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999967                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    167                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            237                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             213                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           7272                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              145                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     88259221                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.288833                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.271944                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       81612952     92.47%     92.47% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2164003      2.45%     94.92% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         794457      0.90%     95.82% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         879401      1.00%     96.82% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         357679      0.41%     97.22% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         539948      0.61%     97.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          59730      0.07%     97.90% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         196216      0.22%     98.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1654835      1.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     88259221                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            14286497                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              25492148                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    4916537                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2916254                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2831764                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20951256                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     18075253     70.91%     70.91% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     70.91% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     70.91% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      3.43%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      3.43%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      2.94%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       541238      2.12%     82.84% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125273      0.49%     83.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      9.32%     92.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      7.36%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     25492148                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1654835                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      2736703                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2736703                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      2736703                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2736703                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2180375                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2180375                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2180375                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2180375                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 105769376201                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 105769376201                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 105769376201                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 105769376201                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      4917078                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      4917078                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      4917078                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      4917078                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.443429                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.443429                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.443429                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.443429                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 48509.717916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 48509.717916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 48509.717916                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 48509.717916                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      9134931                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       163107                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     56.005757                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249915                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249915                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1648812                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1648812                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1648812                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1648812                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       531563                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531563                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  64250036102                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  64250036102                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  64250036102                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  64250036102                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.108105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.108105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.108105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.108105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 120870.030649                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 120870.030649                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 120870.030649                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 120870.030649                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530437                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       933732                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       933732                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 26678.057143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 26678.057143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      1935729                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      1935729                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 55306.542857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 55306.542857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data       970879                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         970879                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      1945951                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1945951                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  79683853716                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  79683853716                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      2916830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2916830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.667146                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.667146                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 40948.540696                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 40948.540696                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1648812                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1648812                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  38320640001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  38320640001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.101871                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.101871                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 128965.366381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 128965.366381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      1765824                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765824                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       234424                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234424                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  26085522485                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  26085522485                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 111274.965383                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 111274.965383                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       234424                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234424                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  25929396101                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  25929396101                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 110608.965383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 110608.965383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1014.356642                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3268342                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531575                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.148412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          292020354                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1014.356642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.990583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          10365871                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         10365871                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1523990                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             82605045                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  3134864                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               996192                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   168                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2291391                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              25502511                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1955271                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      14293112                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2833487                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2291701                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     86304791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    394                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  1953670                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   74                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          88260259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.288968                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.316177                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                82689563     93.69%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  962540      1.09%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  479085      0.54%     95.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1521173      1.72%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  307789      0.35%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   87772      0.10%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  107835      0.12%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  132899      0.15%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1971603      2.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            88260259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.032103                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.161938                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1953585                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1953585                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1953585                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1953585                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           85                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             85                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           85                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            85                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      2226438                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      2226438                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      2226438                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      2226438                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1953670                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1953670                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1953670                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1953670                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 26193.388235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 26193.388235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 26193.388235                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 26193.388235                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           70                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      1641357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      1641357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      1641357                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      1641357                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 23447.957143                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 23447.957143                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 23447.957143                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 23447.957143                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1953585                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1953585                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           85                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           85                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      2226438                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      2226438                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1953670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1953670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 26193.388235                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 26193.388235                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      1641357                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      1641357                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 23447.957143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 23447.957143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           62.632988                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1953655                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          27909.357143                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          292015026                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    62.632988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.122330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.122330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           3907410                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          3907410                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      168                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     36710                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 4429022                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              25500552                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2917205                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000579                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      930                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 4427202                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 216                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                25497761                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               25497673                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18122950                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27199645                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.288884                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.666294                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                    946                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   296                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 74693                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2916254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            85.604366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          127.676674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1031807     35.38%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              199602      6.84%     42.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              211633      7.26%     49.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              100219      3.44%     52.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              115723      3.97%     56.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              173766      5.96%     62.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               78314      2.69%     65.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               81309      2.79%     68.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89              115402      3.96%     72.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               59363      2.04%     74.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             56873      1.95%     76.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             77786      2.67%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             37882      1.30%     80.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             35332      1.21%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             44474      1.53%     82.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             25678      0.88%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             22253      0.76%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             25590      0.88%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             21319      0.73%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             15359      0.53%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             15080      0.52%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             11151      0.38%     87.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              9712      0.33%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              9285      0.32%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              7078      0.24%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             10984      0.38%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             16701      0.57%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             15050      0.52%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             14257      0.49%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             13217      0.45%     90.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          264055      9.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2916254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2916924                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000363                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4762                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1953670                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean   9664055271                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   9664055271                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   9664055271                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  29683464822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   9664055271                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   168                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1912173                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                8371550                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3679979                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             74296389                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              25501751                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250038                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 46150                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                   763                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              73661150                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           45746691                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   85998919                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                25087427                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750339                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             45731279                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   15340                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  5242448                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       112103572                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       50999953                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                14286497                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  25492148                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        88257122                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       25744496                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     156                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      25819531                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    53                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                7885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            10884                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           88255235                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.292555                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.026432                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 78654170     89.12%     89.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3795347      4.30%     93.42% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1721138      1.95%     95.37% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   732718      0.83%     96.20% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1445213      1.64%     97.84% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1177607      1.33%     99.17% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   400699      0.45%     99.63% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   316071      0.36%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    12272      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             88255235                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1542      2.22%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            44593     64.16%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     66.38% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    96      0.14%     66.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   23      0.03%     66.55% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             3632      5.23%     71.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           19617     28.22%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          530      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     18304311     70.89%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875037      3.39%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            4      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875002      3.39%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      2.90%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       562292      2.18%     82.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125335      0.49%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2451826      9.50%     92.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875020      7.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      25819531                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.292549                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              69503                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.002692                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               123242203                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               17502124                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       17491901                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 16721644                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250416                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250090                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   17493761                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8394743                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         25819125                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3014045                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      400                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           5014391                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2873089                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000346                       # Number of stores executed (Count)
system.cpu7.numRate                          0.292544                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           1887                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                      882424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   14429163                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     25736726                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              6.116579                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         6.116579                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.163490                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.163490                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25459731                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 11059245                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750057                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375072                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   14364591                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  10368581                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 10761137                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2937529                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000529                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125473                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125209                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2874166                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2873498                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              170                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2311888                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2311819                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999970                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    161                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            240                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                26                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             214                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           6614                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              137                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     88254308                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.291620                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.278926                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       81575174     92.43%     92.43% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2165099      2.45%     94.89% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         789734      0.89%     95.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         872375      0.99%     96.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         357612      0.41%     97.17% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         561028      0.64%     97.81% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          54017      0.06%     97.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         218808      0.25%     98.12% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1660461      1.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     88254308                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            14429163                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              25736726                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    4936908                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2936631                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2872530                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   21175452                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     18299459     71.10%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      3.40%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      3.40%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      2.91%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       561615      2.18%     83.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125267      0.49%     83.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      9.23%     92.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      7.29%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     25736726                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1660461                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      2785150                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2785150                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      2785150                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2785150                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2152272                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2152272                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2152272                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2152272                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 104972137055                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 104972137055                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 104972137055                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 104972137055                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      4937422                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      4937422                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      4937422                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      4937422                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.435910                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.435910                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.435910                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.435910                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 48772.709516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 48772.709516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 48772.709516                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 48772.709516                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      9051800                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       159213                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     56.853398                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249904                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249904                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1620716                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1620716                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1620716                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1620716                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       531556                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531556                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  64123266482                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  64123266482                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  64123266482                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  64123266482                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.107659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.107659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.107659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.107659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 120633.134575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 120633.134575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 120633.134575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 120633.134575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530436                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1014984                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1014984                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 28999.542857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 28999.542857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2082915                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2082915                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 59511.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59511.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1019330                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1019330                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      1917850                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1917850                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  78902501517                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  78902501517                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      2937180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2937180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.652956                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.652956                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 41141.122359                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 41141.122359                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1620716                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1620716                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  38209755996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  38209755996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.101163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.101163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 128594.358088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 128594.358088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      1765820                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       234422                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  26069635538                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  26069635538                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2000242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 111208.144022                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 111208.144022                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  25913510486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  25913510486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 110542.144022                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 110542.144022                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1014.393076                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3316778                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531568                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.239612                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          293861511                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1014.393076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.990618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.990618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          10406552                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         10406552                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1506122                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             82577671                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  3211293                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               959991                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   158                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2311730                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              25746523                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  208                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1952828                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      14435308                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2874166                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2312006                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     86302216                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    382                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                  1951150                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          88255235                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.291746                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.323218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                82666644     93.67%     93.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  949313      1.08%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  461214      0.52%     95.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1510930      1.71%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  346702      0.39%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   81531      0.09%     97.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  101121      0.11%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  159849      0.18%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1977931      2.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            88255235                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.032566                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.163560                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1951065                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1951065                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1951065                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1951065                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           85                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             85                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           85                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            85                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      1864800                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      1864800                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      1864800                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      1864800                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1951150                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1951150                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1951150                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1951150                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 21938.823529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 21938.823529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 21938.823529                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 21938.823529                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           68                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      1326006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      1326006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      1326006                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      1326006                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 19500.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 19500.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 19500.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 19500.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1951065                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1951065                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           85                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           85                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      1864800                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      1864800                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1951150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1951150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 21938.823529                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 21938.823529                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           68                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      1326006                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      1326006                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 19500.088235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 19500.088235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           61.602856                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1951133                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          28693.132353                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          293856183                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    61.602856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.120318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.120318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3902368                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3902368                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      158                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     34957                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 4466784                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              25744652                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2937529                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000529                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   53                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      738                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 4465025                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            75                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 210                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                25742086                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               25741991                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 18409213                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 27545240                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.291670                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.668326                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                    893                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   252                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 72018                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2936631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            84.215741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          127.066411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1077783     36.70%     36.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              200140      6.82%     43.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              208467      7.10%     50.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              101866      3.47%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              111884      3.81%     57.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              162682      5.54%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               77801      2.65%     66.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               79845      2.72%     68.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89              111411      3.79%     72.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               59102      2.01%     74.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             55371      1.89%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             74460      2.54%     79.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             39955      1.36%     80.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             35945      1.22%     81.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             44801      1.53%     83.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             25833      0.88%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             22475      0.77%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             25651      0.87%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             21141      0.72%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             15388      0.52%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             15211      0.52%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             11443      0.39%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              9574      0.33%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              9230      0.31%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              7380      0.25%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             10367      0.35%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             16507      0.56%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             15051      0.51%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             13785      0.47%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             13093      0.45%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          262989      8.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2936631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2937271                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000346                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1951150                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   9664051275                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value   9664051275                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   9664051275                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  29683468818                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   9664051275                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   158                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1891730                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                8407193                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3722784                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             74233370                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              25745839                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250044                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 44782                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  1592                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              73601577                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           46235219                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   86853678                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                25311112                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750290                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             46220455                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   14675                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  5103411                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       112336966                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       51487694                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                14429163                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  25736726                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   698                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1093                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    89                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    35                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    87                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    90                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                    89                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                    83                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                    95                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2823                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  698                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1093                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   89                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  132                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   35                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   87                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   90                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                   89                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   49                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                   83                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   49                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                   95                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                   92                       # number of overall hits (Count)
system.l2.overallHits::total                     2823                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2257                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              910000                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              531354                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  31                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              531323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              531323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              531310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              531318                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              531312                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              531306                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631662                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2257                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             910000                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 40                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             531354                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 31                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             531323                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 25                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             531323                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 17                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             531310                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 14                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             531318                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             531312                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 14                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             531306                       # number of overall misses (Count)
system.l2.overallMisses::total                4631662                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      158695812                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    83047946217                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        2722941                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    57763399025                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        2016981                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    57944064124                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        1682982                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    57817513808                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        1080252                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    57679891621                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst         829170                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    57526206508                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        1141524                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    57545703360                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst         819513                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    57354573250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       486848287088                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     158695812                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   83047946217                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       2722941                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   57763399025                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       2016981                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   57944064124                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       1682982                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   57817513808                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       1080252                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   57679891621                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst        829170                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   57526206508                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       1141524                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   57545703360                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst        819513                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   57354573250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      486848287088                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2955                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            911093                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               129                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            531486                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                66                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            531410                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            531413                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            531399                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            531401                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            531407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            531398                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4634485                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2955                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           911093                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              129                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           531486                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               66                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           531410                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           531413                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           531399                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           531401                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           531407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           531398                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4634485                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.763790                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998800                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.310078                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999752                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.469697                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999836                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.352113                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999831                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.269841                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999833                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.222222                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999844                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.268657                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999821                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.218750                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999827                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999391                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.763790                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998800                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.310078                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999752                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.469697                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999836                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.352113                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999831                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.269841                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999833                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.222222                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999844                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.268657                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999821                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.218750                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999827                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999391                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 70312.721311                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 91261.479359                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 68073.525000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 108709.822501                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 65063.903226                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 109056.193923                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 67319.280000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 108818.014293                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 63544.235294                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 108561.652559                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 59226.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 108270.765357                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst        63418                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 108308.683711                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 58536.642857                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 107950.170429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    105113.086207                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 70312.721311                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 91261.479359                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 68073.525000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 108709.822501                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 65063.903226                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 109056.193923                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 67319.280000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 108818.014293                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 63544.235294                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 108561.652559                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 59226.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 108270.765357                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst        63418                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 108308.683711                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 58536.642857                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 107950.170429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   105113.086207                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            32209838                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2241743                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              14.368212                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001230                       # number of writebacks (Count)
system.l2.writebacks::total                   2001230                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   129                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  129                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2254                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          909998                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              26                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          531352                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          531321                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              11                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          531321                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          531307                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst               1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          531315                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst               4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          531309                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          531303                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631533                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2254                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         909998                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             26                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         531352                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         531321                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             11                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         531321                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         531307                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst              1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         531315                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst              4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         531309                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         531303                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631533                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    143146468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  76836023557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1744854                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  54136329798                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       430966                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  54317217339                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       784780                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  54190670585                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       300007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  54053074512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst        75981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  53899342181                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst       281345                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  53918847118                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst        63888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  53727631375                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   455225964754                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    143146468                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  76836023557                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1744854                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  54136329798                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       430966                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  54317217339                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       784780                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  54190670585                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       300007                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  54053074512                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst        75981                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  53899342181                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst       281345                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  53918847118                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst        63888                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  53727631375                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  455225964754                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.762775                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998798                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.201550                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999748                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.090909                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999833                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.154930                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999827                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.063492                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999827                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.015873                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999838                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.059701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.015625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999821                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999363                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.762775                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998798                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.201550                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999748                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.090909                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999833                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.154930                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999827                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.063492                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999827                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.015873                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999838                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.059701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999821                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999363                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 63507.749778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 84435.376294                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 67109.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 101884.117869                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 71827.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 102230.511007                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 71343.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 101992.337184                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 75001.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 101736.048108                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst        75981                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 101445.173167                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 70336.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 101483.029872                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst        63888                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 101124.276307                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 98288.399274                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 63507.749778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 84435.376294                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 67109.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 101884.117869                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 71827.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 102230.511007                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 71343.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 101992.337184                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 75001.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 101736.048108                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst        75981                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 101445.173167                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 70336.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 101483.029872                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst        63888                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 101124.276307                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 98288.399274                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4599152                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            5                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              5                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            698                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             89                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             35                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1062                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2257                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           40                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           17                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2416                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    158695812                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      2722941                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      2016981                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      1682982                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      1080252                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst       829170                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      1141524                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst       819513                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    168989175                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2955                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          129                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           66                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           71                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3478                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.763790                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.310078                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.469697                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.352113                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.269841                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.222222                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.268657                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.218750                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.694652                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 70312.721311                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 68073.525000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 65063.903226                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 67319.280000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 63544.235294                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 59226.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst        63418                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 58536.642857                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69945.850579                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            109                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2254                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           26                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           11                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2307                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    143146468                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1744854                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       430966                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       784780                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       300007                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst        75981                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst       281345                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst        63888                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    146828289                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.762775                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.201550                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.090909                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.154930                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.063492                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.015873                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.059701                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.015625                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.663312                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 63507.749778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 67109.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 71827.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 71343.636364                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 75001.750000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst        75981                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 70336.250000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst        63888                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 63644.685306                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               208                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   265                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          235872                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          234414                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          234394                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          234393                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          234391                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          234391                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876632                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  24938184625                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  24847359942                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  24801115221                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  24788364553                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  24736383212                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  24723758593                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  24740860860                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  24721119251                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   198297146257                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        236080                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        234423                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        234402                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        234401                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        234399                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        234399                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876897                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999119                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999859                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 105727.617627                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 105997.764391                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 105809.513985                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 105755.566732                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 105535.597711                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 105480.835838                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 105553.800530                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 105470.925350                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 105666.505877                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       235872                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       234414                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       234394                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       234393                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       234391                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       234391                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876632                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  23328100153                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  23247292643                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  23201172672                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  23188401974                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  23136461570                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  23123802485                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  23140901083                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  23121138783                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 185487271363                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999119                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999859                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 98901.523509                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 99171.946398                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 98983.645793                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 98929.583964                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 98709.673108                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 98654.822433                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 98727.771472                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 98644.720647                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 98840.513944                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           123                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            79                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            82                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            81                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data            75                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            87                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data            84                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1496                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       674128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       296940                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       296929                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       296930                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       296921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       296927                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       296921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       296918                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2752614                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  58109761592                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  32916039083                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  33142948903                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  33029149255                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  32943508409                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  32802447915                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  32804842500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  32633453999                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 288382151656                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       675013                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       297063                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       297008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       297012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       297002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       297002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       297008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       297002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998689                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999586                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999734                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999727                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999707                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999717                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999457                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 86199.893183                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 110850.808524                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 111619.103904                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 111235.473866                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 110950.415797                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 110473.105898                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 110483.402993                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 109907.294266                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104766.651501                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       674126                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       296938                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       296927                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       296928                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       296924                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       296915                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752594                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  53507923404                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  30889037155                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  31116044667                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  31002268611                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  30916612942                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  30775539696                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  30777946035                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  30606492592                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 269591865102                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998686                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999579                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999727                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999717                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999717                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999707                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999450                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 79373.771971                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 104025.207804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 104793.584507                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 104410.054326                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 104125.088213                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 103647.868465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 103658.067328                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 103081.665096                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 97941.020398                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               50                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   88                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           50                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               88                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2365                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2365                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2365                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2365                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001733                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001733                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001733                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001733                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32431.596563                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9253643                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4631920                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.997799                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       69000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.142875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       25.632493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    10947.071550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.217395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     3014.545890                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.044255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3254.510300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.045198                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3150.637184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.032880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     3019.136968                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.005842                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2850.735597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.011224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     2954.553247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.008812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3211.264853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.334078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.091997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.099320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.096150                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.092137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.086998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.090166                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.098000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.989734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  369                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3200                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                29068                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  131                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78662144                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78662144                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   1000607.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      1121.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    454889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    265695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    265664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    265670.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    265638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    265678.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    265644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    265675.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000014000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000142265980                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        60427                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        60427                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            3937041                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            947523                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2315728                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1000607                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2315728                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1000607                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      4.78                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     25.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6              2315728                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6             1000607                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 168663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 237699                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 312587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 320916                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 335769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 293709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 229045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 173008                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 110068                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  68644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 35496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 18277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                  7115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                  3309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                   954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                   362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                    60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                  5642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                  7868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 18885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 37647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 53111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 61207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 64132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 65251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 65760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 66449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 66365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 66357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 65808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 66391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 67968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 69378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 64170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 10095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  5702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  3148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  1675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                   884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                   274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                   153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        60427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     35.513992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    32.109142                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    61.846943                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-511        60420     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-1023            5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        60427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        60427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     16.558509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.497593                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.550653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           51131     84.62%     84.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            1175      1.94%     86.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            2039      3.37%     89.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            1983      3.28%     93.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            1496      2.48%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            1034      1.71%     97.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             643      1.06%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             363      0.60%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             382      0.63%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              81      0.13%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26              43      0.07%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              11      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28              14      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30               8      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               3      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32              13      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        60427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   1600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              148206592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            64038848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3766605662.81447124                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1627519290.88899899                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  39347288325                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     11864.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        71744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     29112896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     17004480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     17002496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     17002880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data     17000832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data     17003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data     17001216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data     17003200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     64037184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 1823342.356276308186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 739891508.567505359650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 19518.383831682157                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 432161416.013232529163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 6506.127943894052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 432110993.521667361259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 8132.659929867566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 432120752.713583230972                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 6506.127943894052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 432068703.690032064915                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 1626.531985973513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 432133764.969470977783                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 3253.063971947026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 432078462.881947875023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 1626.531985973513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 432128885.373513102531                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1627477001.057363748550                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         1121                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       454914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       265695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       265664                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       265670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       265638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       265678                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       265644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       265675                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1000607                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     28456718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  18512894938                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       370472                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  14750241213                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst       140014                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  14760966509                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       148846                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  14618342851                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst       147861                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data  14520726545                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst        38000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data  14409799914                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst        76000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data  14514463410                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst        26000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data  14267594677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 778860380728                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     25385.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     40695.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     30872.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     55515.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     35003.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     55562.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     29769.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     55024.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     36965.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     54663.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     38000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     54237.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     38000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     54638.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     26000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     53703.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    778387.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        71744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     29114496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     17004480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     17002496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     17002880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data     17000832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data     17003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data     17001216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data     17003200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     148206592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        71744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        73600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     64038848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     64038848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst         1121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       454914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       265695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       265664                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       265670                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data       265638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data       265678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data       265644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data       265675                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2315728                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1000607                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1000607                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst      1823342                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    739932172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        19518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    432161416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst         6506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    432110994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         8133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    432120753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         6506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    432068704                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst         1627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    432133765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst         3253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    432078463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst         1627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    432128885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       3766605663                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst      1823342                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        19518                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst         6506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         8133                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         6506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst         1627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst         3253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst         1627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1870512                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1627519291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1627519291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1627519291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst      1823342                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    739932172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        19518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    432161416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst         6506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    432110994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         8133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    432120753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         6506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    432068704                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst         1627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    432133765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst         3253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    432078463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst         1627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    432128885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      5394124954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2315703                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1000581                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       144710                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       144751                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       144661                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       144717                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       144727                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       144759                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       144744                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       144776                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       144719                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       144786                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       144734                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       144767                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       144719                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       144723                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       144666                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       144744                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        62505                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        62540                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        62499                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        62574                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        62531                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        62551                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        62536                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        62573                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        62532                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        62555                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        62559                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        62588                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        62490                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        62536                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        62483                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        62529                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            87964591968                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           4631406000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      120384433968                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               37986.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          51986.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             407588                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            643900                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           17.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          64.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      2264792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    93.713507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    78.978732                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    79.818275                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1851212     81.74%     81.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       170344      7.52%     89.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        83073      3.67%     92.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        53333      2.35%     95.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383        40168      1.77%     97.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447        29575      1.31%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511        13162      0.58%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575        23925      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      2264792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            148204992                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          64037184                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            3766.565000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1627.477001                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                32000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  16.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              11.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              5.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              31.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     84092800                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    657800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  38605627293                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1000623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      1132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    455063.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    265657.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    265657.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    265651.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    265669.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    265637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    265665.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    265628.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000014000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000142270364                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        60458                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        60458                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            3965090                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            947314                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2315804                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1000623                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2315804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1000623                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      4.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6              2315804                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6             1000623                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 170042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 238376                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 313477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 326387                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 340852                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 298468                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 228061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 168091                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 105674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  64763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 33250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 17116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                  6767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                  3109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                   908                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                   334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                    78                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                  5515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                  7604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 19100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 38206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 53718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 61771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 64418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 65529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 65841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 65953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 66478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 66523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 66263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 65806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 66274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 68221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 69547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 64143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  9218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  5000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  2633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                   677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                   200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                   122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                    70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        60458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     35.496923                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    32.120772                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    61.833180                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-511        60452     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-1023            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        60458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        60458                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.550366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.489833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.547742                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           51335     84.91%     84.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            1106      1.83%     86.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            2071      3.43%     90.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            1901      3.14%     93.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            1496      2.47%     95.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             994      1.64%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22             618      1.02%     98.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             373      0.62%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             373      0.62%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              86      0.14%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26              29      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              23      0.04%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28              15      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29               9      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30               8      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               4      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              15      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        60458                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              148211456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            64039872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             3766729279.24540520                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1627545315.40077448                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  39347353926                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     11864.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        72448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     29124032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     17002048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     17002048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     17001664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data     17002816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data     17000768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data     17002560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data     17000192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     64038528                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 1841234.208122016862                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 740174525.133064746857                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 22771.447803629184                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 432099607.797765552998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 3253.063971947026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 432099607.797765552998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 9759.191915841078                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 432089848.605849742889                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 432119126.181597232819                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 432067077.158046066761                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 3253.063971947026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 432112620.053653359413                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 432052438.370172321796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1627511158.229068994522                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         1132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       455084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       265657                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       265657                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       265651                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       265669                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       265637                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       265665                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       265628                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1000623                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     29219076                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  18130502964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       386005                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  14587165873                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        52000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  14648316722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       173447                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  14463923770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data  14354902241                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data  14236594298                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst        52000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data  14370313162                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data  14061620872                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 777529673950                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     25811.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     39839.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     27571.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     54909.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     26000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     55139.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     28907.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     54447.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     54033.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     53594.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     26000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     54091.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     52937.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    777045.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        72448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     29125376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     17002048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     17002048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     17001664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data     17002816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data     17000768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data     17002560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data     17000192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     148211456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        72448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        73984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     64039872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     64039872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst         1132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       455084                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       265657                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       265657                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       265651                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data       265669                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data       265637                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data       265665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data       265628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2315804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1000623                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1000623                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst      1841234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    740208682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        22771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    432099608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst         3253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    432099608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         9759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    432089849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    432119126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    432067077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         3253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    432112620                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    432052438                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       3766729279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst      1841234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        22771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst         3253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         9759                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         3253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      1880271                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1627545315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1627545315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1627545315                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst      1841234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    740208682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        22771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    432099608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst         3253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    432099608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         9759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    432089849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    432119126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    432067077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         3253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    432112620                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    432052438                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      5394274595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2315783                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1000602                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       144715                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       144762                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       144663                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       144670                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       144724                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       144776                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       144732                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       144762                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       144733                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       144830                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       144745                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       144785                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       144727                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       144750                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       144670                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       144739                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        62503                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        62539                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        62514                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        62523                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        62536                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        62553                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        62534                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        62534                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        62547                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        62629                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        62572                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        62594                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        62482                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        62541                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        62489                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        62512                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            86462260430                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           4631566000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      118883222430                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               37336.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          51336.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             407646                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            644575                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           17.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          64.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      2264159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    93.742561                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    78.997663                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    79.840824                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1849900     81.70%     81.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       171560      7.58%     89.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        82373      3.64%     92.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        53175      2.35%     95.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383        39691      1.75%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447        31114      1.37%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511        12370      0.55%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575        23976      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      2264159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            148210112                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          64038528                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            3766.695122                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1627.511158                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                32000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  16.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              11.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              5.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              31.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    237728340                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    657800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  38451991753                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2754900                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001230                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2584726                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               158                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876632                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876632                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2754900                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      6924540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      6924638                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13849178                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13849178                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    212245440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    212251328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424496768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424496768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              158                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631690                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631690    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631690                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         9944492488                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.3                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         9942070373                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23529749290                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9217646                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4592286                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2759592                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4002963                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2448                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5220303                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              246                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             246                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1877205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1877205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3510                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2756084                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8359                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      2734350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          268                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      1593750                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      1593457                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          144                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      1593459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      1593425                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          129                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      1593427                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          137                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      1593447                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          132                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      1593429                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898179                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       345408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     74458560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         8576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     50011584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     50004864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     50004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     50004032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     50003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     50004608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     50003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424874560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4601624                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128226816                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10190046                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003046                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084451                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10166186     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   21958      0.22%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     393      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     245      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     228      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     220      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     219      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     547      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      50      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10190046                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39347520093                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         5535893246                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2959023                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         911294749                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            77539                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        531069275                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            71212                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        531058635                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            70223                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        531058623                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            74539                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        531063959                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            72542                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        531059958                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            138465                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         531171868                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             78191                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         531068939                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11501580                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5911080                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           13563                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        13289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          274                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
