<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)</text>
<text>Date: Wed Aug 20 14:42:44 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>my_design</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2231</cell>
 <cell>22956</cell>
 <cell>9.72</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2403</cell>
 <cell>22956</cell>
 <cell>10.47</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>324</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>70</cell>
 <cell>108</cell>
 <cell>64.81</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>70</cell>
 <cell>108</cell>
 <cell>64.81</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>54</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>2</cell>
 <cell>204</cell>
 <cell>0.98</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>84</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>28</cell>
 <cell>68</cell>
 <cell>41.18</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1199</cell>
 <cell>1371</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>24</cell>
 <cell>24</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>1008</cell>
 <cell>1008</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2231</cell>
 <cell>2403</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>10</cell>
</row>
<row>
 <cell>17</cell>
 <cell>10</cell>
</row>
<row>
 <cell>19</cell>
 <cell>28</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>50</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>3</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>6</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>68</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1805</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1485</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_ibuf</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_8_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[7].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_12_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[11].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_9_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[8].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_13_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[12].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_14_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[13].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_6_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[5].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_7_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[6].par_calc_0/an[17]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1485</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_ibuf</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/systola</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/rows_higher.2.a_row_higher/dvalid_pipe_1/delayLine[2]</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_8_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[7].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_12_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[11].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_9_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[8].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_13_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[12].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_14_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[13].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_6_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[5].par_calc_0/an[17]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/ai_7_[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORECORDIC_C0_0/CORECORDIC_C0_0/parallel.cordic_paral_0/uRotator_par_0/cLayer[6].par_calc_0/an[17]</cell>
</row>
</table>
</doc>
