(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsgt (bvnand (bvxor #x1448bbf2  #x1474ce07 ) (bvnand #xdfa53f6a  bv_1)) (bvlshr (bvsrem #xb6fb74c8  #xd79e1d07 ) (bvsdiv bv_2 #x7af87fde ))))
(assert (bvsle (bvlshr (bvnand #x97c0b31a  bv_3) (bvsdiv bv_0 bv_1)) (bvsmod (bvudiv bv_0 #x345a20f8 ) (bvlshr bv_4 bv_1))))
(assert (bvule (bvsdiv (bvsdiv #xde8f4b1a  bv_0) (bvnor #xa5d09664  #x2f8163fc )) (bvnor (bvor bv_3 #x14174dea ) (bvsub #xf8bc76a2  bv_1))))
(assert (xor (or (bvuge #x45df4c97  #xa59116cc ) (=> bool_0 bool_4)) (bvsle (bvsdiv #x3649e53a  bv_1) (bvsub #xb90f7d1a  bv_1))))
(assert (bvuge (bvxnor (bvnor bv_2 bv_3) (bvlshr bv_2 bv_3)) (bvnand (bvadd #x5fe60b79  bv_0) (bvxor bv_3 bv_4))))
(check-sat)
(exit)
