INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Juliette GAGNEPAIN' on host 'desktop-q8qioju' (Windows NT_amd64 version 6.2) on Thu Jan 25 17:09:12 +0100 2024
INFO: [HLS 200-10] In directory 'F:/PFE/hls'
Sourcing Tcl script 'F:/PFE/hls/incrust_finjeu/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'F:/PFE/hls/incrust_finjeu'.
INFO: [HLS 200-10] Adding design file 'incrust_finjeu/incrustfinjeu.cpp' to the project
INFO: [HLS 200-10] Adding design file 'incrust_finjeu/matrice.h' to the project
INFO: [HLS 200-10] Adding test bench file 'incrust_finjeu/incrust_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'F:/PFE/hls/incrust_finjeu/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'incrust_finjeu/incrustfinjeu.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 197.766 ; gain = 108.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 197.766 ; gain = 108.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:57 ; elapsed = 00:11:39 . Memory (MB): peak = 772.836 ; gain = 683.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:09:57 ; elapsed = 00:11:40 . Memory (MB): peak = 772.836 ; gain = 683.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (incrust_finjeu/incrustfinjeu.cpp:20) in function 'incrust_finjeu' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (incrust_finjeu/incrustfinjeu.cpp:23) in function 'incrust_finjeu': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (incrust_finjeu/incrustfinjeu.cpp:25:10) to (incrust_finjeu/incrustfinjeu.cpp:23:32) in function 'incrust_finjeu'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'incrust_finjeu' (incrust_finjeu/incrustfinjeu.cpp:12)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:58 ; elapsed = 00:11:40 . Memory (MB): peak = 772.836 ; gain = 683.484
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (incrust_finjeu/incrustfinjeu.cpp:20:15) in function 'incrust_finjeu'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:58 ; elapsed = 00:11:40 . Memory (MB): peak = 772.836 ; gain = 683.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'incrust_finjeu' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'incrust_finjeu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 700.605 seconds; current allocated memory: 298.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 298.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'incrust_finjeu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/hsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/vsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'incrust_finjeu/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'incrust_finjeu' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'incrust_finjeu_mat_V' to 'incrust_finjeu_mabkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'mode' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'incrust_finjeu'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 299.297 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-279] Implementing memory 'incrust_finjeu_mabkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:00 ; elapsed = 00:11:43 . Memory (MB): peak = 772.836 ; gain = 683.484
INFO: [VHDL 208-304] Generating VHDL RTL for incrust_finjeu.
INFO: [VLOG 209-307] Generating Verilog RTL for incrust_finjeu.
INFO: [HLS 200-112] Total elapsed time: 703.298 seconds; peak allocated memory: 300.310 MB.
