***********************************************
This is Pre-script for general test or Post-script for FLASH
 - power OFF All outlets.
 - power ON DUT.
then DUT is ready to use.
***********************************************

**************************************************
Telnet to APC to power OFF ALL outlets
**************************************************
Open a telnet session connect to APC ...
Telnet connection to APC opened
Start power off all outlets, please wait for complete ... 
ver = 1

Turn off ALL outlets
power off all outlets completed
Telnet session to APC closed

**************************************************
Telnet to APC to power ON DUT
**************************************************
Open a telnet session connect to APC ...
Telnet connection to APC opened
please wait for complete ... 
DUT ON
DUT power ON completed.
Telnet session to APC closed
Pre-Script returned: Success
**************************************************
Testcase mods & parameters invoked:
**************************************************
Two core test case: None (this is not a two core testcase)

**************************************************
Copying test case files from the Build server
**************************************************
amk: remote testcase data path: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/testdata


Testdata directory was not found on build server for this testcase

Call to copy_testcase_binary:
TCP: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr16xx; /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24

Copying testcase binary file from http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr16xx/xwr16xx_edma_dss.xe674 to /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24 using command: 
wget -e robots=off --no-proxy -N -T 30 -t 2 -P /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24 http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr16xx/xwr16xx_edma_dss.xe674
**************************************************
Executing Testcase:/home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_edma_dss.xe674
**************************************************
Checking if Py4J Gateway server has started...
Py4J Gateway Server is Started
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/DEBUGSSM_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/IcePick_M_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/C674X_0
DSS test case opening debug session.

cr4ctl = 0x0

Loading binary to the DUT (no binary args updated):/home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_edma_dss.xe674
binary path = /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___iwr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_edma_dss.xe674


**************************************************
CIO Log captured for the testcase
**************************************************
Updating the addresses in testConfig for access from EDMA

=====================================================
============ Testing EDMA instance #0 ==============
=====================================================

==================================================
Testing simultaneous unlinked unchained transfers
==================================================

Test#1..A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 2793
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 5148
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 6724
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 8317
Feature: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed

Test#2..A type multi transfers (bCount != 1 AND cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 22984
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 25285
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 26270
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 26616
Feature: A type multi transfers (bCount != 1 AND cCount != 1): Passed

Test#3..AB type multi transfers (cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 2433
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 4115
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 6870
Feature: AB type multi transfers (cCount != 1): Passed

Test#4..Mix of A and AB type multi transfers
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 5075
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 17504
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 18587
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 5841
Feature: Mix of A and AB type multi transfers: Passed

==================================================
Testing chained transfers
==================================================

Test#5..Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 8542
Feature: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing linked transfers
==================================================

Test#6..DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 9360
Feature: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

Test#7..QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 6110
Feature: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing Error Detection
==================================================

Test#8..Missed DMA events
All expected missed events detected and no false detection
Feature: Missed DMA events: Passed
All Tests of Instance 0 PASSED

=====================================================
============ Testing EDMA instance #1 ==============
=====================================================

==================================================
Testing simultaneous unlinked unchained transfers
==================================================

Test#1..A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 4347
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 8820
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 12216
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 15017
Feature: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed

Test#2..A type multi transfers (bCount != 1 AND cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 26092
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 28649
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 23974
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 26400
Feature: A type multi transfers (bCount != 1 AND cCount != 1): Passed

Test#3..AB type multi transfers (cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 4353
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 7745
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 12306
Feature: AB type multi transfers (cCount != 1): Passed

Test#4..Mix of A and AB type multi transfers
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 4403
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 22372
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 23511
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 10257
Feature: Mix of A and AB type multi transfers: Passed

==================================================
Testing chained transfers
==================================================

Test#5..Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 16098
Feature: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing linked transfers
==================================================

Test#6..DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 14820
Feature: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

Test#7..QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 11680
Feature: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing Error Detection
==================================================

Test#8..Missed DMA events
All expected missed events detected and no false detection
Feature: Missed DMA events: Passed
All Tests of Instance 1 PASSED
edma test finished
All Tests PASSED
Value read from Global variable (MCPI_Result): 0
Test Failure Signature: 0
Test Log Messages: 
Feature tested: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed
Feature tested: A type multi transfers (bCount != 1 AND cCount != 1): Passed
Feature tested: AB type multi transfers (cCount != 1): Passed
Feature tested: Mix of A and AB type multi transfers: Passed
Feature tested: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: Missed DMA events: Passed
Feature tested: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed
Feature tested: A type multi transfers (bCount != 1 AND cCount != 1): Passed
Feature tested: AB type multi transfers (cCount != 1): Passed
Feature tested: Mix of A and AB type multi transfers: Passed
Feature tested: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: Missed DMA events: Passed


shutting down py4j gw server.


**************************************************
Terminating the debug session and Shutting down gateway.
**************************************************

**************************************************
Test case execution completed
**************************************************

**************************************************
Testcase Result : PASS
**************************************************
