{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617578522717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617578522723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 19:22:02 2021 " "Processing started: Sun Apr 04 19:22:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617578522723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578522723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578522724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617578527637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617578527637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/unnamed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "unnamed/synthesis/unnamed.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/unnamed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578534915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578534915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file unnamed/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (unnamed) " "Found design unit 1: dspba_library_package (unnamed)" {  } { { "unnamed/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file unnamed/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/unnamed_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unnamed/synthesis/submodules/unnamed_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed_CORDIC_0-normal " "Found design unit 1: unnamed_CORDIC_0-normal" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535236 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed_CORDIC_0 " "Found entity 1: unnamed_CORDIC_0" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535238 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535238 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest1 " "Found entity 1: cordicTest1" {  } { { "cordicTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7seghex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin7seghex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin7seghex " "Found entity 1: bin7seghex" {  } { { "bin7seghex.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/bin7seghex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest2 " "Found entity 1: cordicTest2" {  } { { "cordicTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest1.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest1 " "Found entity 1: rotationTest1" {  } { { "rotationTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrtest1.v 0 0 " "Found 0 design units, including 0 entities, in source file arrtest1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 mega_sincos " "Found entity 1: mega_sincos" {  } { { "mega_sincos.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/mega_sincos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/megacordic.v 1 1 " "Found 1 design units, including 1 entities, in source file megacordic/synthesis/megacordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 megaCordic " "Found entity 1: megaCordic" {  } { { "megaCordic/synthesis/megaCordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/megaCordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file megacordic/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (megacordic) " "Found design unit 1: dspba_library_package (megacordic)" {  } { { "megaCordic/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file megacordic/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/megacordic_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megacordic/synthesis/submodules/megacordic_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaCordic_CORDIC_0-normal " "Found design unit 1: megaCordic_CORDIC_0-normal" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535258 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaCordic_CORDIC_0 " "Found entity 1: megaCordic_CORDIC_0" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest1 " "Found entity 1: cordicFunctTest1" {  } { { "cordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest2.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest2 " "Found entity 1: rotationTest2" {  } { { "rotationTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535261 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "translateTest.v(10) " "Verilog HDL Event Control warning at translateTest.v(10): Event Control contains a complex event expression" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translatetest.v 1 1 " "Found 1 design units, including 1 entities, in source file translatetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 translateTest " "Found entity 1: translateTest" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535263 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arithShiftTest.v(10) " "Verilog HDL Event Control warning at arithShiftTest.v(10): Event Control contains a complex event expression" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshifttest.v 1 1 " "Found 1 design units, including 1 entities, in source file arithshifttest.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithShiftTest " "Found entity 1: arithShiftTest" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest2 " "Found entity 1: cordicFunctTest2" {  } { { "cordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535266 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest1.v(68) " "Verilog HDL Event Control warning at multCordicFunctTest1.v(68): Event Control contains a complex event expression" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 68 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest1.v(84) " "Verilog HDL information at multCordicFunctTest1.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest1 " "Found entity 1: multCordicFunctTest1" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535268 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest2.v(109) " "Verilog HDL Event Control warning at multCordicFunctTest2.v(109): Event Control contains a complex event expression" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535269 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(109) " "Verilog HDL information at multCordicFunctTest2.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535269 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(133) " "Verilog HDL information at multCordicFunctTest2.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest2 " "Found entity 1: multCordicFunctTest2" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535270 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest3.v(87) " "Verilog HDL Event Control warning at multCordicFunctTest3.v(87): Event Control contains a complex event expression" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest3.v(87) " "Verilog HDL information at multCordicFunctTest3.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest3.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest3 " "Found entity 1: multCordicFunctTest3" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535271 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arrayPlayground1.v(45) " "Verilog HDL Event Control warning at arrayPlayground1.v(45): Event Control contains a complex event expression" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arrayPlayground1.v(45) " "Verilog HDL information at arrayPlayground1.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayplayground1.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayplayground1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayPlayground1 " "Found entity 1: arrayPlayground1" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest4.v(87) " "Verilog HDL information at multCordicFunctTest4.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578535275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest4.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest4 " "Found entity 1: multCordicFunctTest4" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535275 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "topCordicFunctTest4.v(22) " "Verilog HDL Event Control warning at topCordicFunctTest4.v(22): Event Control contains a complex event expression" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578535276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcordicfuncttest4.v 1 1 " "Found 1 design units, including 1 entities, in source file topcordicfuncttest4.v" { { "Info" "ISGN_ENTITY_NAME" "1 topCordicFunctTest4 " "Found entity 1: topCordicFunctTest4" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578535277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535277 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "lineCount topCordicFunctTest4.v(26) " "Verilog HDL Procedural Assignment error at topCordicFunctTest4.v(26): object \"lineCount\" on left-hand side of assignment must have a variable data type" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1617578535314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "lineCount topCordicFunctTest4.v(28) " "Verilog HDL Procedural Assignment error at topCordicFunctTest4.v(28): object \"lineCount\" on left-hand side of assignment must have a variable data type" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1617578535314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg " "Generated suppressed messages file C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617578535486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 04 19:22:15 2021 " "Processing ended: Sun Apr 04 19:22:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617578535486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617578535486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617578535486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578535486 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578536324 ""}
