=====================  add2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.002589 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.001988 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.091461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.074584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add6n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 3.15534 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.16 sec (Real time) / 3.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add6y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 2.61923 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.62 sec (Real time) / 2.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 110.197 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
REALIZABLE
Synthesis time: 110.35 sec (Real time) / 110.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 78.9652 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
REALIZABLE
Synthesis time: 79.08 sec (Real time) / 78.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add10n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 29934.8 sec CPU time.
[LOG] Overall execution time: 29989 sec real time.
REALIZABLE
Synthesis time: 29988.72 sec (Real time) / 29930.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add10y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 18213.4 sec CPU time.
[LOG] Overall execution time: 18246 sec real time.
REALIZABLE
Synthesis time: 18245.98 sec (Real time) / 18210.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add12n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.45 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9983.68 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
=====================  add14y.aag =====================
=====================  add16n.aag =====================
=====================  add16y.aag =====================
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.001393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt2y.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.00079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt3n.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.002738 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt3y.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.001661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt4n.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.007074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt4y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.004121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt5n.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 0.021764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt5y.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 0.0128 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt6n.aag =====================
[LOG] Found two equal clause sets: R32 and R33
[LOG] Nr of iterations: 64
[LOG] Overall execution time: 0.079892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt6y.aag =====================
[LOG] Found two equal clause sets: R32 and R33
[LOG] Nr of iterations: 64
[LOG] Overall execution time: 0.053124 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt7n.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 128
[LOG] Overall execution time: 0.38908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt7y.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 128
[LOG] Overall execution time: 0.28394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt8n.aag =====================
[LOG] Found two equal clause sets: R128 and R129
[LOG] Nr of iterations: 256
[LOG] Overall execution time: 2.93873 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.95 sec (Real time) / 2.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt8y.aag =====================
[LOG] Found two equal clause sets: R128 and R129
[LOG] Nr of iterations: 256
[LOG] Overall execution time: 2.16149 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.17 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt9n.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 512
[LOG] Overall execution time: 21.4265 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
REALIZABLE
Synthesis time: 21.49 sec (Real time) / 21.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt9y.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 512
[LOG] Overall execution time: 19.369 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
REALIZABLE
Synthesis time: 19.43 sec (Real time) / 19.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt10n.aag =====================
[LOG] Found two equal clause sets: R512 and R513
[LOG] Nr of iterations: 1024
[LOG] Overall execution time: 226.1 sec CPU time.
[LOG] Overall execution time: 226 sec real time.
REALIZABLE
Synthesis time: 226.55 sec (Real time) / 225.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt10n.aag =====================
Synthesis time: 119.10 sec (Real time) / 118.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt10y.aag =====================
Synthesis time: 115.32 sec (Real time) / 114.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt11n.aag =====================
Synthesis time: 121.13 sec (Real time) / 120.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt11y.aag =====================
Synthesis time: 115.61 sec (Real time) / 115.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt15n.aag =====================
Synthesis time: 121.45 sec (Real time) / 120.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt15y.aag =====================
Synthesis time: 116.24 sec (Real time) / 115.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt20n.aag =====================
Synthesis time: 127.74 sec (Real time) / 127.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt20y.aag =====================
Synthesis time: 117.16 sec (Real time) / 116.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  cnt25n.aag =====================
=====================  cnt25y.aag =====================
=====================  cnt30n.aag =====================
=====================  cnt30y.aag =====================
=====================  mv2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.001205 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.000883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.001109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.000797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.002541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.001778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.002125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.001239 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.007622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.004622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.004412 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.002529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv12n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.01419 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv12y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.009212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs12n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.0079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs12y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.004251 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.026344 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.015898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.012068 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.006191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs18n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.013784 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs18y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.007518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv20n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.038449 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv20y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.024602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs20n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.016884 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs20y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.008829 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs22n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.019518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs22y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.010293 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs24n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.022463 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs24y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.011774 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs28n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.02905 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs28y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.014814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult2.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 0.001305 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult4.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 0.110383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult5.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 0.941442 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult6.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 6.65742 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
REALIZABLE
Synthesis time: 6.67 sec (Real time) / 6.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult7.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 44.3678 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
REALIZABLE
Synthesis time: 44.45 sec (Real time) / 44.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult8.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 281.698 sec CPU time.
[LOG] Overall execution time: 283 sec real time.
REALIZABLE
Synthesis time: 282.22 sec (Real time) / 281.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult9.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 1672.74 sec CPU time.
[LOG] Overall execution time: 1675 sec real time.
REALIZABLE
Synthesis time: 1675.89 sec (Real time) / 1672.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult10.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9979.32 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9981.65 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.002068 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.001823 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.005058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.005001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs32n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.011388 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs32y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.011357 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs64n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.029195 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs64y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.029134 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs128n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.083598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs128y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.083524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay2n.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.002108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay2y.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.00148 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay4n.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.012125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay4y.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.00911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay6n.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 66
[LOG] Overall execution time: 0.318155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay6y.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 66
[LOG] Overall execution time: 0.119722 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay8n.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 258
[LOG] Overall execution time: 5.61782 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 5.63 sec (Real time) / 5.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay8y.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 258
[LOG] Overall execution time: 4.13818 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
REALIZABLE
Synthesis time: 4.15 sec (Real time) / 4.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay10n.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 258
[LOG] Overall execution time: 8.6606 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
REALIZABLE
Synthesis time: 8.68 sec (Real time) / 8.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay10y.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 258
[LOG] Overall execution time: 8.18972 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
REALIZABLE
Synthesis time: 8.21 sec (Real time) / 8.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay12n.aag =====================
Synthesis time: 173.07 sec (Real time) / 172.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay12y.aag =====================
Synthesis time: 145.19 sec (Real time) / 144.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay14n.aag =====================
Synthesis time: 202.13 sec (Real time) / 201.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay14y.aag =====================
Synthesis time: 164.57 sec (Real time) / 163.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay16n.aag =====================
=====================  stay16y.aag =====================
=====================  stay18n.aag =====================
=====================  stay18y.aag =====================
=====================  stay20n.aag =====================
=====================  stay20y.aag =====================
=====================  stay22n.aag =====================
=====================  stay22y.aag =====================
=====================  stay24n.aag =====================
=====================  stay24y.aag =====================
=====================  genbuf1c3y.aag =====================
[LOG] Found two equal clause sets: R24 and R25
[LOG] Nr of iterations: 71
[LOG] Overall execution time: 8.65869 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
REALIZABLE
Synthesis time: 8.69 sec (Real time) / 8.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2c3y.aag =====================
[LOG] Found two equal clause sets: R65 and R66
[LOG] Nr of iterations: 148
[LOG] Overall execution time: 412.884 sec CPU time.
[LOG] Overall execution time: 414 sec real time.
REALIZABLE
Synthesis time: 413.90 sec (Real time) / 411.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3c3y.aag =====================
[LOG] Found two equal clause sets: R70 and R71
[LOG] Nr of iterations: 161
[LOG] Overall execution time: 2646.71 sec CPU time.
[LOG] Overall execution time: 2652 sec real time.
REALIZABLE
Synthesis time: 2654.71 sec (Real time) / 2646.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf4c3y.aag =====================
Synthesis time: 10000.84 sec (Real time) / 9966.11 sec (User CPU time)
Timeout: 1
=====================  genbuf5c3y.aag =====================
Synthesis time: 10000.59 sec (Real time) / 9977.24 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
=====================  genbuf7c3y.aag =====================
=====================  genbuf8c3y.aag =====================
=====================  genbuf9c3y.aag =====================
=====================  genbuf10c3y.aag =====================
=====================  genbuf11c3y.aag =====================
=====================  genbuf12c3y.aag =====================
=====================  genbuf13c3y.aag =====================
=====================  genbuf14c3y.aag =====================
=====================  genbuf15c3y.aag =====================
=====================  genbuf16c3y.aag =====================
=====================  genbuf1b4y.aag =====================
[LOG] Found two equal clause sets: R22 and R23
[LOG] Nr of iterations: 46
[LOG] Overall execution time: 5.14896 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 5.16 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2b4y.aag =====================
[LOG] Found two equal clause sets: R79 and R80
[LOG] Nr of iterations: 160
[LOG] Overall execution time: 667.075 sec CPU time.
[LOG] Overall execution time: 668 sec real time.
REALIZABLE
Synthesis time: 668.15 sec (Real time) / 665.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3b4y.aag =====================
Synthesis time: 7614.36 sec (Real time) / 7599.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf4b4y.aag =====================
Synthesis time: 10000.64 sec (Real time) / 9977.93 sec (User CPU time)
Timeout: 1
=====================  genbuf5b4y.aag =====================
=====================  genbuf6b4y.aag =====================
=====================  genbuf7b4y.aag =====================
=====================  genbuf8b4y.aag =====================
=====================  genbuf9b4y.aag =====================
=====================  genbuf10b4y.aag =====================
=====================  genbuf11b4y.aag =====================
=====================  genbuf12b4y.aag =====================
=====================  genbuf13b4y.aag =====================
=====================  genbuf14b4y.aag =====================
=====================  genbuf15b4y.aag =====================
=====================  genbuf16b4y.aag =====================
=====================  genbuf1f4y.aag =====================
[LOG] Found two equal clause sets: R22 and R23
[LOG] Nr of iterations: 50
[LOG] Overall execution time: 5.28625 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 5.30 sec (Real time) / 5.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2f4y.aag =====================
[LOG] Found two equal clause sets: R99 and R100
[LOG] Nr of iterations: 203
[LOG] Overall execution time: 1149.83 sec CPU time.
[LOG] Overall execution time: 1151 sec real time.
REALIZABLE
Synthesis time: 1151.62 sec (Real time) / 1147.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3f4y.aag =====================
Synthesis time: 9426.03 sec (Real time) / 9395.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf4f4y.aag =====================
Synthesis time: 10000.45 sec (Real time) / 9971.70 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
=====================  genbuf6f6y.aag =====================
=====================  genbuf7f7y.aag =====================
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Found two equal clause sets: R53 and R54
[LOG] Nr of iterations: 108
[LOG] Overall execution time: 443.883 sec CPU time.
[LOG] Overall execution time: 445 sec real time.
REALIZABLE
Synthesis time: 445.07 sec (Real time) / 442.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3c5y.aag =====================
Synthesis time: 10000.51 sec (Real time) / 9968.91 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Synthesis time: 10000.34 sec (Real time) / 9967.74 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
=====================  amba6c5y.aag =====================
=====================  amba7c5y.aag =====================
=====================  amba8c7y.aag =====================
=====================  amba9c5y.aag =====================
=====================  amba10c5y.aag =====================
=====================  amba2b9y.aag =====================
[LOG] Found two equal clause sets: R50 and R51
[LOG] Nr of iterations: 100
[LOG] Overall execution time: 791.012 sec CPU time.
[LOG] Overall execution time: 793 sec real time.
REALIZABLE
Synthesis time: 793.75 sec (Real time) / 790.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3b5y.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9968.27 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9970.42 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
=====================  amba6b5y.aag =====================
=====================  amba7b5y.aag =====================
=====================  amba8b6y.aag =====================
=====================  amba9b5y.aag =====================
=====================  amba10b5y.aag =====================
=====================  amba2f9y.aag =====================
[LOG] Found two equal clause sets: R58 and R59
[LOG] Nr of iterations: 94
[LOG] Overall execution time: 772.407 sec CPU time.
[LOG] Overall execution time: 774 sec real time.
REALIZABLE
Synthesis time: 774.55 sec (Real time) / 771.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3f9y.aag =====================
Synthesis time: 10000.31 sec (Real time) / 9968.34 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9973.06 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
=====================  amba6f21y.aag =====================
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
=====================  demo-v1_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.004302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v1_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.014867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v2_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.004015 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v2_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.012078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.064685 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v3_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.28529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v4_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.118998 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v4_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.576766 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v5_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.119818 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v5_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.490224 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v6_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.046663 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v6_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 1.31097 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.31 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v7_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.093495 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v7_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.408319 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v8_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.002881 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v8_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.00743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v9_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.068851 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v9_5_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.534541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 5
[LOG] Overall execution time: 0.024689 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v10_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.099491 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v11_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.007426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v11_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.020367 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.010752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v12_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.033157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.003186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v13_5_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.008698 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.02939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v14_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 0.115981 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v15_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.037405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v15_5_REAL.aag =====================
[LOG] Found two equal clause sets: R13 and R14
[LOG] Nr of iterations: 24
[LOG] Overall execution time: 0.629347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.290404 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v16_5_REAL.aag =====================
[LOG] Found two equal clause sets: R11 and R12
[LOG] Nr of iterations: 19
[LOG] Overall execution time: 1.70816 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.71 sec (Real time) / 1.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.080005 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v17_5_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 0.258427 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v18_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.134878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Found two equal clause sets: R33 and R34
[LOG] Nr of iterations: 47
[LOG] Overall execution time: 6.16201 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 6.18 sec (Real time) / 6.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v19_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.037403 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v19_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.131591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v20_2_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 5
[LOG] Overall execution time: 0.074296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v20_5_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.415725 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v21_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.470954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v21_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 2.61459 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.62 sec (Real time) / 2.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v22_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 1.24111 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v22_5_REAL.aag =====================
[LOG] Found two equal clause sets: R11 and R12
[LOG] Nr of iterations: 19
[LOG] Overall execution time: 19.3173 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
REALIZABLE
Synthesis time: 19.35 sec (Real time) / 19.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v23_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.040536 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v23_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.120339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v24_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.412313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v24_5_REAL.aag =====================
[LOG] Found two equal clause sets: R18 and R19
[LOG] Nr of iterations: 20
[LOG] Overall execution time: 4.99721 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 5.01 sec (Real time) / 4.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v25_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.161117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v25_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.657685 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  factory_assembly_3x3_1_1errors.aag =====================


[LOG] Overall execution time: 0.057064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Found two equal clause sets: R25 and R26
[LOG] Nr of iterations: 45
[LOG] Overall execution time: 136.805 sec CPU time.
[LOG] Overall execution time: 137 sec real time.
REALIZABLE
Synthesis time: 137.06 sec (Real time) / 136.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  factory_assembly_5x3_1_0errors.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9974.26 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x3_1_4errors.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9973.77 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x3_1_5errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.54 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x4_1_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.52 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9978.43 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_1errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.90 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_10errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9978.37 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_11errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9978.72 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x6_2_0errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9979.64 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x3_1_0errors.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9980.50 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9980.46 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_10errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9979.02 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_11errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9982.17 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_1_UNREAL.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9968.02 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_2_REAL.aag =====================
Synthesis time: 10000.30 sec (Real time) / 9968.86 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_3_REAL.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9969.74 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_4_REAL.aag =====================
Synthesis time: 10000.29 sec (Real time) / 9969.78 sec (User CPU time)
Timeout: 1
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.25731 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 5.84213 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 5.85 sec (Real time) / 5.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_full_2_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 1.56815 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 1.57 sec (Real time) / 1.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_full_2_5_UNREAL.aag =====================


[LOG] Overall execution time: 4.26043 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
UNREALIZABLE
Synthesis time: 4.27 sec (Real time) / 4.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  load_full_3_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 13.7516 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
REALIZABLE
Synthesis time: 13.78 sec (Real time) / 13.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.117871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.37746 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 109.527 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
REALIZABLE
Synthesis time: 109.72 sec (Real time) / 109.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 383.181 sec CPU time.
[LOG] Overall execution time: 384 sec real time.
REALIZABLE
Synthesis time: 383.93 sec (Real time) / 382.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.790021 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 1.7463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.75 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.302306 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 1.32096 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.32 sec (Real time) / 1.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 3.26336 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.27 sec (Real time) / 3.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Found two equal clause sets: R11 and R12
[LOG] Nr of iterations: 19
[LOG] Overall execution time: 68.2629 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
REALIZABLE
Synthesis time: 68.39 sec (Real time) / 68.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 2.39461 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 2.40 sec (Real time) / 2.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 0.056868 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.143297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 6.20839 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
REALIZABLE
Synthesis time: 6.22 sec (Real time) / 6.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.420071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.442448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.351638 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_15_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.777665 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 1.44423 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 9.81389 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
REALIZABLE
Synthesis time: 9.83 sec (Real time) / 9.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 2.48032 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 2.48 sec (Real time) / 2.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 17
[LOG] Overall execution time: 3.48122 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
REALIZABLE
Synthesis time: 3.49 sec (Real time) / 3.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 3.16022 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.32 sec (Real time) / 3.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Found two equal clause sets: R23 and R24
[LOG] Nr of iterations: 38
[LOG] Overall execution time: 7.15079 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
REALIZABLE
Synthesis time: 7.17 sec (Real time) / 7.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.162242 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Found two equal clause sets: R26 and R27
[LOG] Nr of iterations: 37
[LOG] Overall execution time: 45.5433 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
REALIZABLE
Synthesis time: 45.63 sec (Real time) / 45.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.108934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.111214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 0.118971 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.200615 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 0.281977 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.170035 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R25 and R26
[LOG] Nr of iterations: 37
[LOG] Overall execution time: 16.8318 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
REALIZABLE
Synthesis time: 16.87 sec (Real time) / 16.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Found two equal clause sets: R14 and R15
[LOG] Nr of iterations: 19
[LOG] Overall execution time: 0.456162 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R19 and R20
[LOG] Nr of iterations: 37
[LOG] Overall execution time: 23.154 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
REALIZABLE
Synthesis time: 23.20 sec (Real time) / 23.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R13 and R14
[LOG] Nr of iterations: 31
[LOG] Overall execution time: 48.4305 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
REALIZABLE
Synthesis time: 48.52 sec (Real time) / 48.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R18 and R19
[LOG] Nr of iterations: 28
[LOG] Overall execution time: 7.89298 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
REALIZABLE
Synthesis time: 7.91 sec (Real time) / 7.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Found two equal clause sets: R14 and R15
[LOG] Nr of iterations: 21
[LOG] Overall execution time: 0.592264 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.484362 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R14 and R15
[LOG] Nr of iterations: 21
[LOG] Overall execution time: 19.8039 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
REALIZABLE
Synthesis time: 19.84 sec (Real time) / 19.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 7.42009 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
REALIZABLE
Synthesis time: 7.44 sec (Real time) / 7.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Found two equal clause sets: R23 and R24
[LOG] Nr of iterations: 106
[LOG] Overall execution time: 4481.91 sec CPU time.
[LOG] Overall execution time: 4488 sec real time.
REALIZABLE
Synthesis time: 4491.36 sec (Real time) / 4481.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  moving_obstacle_8x8_1glitches.aag =====================


[LOG] Overall execution time: 38.3723 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
UNREALIZABLE
Synthesis time: 38.43 sec (Real time) / 38.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9981.78 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_16x16_4glitches.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9981.04 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_24x24_7glitches.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9979.43 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_24x24_8glitches.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9978.37 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_32x32_11glitches.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9979.10 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_32x32_12glitches.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9979.72 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_48x48_19glitches.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9977.49 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_48x48_20glitches.aag =====================
Synthesis time: 10000.26 sec (Real time) / 9978.34 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_64x64_27glitches.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9979.32 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_64x64_28glitches.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9980.00 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_96x96_43glitches.aag =====================
Synthesis time: 10000.43 sec (Real time) / 9977.95 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_96x96_44glitches.aag =====================
Synthesis time: 10000.43 sec (Real time) / 9977.12 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_128x128_59glitches.aag =====================
Synthesis time: 10000.42 sec (Real time) / 9977.04 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_128x128_60glitches.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9977.54 sec (User CPU time)
Timeout: 1
=====================  driver_a5y.aag =====================


[LOG] Overall execution time: 0.106342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a6y.aag =====================


[LOG] Overall execution time: 0.150946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a7y.aag =====================


[LOG] Overall execution time: 0.204536 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a8y.aag =====================
[LOG] Found two equal clause sets: R10 and R11
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.892886 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.90 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_b5y.aag =====================


[LOG] Overall execution time: 0.119127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b6y.aag =====================


[LOG] Overall execution time: 0.154524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b7y.aag =====================


[LOG] Overall execution time: 0.210149 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.66329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.67 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_c5y.aag =====================


[LOG] Overall execution time: 0.034322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c6y.aag =====================


[LOG] Overall execution time: 0.046397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c7y.aag =====================


[LOG] Overall execution time: 0.054563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.19558 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_d5y.aag =====================


[LOG] Overall execution time: 0.025575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d6y.aag =====================


[LOG] Overall execution time: 0.032529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d7y.aag =====================


[LOG] Overall execution time: 0.044555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.155557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)

