Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Mon Apr 20 09:34:37 2015
| Host         : com1549.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: divide/D_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.280     -609.702                    788                22409        0.052        0.000                      0                22409        1.250        0.000                       0                 10484  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_debug/U0/clk_in1                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                     {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                     {0.000 83.333}       166.667         6.000           
  clk_out3_clk_wiz_0                                     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                     {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_debug/U0/clk_in1                                                                                                                                                                                       3.000        0.000                       0                     5  
  clk_out1_clk_wiz_0                                          -1.800      -66.716                    158                 4551        0.070        0.000                      0                 4551        1.250        0.000                       0                  2943  
  clk_out2_clk_wiz_0                                         160.773        0.000                      0                   36        0.267        0.000                      0                   36       46.693        0.000                       0                    20  
  clk_out3_clk_wiz_0                                          14.790        0.000                      0                  111        0.226        0.000                      0                  111        9.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                                                       7.845        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         20.978        0.000                      0                  917        0.106        0.000                      0                  917       13.750        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.931        0.000                      0                    1        0.270        0.000                      0                    1       29.500        0.000                       0                     1  
sys_clk_pin                                                   -9.280     -445.685                    405                16267        0.052        0.000                      0                16267        4.020        0.000                       0                  7013  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                              clk_out1_clk_wiz_0                                            -0.946      -94.050                    223                  258        0.542        0.000                      0                  258  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.027        0.000                      0                   18       28.449        0.000                      0                   18  
clk_out1_clk_wiz_0                                       sys_clk_pin                                                    1.257        0.000                      0                   25        0.274        0.000                      0                   25  
clk_out2_clk_wiz_0                                       sys_clk_pin                                                   -1.716       -3.252                      2                    2        0.287        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_out1_clk_wiz_0                                     clk_out1_clk_wiz_0                                           0.354        0.000                      0                   93        0.370        0.000                      0                   93  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       21.229        0.000                      0                   98        0.417        0.000                      0                   98  
**async_default**                                      clk_out1_clk_wiz_0                                     sys_clk_pin                                                  1.360        0.000                      0                   48        0.308        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_debug/U0/clk_in1
  To Clock:  clk_debug/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_debug/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          158  Failing Endpoints,  Worst Slack       -1.800ns,  Total Violation      -66.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 1.495ns (23.182%)  route 4.954ns (76.818%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 6.629 - 5.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.624     1.626    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X66Y65                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=50, routed)          1.030     3.175    u_ila_0/inst/ila_core_inst/u_ila_regs/n_15_U_XSDB_SLAVE
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.124     3.299 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=5, routed)           0.568     3.866    u_ila_0/inst/ila_core_inst/u_ila_regs/O2
    SLICE_X67Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.990 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[1]_i_2/O
                         net (fo=2, routed)           0.574     4.565    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.149     4.714 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__18/O
                         net (fo=5, routed)           0.587     5.301    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X66Y69         LUT6 (Prop_lut6_I1_O)        0.332     5.633 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=7, routed)           0.470     6.103    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X66Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.227 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_37/O
                         net (fo=5, routed)           1.083     7.310    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X76Y73         LUT2 (Prop_lut2_I1_O)        0.124     7.434 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.642     8.075    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_28
    RAMB36_X3Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.626     6.629    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y14                                                      r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.079     6.708    
                         clock uncertainty           -0.072     6.636    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     6.276    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                 -1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        0.563     0.565    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/I1
    SLICE_X47Y58                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.262     0.967    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow_reg[0]
    SLICE_X53Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        0.831     0.833    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/I1
    SLICE_X53Y58                                                      r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.070     0.898    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056    RAMB36_X2Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X76Y46     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250    SLICE_X76Y46     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      160.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.773ns  (required time - arrival time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out2_clk_wiz_0 rise@166.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.829ns (31.251%)  route 4.024ns (68.749%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 168.186 - 166.667 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.633     1.635    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y81                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.518     2.153 f  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           4.024     6.177    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X14Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.301 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     6.301    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_0_i_q.i_simple.qreg
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.814 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.814    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_0_i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.931 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.931    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_0_i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.048    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_0_i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.165    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_0_i_simple_model.i_gt_1.carrychaingen[15].carrymux
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.488 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.488    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    SLICE_X14Y85         FDRE                                         r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683   168.350    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   164.656 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   166.579    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.670 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.516   168.186    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y85                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.097   168.283    
                         clock uncertainty           -0.131   168.152    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)        0.109   168.261    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                        168.261    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                160.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.275ns (68.639%)  route 0.126ns (31.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.569     0.571    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y85                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=3, routed)           0.126     0.860    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[17]
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.971 r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.971    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    SLICE_X14Y85         FDRE                                         r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.839     0.841    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y85                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism             -0.270     0.571    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.134     0.705    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     166.667  164.511  BUFGCTRL_X0Y3    clk_debug/U0/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y84     pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y84     pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.790ns  (required time - arrival time)
  Source:                 divide/c1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.679ns (36.808%)  route 2.882ns (63.192%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 21.611 - 20.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.722     1.724    divide/clk
    SLICE_X81Y94                                                      r  divide/c1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.419     2.143 r  divide/c1_reg[2]/Q
                         net (fo=6, routed)           0.837     2.980    divide/c1_reg__0[2]
    SLICE_X79Y94         LUT3 (Prop_lut3_I0_O)        0.299     3.279 r  divide/D_i_8/O
                         net (fo=1, routed)           0.000     3.279    divide/n_0_D_i_8
    SLICE_X79Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.811 f  divide/D_reg_i_2/CO[3]
                         net (fo=4, routed)           1.132     4.943    divide/c10
    SLICE_X80Y97         LUT3 (Prop_lut3_I0_O)        0.429     5.372 r  divide/c2[9]_i_1/O
                         net (fo=20, routed)          0.914     6.286    divide/n_0_c2[9]_i_1
    SLICE_X84Y97         FDRE                                         r  divide/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683    21.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.608    21.611    divide/clk
    SLICE_X84Y97                                                      r  divide/c2_reg[0]/C
                         clock pessimism              0.079    21.690    
                         clock uncertainty           -0.090    21.600    
    SLICE_X84Y97         FDRE (Setup_fdre_C_R)       -0.524    21.076    divide/c2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.076    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 14.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 divide/c3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.600     0.602    divide/clk
    SLICE_X81Y96                                                      r  divide/c3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  divide/c3_reg[5]/Q
                         net (fo=3, routed)           0.132     0.875    divide/c3_reg__0[5]
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  divide/c3[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    divide/p_0_in__2[5]
    SLICE_X81Y96         FDRE                                         r  divide/c3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.872     0.874    divide/clk
    SLICE_X81Y96                                                      r  divide/c3_reg[5]/C
                         clock pessimism             -0.272     0.602    
    SLICE_X81Y96         FDRE (Hold_fdre_C_D)         0.092     0.694    divide/c3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2    clk_debug/U0/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X84Y97     divide/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X80Y97     divide/D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y4    clk_debug/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  clk_debug/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       20.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 0.980ns (11.289%)  route 7.701ns (88.711%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 33.598 - 30.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.081     2.081    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.177 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.629     3.807    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X36Y82                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.456     4.263 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.124     5.387    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.511 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.587     7.097    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.221 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           2.845    10.066    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X73Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.190 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.045    11.235    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X72Y42         LUT4 (Prop_lut4_I2_O)        0.152    11.387 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.100    12.488    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X77Y44         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.784    31.784    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.875 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.723    33.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X77Y44                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.310    33.908    
                         clock uncertainty           -0.035    33.873    
    SLICE_X77Y44         FDRE (Setup_fdre_C_CE)      -0.407    33.466    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         33.466    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                 20.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.653     1.516    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X75Y44                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y44         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.054     1.711    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out[12]
    SLICE_X74Y44         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.968     0.968    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.997 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.928     1.925    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X74Y44                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -0.396     1.529    
    SLICE_X74Y44         FDRE (Hold_fdre_C_D)         0.076     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y1  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X78Y47   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X80Y47   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.464ns (47.873%)  route 0.505ns (52.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 60.959 - 60.000 ) 
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.129     1.129    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.340     1.469 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.505     1.974    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.098 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.098    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.959    60.959    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.170    61.129    
                         clock uncertainty           -0.035    61.093    
    SLICE_X35Y81         FDCE (Setup_fdce_C_D)       -0.064    61.029    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.029    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 58.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.443     0.443    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.112     0.555 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.168     0.723    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.768 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.768    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y81         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.517     0.517    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.074     0.443    
    SLICE_X35Y81         FDCE (Hold_fdce_C_D)         0.055     0.498    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X35Y81  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y81  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y81  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          405  Failing Endpoints,  Worst Slack       -9.280ns,  Total Violation     -445.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.280ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[12][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 8.750ns (45.715%)  route 10.390ns (54.285%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=3 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.714     5.073    disp_draw_inst/clk
    SLICE_X73Y91                                                      r  disp_draw_inst/avgIn_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  disp_draw_inst/avgIn_reg[12][7]/Q
                         net (fo=2, routed)           0.799     6.328    disp_draw_inst/avg_inst/in12[7]
    SLICE_X72Y92         LUT3 (Prop_lut3_I2_O)        0.150     6.478 r  disp_draw_inst/avg_inst/average[14]_i_128/O
                         net (fo=2, routed)           0.809     7.287    disp_draw_inst/avg_inst/n_0_average[14]_i_128
    SLICE_X72Y93         LUT4 (Prop_lut4_I3_O)        0.332     7.619 r  disp_draw_inst/avg_inst/average[14]_i_132/O
                         net (fo=1, routed)           0.000     7.619    disp_draw_inst/avg_inst/n_0_average[14]_i_132
    SLICE_X72Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.151 r  disp_draw_inst/avg_inst/average_reg[14]_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.151    disp_draw_inst/avg_inst/n_0_average_reg[14]_i_91
    SLICE_X72Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.485 r  disp_draw_inst/avg_inst/average_reg[15]_i_142/O[1]
                         net (fo=2, routed)           1.178     9.663    disp_draw_inst/avg_inst/n_6_average_reg[15]_i_142
    SLICE_X71Y93         LUT3 (Prop_lut3_I1_O)        0.331     9.994 r  disp_draw_inst/avg_inst/average[14]_i_64/O
                         net (fo=2, routed)           0.826    10.820    disp_draw_inst/avg_inst/n_0_average[14]_i_64
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.332    11.152 r  disp_draw_inst/avg_inst/average[14]_i_68/O
                         net (fo=1, routed)           0.000    11.152    disp_draw_inst/avg_inst/n_0_average[14]_i_68
    SLICE_X71Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.400 r  disp_draw_inst/avg_inst/average_reg[14]_i_25/O[2]
                         net (fo=4, routed)           0.895    12.295    disp_draw_inst/avg_inst/n_5_average_reg[14]_i_25
    SLICE_X71Y89         LUT5 (Prop_lut5_I2_O)        0.302    12.597 r  disp_draw_inst/avg_inst/average[11]_i_19/O
                         net (fo=1, routed)           0.577    13.174    disp_draw_inst/avg_inst/n_0_average[11]_i_19
    SLICE_X70Y87         LUT4 (Prop_lut4_I3_O)        0.124    13.298 r  disp_draw_inst/avg_inst/average[11]_i_8/O
                         net (fo=1, routed)           0.000    13.298    disp_draw_inst/avg_inst/n_0_average[11]_i_8
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.650 r  disp_draw_inst/avg_inst/average_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.778    14.428    disp_draw_inst/avg_inst/ARG[15]
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.307    14.735 r  disp_draw_inst/avg_inst/average[15]_i_243/O
                         net (fo=1, routed)           0.000    14.735    disp_draw_inst/avg_inst/n_0_average[15]_i_243
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.136 r  disp_draw_inst/avg_inst/average_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.136    disp_draw_inst/avg_inst/n_0_average_reg[15]_i_133
    SLICE_X68Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.358 r  disp_draw_inst/avg_inst/average_reg[15]_i_73/O[0]
                         net (fo=3, routed)           0.748    16.106    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_73
    SLICE_X65Y85         LUT2 (Prop_lut2_I0_O)        0.299    16.405 r  disp_draw_inst/avg_inst/average[15]_i_77/O
                         net (fo=1, routed)           0.000    16.405    disp_draw_inst/avg_inst/n_0_average[15]_i_77
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.045 r  disp_draw_inst/avg_inst/average_reg[15]_i_25/O[3]
                         net (fo=2, routed)           0.647    17.692    disp_draw_inst/avg_inst/n_4_average_reg[15]_i_25
    SLICE_X61Y85         LUT3 (Prop_lut3_I2_O)        0.299    17.991 r  disp_draw_inst/avg_inst/average[15]_i_8/O
                         net (fo=2, routed)           0.645    18.636    disp_draw_inst/avg_inst/n_0_average[15]_i_8
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.332    18.968 r  disp_draw_inst/avg_inst/average[15]_i_10/O
                         net (fo=1, routed)           0.000    18.968    disp_draw_inst/avg_inst/n_0_average[15]_i_10
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.215 r  disp_draw_inst/avg_inst/average_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.736    19.951    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_3
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    20.250 r  disp_draw_inst/avg_inst/average[15]_i_98/O
                         net (fo=1, routed)           0.000    20.250    disp_draw_inst/avg_inst/n_0_average[15]_i_98
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.502 r  disp_draw_inst/avg_inst/average_reg[15]_i_33/O[0]
                         net (fo=2, routed)           0.645    21.147    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_33
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.593    21.740 r  disp_draw_inst/avg_inst/average_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.486    22.226    disp_draw_inst/avg_inst/n_6_average_reg[15]_i_14
    SLICE_X55Y86         LUT6 (Prop_lut6_I0_O)        0.306    22.532 r  disp_draw_inst/avg_inst/average[15]_i_15/O
                         net (fo=1, routed)           0.000    22.532    disp_draw_inst/avg_inst/n_0_average[15]_i_15
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.759 r  disp_draw_inst/avg_inst/average_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.300    23.059    disp_draw_inst/avg_inst/n_6_average_reg[15]_i_5
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.303    23.362 r  disp_draw_inst/avg_inst/average[15]_i_6/O
                         net (fo=1, routed)           0.000    23.362    disp_draw_inst/avg_inst/n_0_average[15]_i_6
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.589 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.321    23.910    disp_draw_inst/avg_inst/ARG0_out[21]
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.303    24.213 r  disp_draw_inst/avg_inst/average[15]_i_1/O
                         net (fo=1, routed)           0.000    24.213    disp_draw_inst/avg_inst/n_0_average[15]_i_1
    SLICE_X55Y87         FDRE                                         r  disp_draw_inst/avg_inst/average_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.500    14.686    disp_draw_inst/avg_inst/clk
    SLICE_X55Y87                                                      r  disp_draw_inst/avg_inst/average_reg[15]/C
                         clock pessimism              0.252    14.938    
                         clock uncertainty           -0.035    14.902    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.031    14.933    disp_draw_inst/avg_inst/average_reg[15]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                 -9.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/NEGATE_COSINE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.274ns (55.547%)  route 0.219ns (44.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.567     1.400    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/aclk
    SLICE_X60Y52                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/NEGATE_COSINE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.564 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/NEGATE_COSINE_reg/Q
                         net (fo=17, routed)          0.219     1.784    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/NEGATE_COSINE
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_br_i_5/O
                         net (fo=1, routed)           0.000     1.829    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/RESIZE[1]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.894 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_br_i_1/O[1]
                         net (fo=1, routed)           0.000     1.894    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[1]
    SLICE_X59Y49         FDRE                                         r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.908     1.977    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X59Y49                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/C
                         clock pessimism             -0.240     1.736    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.105     1.841    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y20  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X2Y50   fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X2Y65   fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :          223  Failing Endpoints,  Worst Slack       -0.946ns,  Total Violation      -94.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.518ns (22.230%)  route 1.812ns (77.770%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 6.598 - 5.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.627     4.986    disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X50Y86                                                      r  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     5.504 r  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=66, routed)          1.812     7.316    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probe2[15]
    SLICE_X86Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.595     6.598    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/clk
    SLICE_X86Y72                                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     6.598    
                         clock uncertainty           -0.188     6.410    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)       -0.040     6.370    u_ila_0/inst/ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.370    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                 -0.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 disp_draw_inst/realVal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.555     1.388    disp_draw_inst/clk
    SLICE_X57Y78                                                      r  disp_draw_inst/realVal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  disp_draw_inst/realVal_reg[10]/Q
                         net (fo=4, routed)           0.131     1.661    u_ila_0/inst/ila_core_inst/probe5[10]
    SLICE_X56Y78         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        0.821     0.823    u_ila_0/inst/ila_core_inst/clk
    SLICE_X56Y78                                                      r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.188     1.011    
    SLICE_X56Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.542    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.464ns (27.790%)  route 1.206ns (72.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 33.385 - 30.000 ) 
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.129     1.129    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.340     1.469 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.505     1.974    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.098 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.700     2.798    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.784    61.784    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    61.875 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.509    63.385    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y83                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.385    
                         clock uncertainty           -0.035    63.350    
    SLICE_X34Y83         FDRE (Setup_fdre_C_R)       -0.524    62.826    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.826    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 60.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.449ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.370ns  (logic 0.374ns (27.306%)  route 0.996ns (72.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.959    60.959    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y81                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.274    61.233 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.415    61.648    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.100    61.748 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.580    62.328    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.081    32.081    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    32.177 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.630    33.808    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y83                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    33.808    
                         clock uncertainty            0.035    33.843    
    SLICE_X34Y83         FDRE (Hold_fdre_C_R)         0.036    33.879    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                        -33.879    
                         arrival time                          62.328    
  -------------------------------------------------------------------
                         slack                                 28.449    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/ram1_max_addr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.950ns  (logic 0.642ns (10.790%)  route 5.308ns (89.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.855     6.857    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y49                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.518     7.375 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          4.297    11.673    fft_fsm/rst
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.124    11.797 r  fft_fsm/ram1_max_addr[9]_i_1/O
                         net (fo=10, routed)          1.011    12.807    fft_fsm/s_axis_config_tdata0
    SLICE_X2Y77          FDSE                                         r  fft_fsm/ram1_max_addr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.591    14.777    fft_fsm/clk
    SLICE_X2Y77                                                       r  fft_fsm/ram1_max_addr_reg[4]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.188    14.588    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.524    14.064    fft_fsm/ram1_max_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/s_axis_config_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.518ns (12.737%)  route 3.549ns (87.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683     1.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.725     1.728    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y49                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.418     2.146 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          3.549     5.695    fft_fsm/rst
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.100     5.795 r  fft_fsm/s_axis_config_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     5.795    fft_fsm/n_0_s_axis_config_tdata[8]_i_1
    SLICE_X4Y74          FDRE                                         r  fft_fsm/s_axis_config_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.704     5.063    fft_fsm/clk
    SLICE_X4Y74                                                       r  fft_fsm/s_axis_config_tdata_reg[8]/C
                         clock pessimism              0.000     5.063    
                         clock uncertainty            0.188     5.251    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.270     5.521    fft_fsm/s_axis_config_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -1.716ns,  Total Violation       -3.252ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            trig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@170.000ns - clk_out2_clk_wiz_0 rise@166.667ns)
  Data Path Delay:        7.891ns  (logic 0.890ns (11.278%)  route 7.001ns (88.722%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 174.700 - 170.000 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 168.308 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   166.667 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809   168.476    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   164.554 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   166.573    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   166.669 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          1.639   168.308    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y85                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518   168.826 f  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=3, routed)           2.366   171.192    counterOut[17]
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.124   171.316 r  trig_prev_i_5/O
                         net (fo=1, routed)           1.826   173.142    n_0_trig_prev_i_5
    SLICE_X15Y83         LUT6 (Prop_lut6_I3_O)        0.124   173.266 r  trig_prev_i_2/O
                         net (fo=2, routed)           2.810   176.075    n_0_trig_prev_i_2
    SLICE_X15Y81         LUT6 (Prop_lut6_I5_O)        0.124   176.199 r  trig_prev_i_1/O
                         net (fo=1, routed)           0.000   176.199    trigger
    SLICE_X15Y81         FDRE                                         r  trig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  IBUF/O
                         net (fo=2, routed)           1.683   173.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.185 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.514   174.700    xlnx_opt__1
    SLICE_X15Y81                                                      r  trig_prev_reg/C
                         clock pessimism              0.000   174.700    
                         clock uncertainty           -0.247   174.452    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.031   174.483    trig_prev_reg
  -------------------------------------------------------------------
                         required time                        174.483    
                         arrival time                        -176.199    
  -------------------------------------------------------------------
                         slack                                 -1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            VGA_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.209ns (10.645%)  route 1.754ns (89.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout2_buf/O
                         net (fo=18, routed)          0.566     0.568    pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y81                                                      r  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     0.732 f  pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.754     2.486    counterOut[2]
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.531 r  VGA_trig_i_1/O
                         net (fo=1, routed)           0.000     2.531    VGA_trig0
    SLICE_X15Y81         FDRE                                         r  VGA_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.837     1.906    xlnx_opt__1
    SLICE_X15Y81                                                      r  VGA_trig_reg/C
                         clock pessimism              0.000     1.906    
                         clock uncertainty            0.247     2.153    
    SLICE_X15Y81         FDRE (Hold_fdre_C_D)         0.091     2.244    VGA_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.518ns (13.339%)  route 3.365ns (86.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     1.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.803     1.805    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X62Y46                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.518     2.323 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         3.365     5.689    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/I2
    SLICE_X51Y51         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683     6.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.509     6.512    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y51                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.007     6.519    
                         clock uncertainty           -0.072     6.447    
    SLICE_X51Y51         FDCE (Recov_fdce_C_CLR)     -0.405     6.042    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.262%)  route 0.178ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.624     0.624    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        0.629     0.631    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y47                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     0.772 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.178     0.950    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X54Y47         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        0.898     0.898    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        0.903     0.905    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X54Y47                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.257     0.647    
    SLICE_X54Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.580    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       21.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 0.856ns (10.344%)  route 7.419ns (89.656%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 33.599 - 30.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.081     2.081    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.177 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.629     3.807    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X36Y82                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.456     4.263 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.124     5.387    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.511 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.855     7.366    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.490 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          3.079    10.569    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X68Y47         LUT2 (Prop_lut2_I0_O)        0.152    10.721 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.361    12.082    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X80Y45         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.784    31.784    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.875 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    33.599    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X80Y45                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.310    33.909    
                         clock uncertainty           -0.035    33.874    
    SLICE_X80Y45         FDCE (Recov_fdce_C_CLR)     -0.563    33.311    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                 21.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.352%)  route 0.247ns (63.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.653     1.516    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y43                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.657 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.247     1.904    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X78Y46         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.968     0.968    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.997 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.929     1.926    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X78Y46                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.372     1.554    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.487    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.972ns  (logic 0.518ns (8.673%)  route 5.454ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        2.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.809     6.809    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.888 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.906    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.002 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.855     6.857    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y49                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.518     7.375 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          5.454    12.830    fft_fsm/rst
    SLICE_X10Y76         FDCE                                         f  fft_fsm/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.512    14.698    fft_fsm/clk
    SLICE_X10Y76                                                      r  fft_fsm/state_reg[4]/C
                         clock pessimism              0.000    14.698    
                         clock uncertainty           -0.188    14.509    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.190    fft_fsm/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_fsm/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.418ns (11.609%)  route 3.183ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        3.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.683     1.683    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_debug/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_debug/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_debug/U0/clkout1_buf/O
                         net (fo=2941, routed)        1.725     1.728    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y49                                                      r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.418     2.146 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=57, routed)          3.183     5.329    fft_fsm/rst
    SLICE_X12Y73         FDCE                                         f  fft_fsm/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7014, routed)        1.628     4.987    fft_fsm/clk
    SLICE_X12Y73                                                      r  fft_fsm/state_reg[3]/C
                         clock pessimism              0.000     4.987    
                         clock uncertainty            0.188     5.175    
    SLICE_X12Y73         FDCE (Remov_fdce_C_CLR)     -0.155     5.020    fft_fsm/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.020    
                         arrival time                           5.329    
  -------------------------------------------------------------------
                         slack                                  0.308    





