module jklatch(en,j,k,q,qb); 
input en,j,k; 
output q,qb; 
reg q; 
always@(en,j,k) 
begin 
if(en==0) 
q<=1'b0; 
else 
case ({j,k}) 
2'b00:q<=q; 
2'b01:q<=0; 
2'b10:q<=1; 
2'b11:q<=~q; 
endcase 
end 
assign qb=~q; 
endmodule 
testbench: 
module jklatch_tb; 
reg en,j,k; 
wire q,qb; 
jklatch jk1 (en,j,k,q,qb); 
initial begin 
en=0;j=0;k=0;#10; 
en=1;j=0;k=0;#10; 
en=1;j=0;k=1;#10; 
en=1;j=1;k=0;#10; 
en=1;j=1;k=1;#10; 
end 
endmodule
