
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog -sv rtl/soc/soc_simple.v rtl/core/*.v rtl/memory/*.v rtl/peripherals/*.v; hierarchy -top soc_simple; check' --

1. Executing Verilog-2005 frontend: rtl/soc/soc_simple.v
Parsing SystemVerilog input from `rtl/soc/soc_simple.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (rtl/soc/soc_simple.v:212)
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\soc_simple'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/core/alu.v
Parsing SystemVerilog input from `rtl/core/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/core/csr_unit.v
Parsing SystemVerilog input from `rtl/core/csr_unit.v' to AST representation.
Generating RTLIL representation for module `\csr_unit'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/core/custom_core_wrapper.v
Parsing SystemVerilog input from `rtl/core/custom_core_wrapper.v' to AST representation.
Generating RTLIL representation for module `\custom_core_wrapper'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/core/custom_riscv_core.v
Parsing SystemVerilog input from `rtl/core/custom_riscv_core.v' to AST representation.
Generating RTLIL representation for module `\custom_riscv_core'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/core/decoder.v
Parsing SystemVerilog input from `rtl/core/decoder.v' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/core/exception_unit.v
Parsing SystemVerilog input from `rtl/core/exception_unit.v' to AST representation.
Generating RTLIL representation for module `\exception_unit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: rtl/core/interrupt_controller.v
Parsing SystemVerilog input from `rtl/core/interrupt_controller.v' to AST representation.
Generating RTLIL representation for module `\interrupt_controller'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: rtl/core/mdu.v
Parsing SystemVerilog input from `rtl/core/mdu.v' to AST representation.
Generating RTLIL representation for module `\mdu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: rtl/core/regfile.v
Parsing SystemVerilog input from `rtl/core/regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Warning: Replacing memory \registers with list of registers. See rtl/core/regfile.v:44
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: rtl/memory/ram_64kb.v
Parsing SystemVerilog input from `rtl/memory/ram_64kb.v' to AST representation.
Generating RTLIL representation for module `\ram_64kb'.
[RAM] Initialized 64KB RAM
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: rtl/memory/rom_32kb.v
Parsing SystemVerilog input from `rtl/memory/rom_32kb.v' to AST representation.
Generating RTLIL representation for module `\rom_32kb'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: rtl/peripherals/adc_interface.v
Parsing SystemVerilog input from `rtl/peripherals/adc_interface.v' to AST representation.
Generating RTLIL representation for module `\adc_interface'.
Warning: Replacing memory \adc_data with list of registers. See rtl/peripherals/adc_interface.v:208, rtl/peripherals/adc_interface.v:82
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: rtl/peripherals/carrier_generator.v
Parsing SystemVerilog input from `rtl/peripherals/carrier_generator.v' to AST representation.
Generating RTLIL representation for module `\carrier_generator'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: rtl/peripherals/gpio.v
Parsing SystemVerilog input from `rtl/peripherals/gpio.v' to AST representation.
Generating RTLIL representation for module `\gpio'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: rtl/peripherals/protection.v
Parsing SystemVerilog input from `rtl/peripherals/protection.v' to AST representation.
Generating RTLIL representation for module `\protection'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: rtl/peripherals/pwm_accelerator.v
Parsing SystemVerilog input from `rtl/peripherals/pwm_accelerator.v' to AST representation.
Generating RTLIL representation for module `\pwm_accelerator'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: rtl/peripherals/pwm_comparator.v
Parsing SystemVerilog input from `rtl/peripherals/pwm_comparator.v' to AST representation.
Generating RTLIL representation for module `\pwm_comparator'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: rtl/peripherals/sigma_delta_adc.v
Parsing SystemVerilog input from `rtl/peripherals/sigma_delta_adc.v' to AST representation.
Generating RTLIL representation for module `\sigma_delta_adc'.
Warning: Replacing memory \adc_data with list of registers. See rtl/peripherals/sigma_delta_adc.v:144, rtl/peripherals/sigma_delta_adc.v:69
Generating RTLIL representation for module `\sigma_delta_channel'.
Warning: Replacing memory \comb_delay with list of registers. See rtl/peripherals/sigma_delta_adc.v:347
Warning: Replacing memory \comb with list of registers. See rtl/peripherals/sigma_delta_adc.v:346
Warning: Replacing memory \integrator_stage with list of registers. See rtl/peripherals/sigma_delta_adc.v:304
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: rtl/peripherals/sine_generator.v
Parsing SystemVerilog input from `rtl/peripherals/sine_generator.v' to AST representation.
Generating RTLIL representation for module `\sine_generator'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: rtl/peripherals/timer.v
Parsing SystemVerilog input from `rtl/peripherals/timer.v' to AST representation.
Generating RTLIL representation for module `\timer'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: rtl/peripherals/uart.v
Parsing SystemVerilog input from `rtl/peripherals/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

23. Executing HIERARCHY pass (managing design hierarchy).

23.1. Analyzing design hierarchy..
Top module:  \soc_simple
Used module:     \timer
Used module:     \gpio
Used module:     \uart
Used module:     \ram_64kb
Used module:     \rom_32kb
Used module:     \custom_core_wrapper
Used module:         \custom_riscv_core
Used module:             \mdu
Used module:             \exception_unit
Used module:             \csr_unit
Used module:             \decoder
Used module:             \alu
Used module:             \regfile
Parameter \CLK_FREQ = 50000000

23.2. Executing AST frontend in derive mode using pre-parsed AST for module `\timer'.
Parameter \CLK_FREQ = 50000000
Generating RTLIL representation for module `$paramod\timer\CLK_FREQ=s32'00000010111110101111000010000000'.
Parameter \NUM_GPIOS = 16

23.3. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio'.
Parameter \NUM_GPIOS = 16
Generating RTLIL representation for module `$paramod\gpio\NUM_GPIOS=s32'00000000000000000000000000010000'.
Parameter \CLK_FREQ = 50000000
Parameter \DEFAULT_BAUD = 115200

23.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \CLK_FREQ = 50000000
Parameter \DEFAULT_BAUD = 115200
Generating RTLIL representation for module `$paramod$c572276ecbbeffe431050e076bcda5e200a10498\uart'.
Parameter \MEM_FILE = 168'011001100110100101110010011011010111011101100001011100100110010100101111011001100110100101110010011011010111011101100001011100100110010100101110011010000110010101111000

23.5. Executing AST frontend in derive mode using pre-parsed AST for module `\rom_32kb'.
Parameter \MEM_FILE = 168'011001100110100101110010011011010111011101100001011100100110010100101111011001100110100101110010011011010111011101100001011100100110010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$fde3facfc07a12854e34182612975fd2622c4c37\rom_32kb'.
Parameter \RESET_VECTOR = 0

23.6. Executing AST frontend in derive mode using pre-parsed AST for module `\custom_riscv_core'.
Parameter \RESET_VECTOR = 0
Generating RTLIL representation for module `$paramod\custom_riscv_core\RESET_VECTOR=32'00000000000000000000000000000000'.

23.7. Analyzing design hierarchy..
Top module:  \soc_simple
Used module:     $paramod\timer\CLK_FREQ=s32'00000010111110101111000010000000
Used module:     $paramod\gpio\NUM_GPIOS=s32'00000000000000000000000000010000
Used module:     $paramod$c572276ecbbeffe431050e076bcda5e200a10498\uart
Used module:     \ram_64kb
Used module:     $paramod$fde3facfc07a12854e34182612975fd2622c4c37\rom_32kb
Used module:     \custom_core_wrapper
Used module:         $paramod\custom_riscv_core\RESET_VECTOR=32'00000000000000000000000000000000
Used module:             \mdu
Used module:             \exception_unit
Used module:             \csr_unit
Used module:             \decoder
Used module:             \alu
Used module:             \regfile

23.8. Analyzing design hierarchy..
Top module:  \soc_simple
Used module:     $paramod\timer\CLK_FREQ=s32'00000010111110101111000010000000
Used module:     $paramod\gpio\NUM_GPIOS=s32'00000000000000000000000000010000
Used module:     $paramod$c572276ecbbeffe431050e076bcda5e200a10498\uart
Used module:     \ram_64kb
Used module:     $paramod$fde3facfc07a12854e34182612975fd2622c4c37\rom_32kb
Used module:     \custom_core_wrapper
Used module:         $paramod\custom_riscv_core\RESET_VECTOR=32'00000000000000000000000000000000
Used module:             \mdu
Used module:             \exception_unit
Used module:             \csr_unit
Used module:             \decoder
Used module:             \alu
Used module:             \regfile
Removing unused module `\uart'.
Removing unused module `\timer'.
Removing unused module `\sine_generator'.
Removing unused module `\sigma_delta_channel'.
Removing unused module `\sigma_delta_adc'.
Removing unused module `\pwm_comparator'.
Removing unused module `\pwm_accelerator'.
Removing unused module `\protection'.
Removing unused module `\gpio'.
Removing unused module `\carrier_generator'.
Removing unused module `\adc_interface'.
Removing unused module `\rom_32kb'.
Removing unused module `\interrupt_controller'.
Removing unused module `\custom_riscv_core'.
Removed 14 unused modules.
Warning: Resizing cell port soc_simple.ram_inst.addr from 32 bits to 16 bits.
Warning: Resizing cell port soc_simple.rom_inst.addr from 32 bits to 15 bits.

24. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\timer\CLK_FREQ=s32'00000010111110101111000010000000...
Checking module $paramod\custom_riscv_core\RESET_VECTOR=32'00000000000000000000000000000000...
Checking module $paramod$fde3facfc07a12854e34182612975fd2622c4c37\rom_32kb...
Checking module ram_64kb...
Checking module regfile...
Checking module mdu...
Checking module $paramod$c572276ecbbeffe431050e076bcda5e200a10498\uart...
Checking module exception_unit...
Checking module decoder...
Checking module $paramod\gpio\NUM_GPIOS=s32'00000000000000000000000000010000...
Checking module custom_core_wrapper...
Checking module csr_unit...
Checking module alu...
Checking module soc_simple...
Found and reported 0 problems.

Warnings: 10 unique messages, 10 total
End of script. Logfile hash: 4603c2b632, CPU: user 172.90s system 0.22s, MEM: 652.06 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 97% 23x read_verilog (168 sec), 2% 1x check (4 sec), ...

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog -sv rtl/core/custom_riscv_core.v rtl/core/decoder.v rtl/core/alu.v rtl/core/mdu.v rtl/core/csr_unit.v rtl/core/exception_unit.v rtl/core/regfile.v; hierarchy -top custom_riscv_core; check' --

1. Executing Verilog-2005 frontend: rtl/core/custom_riscv_core.v
Parsing SystemVerilog input from `rtl/core/custom_riscv_core.v' to AST representation.
Generating RTLIL representation for module `\custom_riscv_core'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/core/decoder.v
Parsing SystemVerilog input from `rtl/core/decoder.v' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/core/alu.v
Parsing SystemVerilog input from `rtl/core/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/core/mdu.v
Parsing SystemVerilog input from `rtl/core/mdu.v' to AST representation.
Generating RTLIL representation for module `\mdu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/core/csr_unit.v
Parsing SystemVerilog input from `rtl/core/csr_unit.v' to AST representation.
Generating RTLIL representation for module `\csr_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/core/exception_unit.v
Parsing SystemVerilog input from `rtl/core/exception_unit.v' to AST representation.
Generating RTLIL representation for module `\exception_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/core/regfile.v
Parsing SystemVerilog input from `rtl/core/regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Warning: Replacing memory \registers with list of registers. See rtl/core/regfile.v:44
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \custom_riscv_core
Used module:     \mdu
Used module:     \exception_unit
Used module:     \csr_unit
Used module:     \decoder
Used module:     \alu
Used module:     \regfile

8.2. Analyzing design hierarchy..
Top module:  \custom_riscv_core
Used module:     \mdu
Used module:     \exception_unit
Used module:     \csr_unit
Used module:     \decoder
Used module:     \alu
Used module:     \regfile
Removed 0 unused modules.

9. Executing CHECK pass (checking for obvious problems).
Checking module regfile...
Checking module exception_unit...
Checking module csr_unit...
Checking module mdu...
Checking module alu...
Checking module decoder...
Checking module custom_riscv_core...
Found and reported 0 problems.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 665bf8b11a, CPU: user 0.18s system 0.00s, MEM: 17.65 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 52% 1x check (0 sec), 46% 8x read_verilog (0 sec), ...
