(S (NP (ADJP (JJ Large) (HYPH -) (NN scale)) (JJ deep) (JJ convolutional) (JJ neural) (NNS networks) (PRN (-LRB- -LRB-) (NP (NNS CNNs)) (-RRB- -RRB-))) (VP (VBP are) (ADVP (RB widely)) (VP (VBN used) (PP (IN in) (NP (NML (NN machine) (NN learning)) (NNS applications))))) (. .))
(S (SBAR (IN While) (S (NP (NNS CNNs)) (VP (VBP involve) (NP (JJ huge) (NN complexity))))) (, ,) (NP (NP (NP (NP (NNP VLSI)) (-LRB- -LRB-) (NP (NNP ASIC) (CC and) (NNP FPGA)) (-RRB- -RRB-)) (NP (NNS chips))) (SBAR (WHNP (WDT that)) (S (VP (VBP deliver) (NP (NP (NML (JJ high) (HYPH -) (NN density)) (NN integration)) (PP (IN of) (NP (JJ computational) (NNS resources)))))))) (VP (VBP are) (VP (VBN regarded) (PP (IN as) (NP (NP (DT a) (JJ promising) (NN platform)) (PP (IN for) (NP (NP (NNP CNN) (POS 's)) (NN implementation))))))) (. .))
(S (PP (IN At) (NP (NP (JJ massive) (NN parallelism)) (PP (IN of) (NP (JJ computational) (NNS units))))) (, ,) (ADVP (RB however)) (, ,) (NP (NP (DT the) (JJ external) (NN memory) (NN bandwidth)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN constrained) (PP (IN by) (NP (NP (DT the) (NN pin) (NN count)) (PP (IN of) (NP (DT the) (NNP VLSI) (NN chip))))))))) (, ,)) (VP (VBZ becomes) (NP (DT the) (NN system) (NN bottleneck))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NNP VLSI) (NNS solutions)) (VP (VBP are) (ADVP (RB usually)) (VP (VBN regarded) (PP (IN as) (NP (NP (DT a) (NN lack)) (PP (IN of) (NP (DT the) (NN flexibility))))) (S (VP (TO to) (VP (VB be) (VP (VBN reconfigured) (PP (IN for) (NP (NP (DT the) (JJ various) (NNS parameters)) (PP (IN of) (NP (NNS CNNs))))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (S (NP (NNP CNN) (HYPH -) (NNP MERP)) (VP (TO to) (VP (VB address) (NP (DT these) (NNS issues)))))) (. .))
(S (S (NP (NNP CNN) (HYPH -) (NNP MERP)) (VP (VBZ incorporates) (NP (NP (DT an) (JJ efficient) (NN memory) (NN hierarchy)) (SBAR (WHNP (WDT that)) (S (ADVP (RB significantly)) (VP (VBZ reduces) (NP (DT the) (NN bandwidth) (NNS requirements)) (PP (IN from) (NP (NP (JJ multiple) (NNS optimizations)) (PP (VBG including) (NP (NML (NML (IN on) (HYPH /) (NN off)) (HYPH -) (NML (NN chip) (NNS data))) (NN allocation))))))))))) (, ,) (NP (NML (NN data) (NN flow)) (NN optimization) (CC and) (NNS data)) (VP (VBP reuse)) (. .))
(S (NP (DT The) (VBN proposed) (NML (CD 2) (HYPH -) (NN level)) (NN reconfigurability)) (VP (VBZ is) (VP (VBN utilized) (S (VP (TO to) (VP (VB enable) (NP (NP (ADJP (JJ fast) (CC and) (JJ efficient)) (NN reconfiguration)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT the) (NN control) (NN logic)) (CC and) (NP (NP (DT the) (NN multiboot) (NN feature)) (PP (IN of) (NP (NNP FPGA)))))))))))))))) (. .))
(S (PP (IN As) (NP (DT a) (NN result))) (, ,) (NP (NP (DT an) (NML (JJ external) (NN memory)) (NN bandwidth) (NN requirement)) (PP (IN of) (NP (CD 1.94) (NML (NN MB) (SYM /)) (NN GFlop)))) (VP (VBZ is) (VP (VBN achieved) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (ADJP (NP (CD 55) (NN %)) (JJR lower)) (PP (IN than) (NP (JJ prior) (NNS arts))))))))) (. .))
(S (PP (IN Under) (NP (JJ limited) (NNP DRAM) (NN bandwidth))) (, ,) (NP (NP (DT a) (NN system) (NN throughput)) (PP (IN of) (NP (NN 1244GFlop) (HYPH /) (NN s)))) (VP (VBZ is) (VP (VBN achieved) (PP (IN at) (NP (NP (DT the) (NML (NNP Vertex) (NNP UltraScale)) (NN platform)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (ADJP (NP (QP (CD 5.48) (NNS times))) (JJR higher)) (PP (IN than) (NP (DT the) (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NN FPGA) (NNS implementations))))))))))) (. .))
