// Seed: 1486666760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 < 1'h0;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output wor  id_2,
    output tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor  id_6 = 1 + id_4;
  tri0 id_7;
  assign id_3 = 1;
  tri0 id_8 = id_8 & 1 & 1;
  assign id_7 = 1;
  uwire id_9 = 1;
  wire  id_10;
  assign id_8 = (id_7);
  assign id_7 = id_6;
endmodule
