# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_DL_Dff_w_synch_reset
.inputs D Clock Resetn
.outputs Q
.subckt $sdff CLK=Clock D=D Q=Q SRST=Resetn
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000000
.param SRST_VALUE 0
.param WIDTH 00000000000000000000000000000001
.end
