INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/GitHub/Stencil3D/Stencil3d/Stencil3d.srcs/sources_1/new/Stencil3d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stencil3d_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/GitHub/Stencil3D/Stencil3d/Stencil3d.srcs/sim_1/new/tb_Stencil3d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stencil3d_comb
