{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port slv_reg_rden_0 -pg 1 -y 590 -defaultsOSRD
preplace port slv_reg_wren_0 -pg 1 -y 630 -defaultsOSRD
preplace port S_AXIS_S2MM_0 -pg 1 -y 350 -defaultsOSRD
preplace port DDR_0 -pg 1 -y 450 -defaultsOSRD
preplace port M_AXIS_MM2S_0 -pg 1 -y 370 -defaultsOSRD
preplace port FCLK_CLK0_0 -pg 1 -y 530 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -y 470 -defaultsOSRD
preplace portBus axi_awaddr_0 -pg 1 -y 650 -defaultsOSRD
preplace portBus axi_araddr_0 -pg 1 -y 610 -defaultsOSRD
preplace portBus S_AXI_RDATA_ext_0 -pg 1 -y 620 -defaultsOSRD
preplace portBus RESETN -pg 1 -y 760 -defaultsOSRD
preplace portBus S_AXI_WDATA_ext_0 -pg 1 -y 670 -defaultsOSRD
preplace inst axi_gp_lite_conver_v_0 -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 550 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -y 720 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -y 180 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -y 190 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 500 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc axi_gp_lite_conver_v_0_S_AXI_WDATA_ext 1 2 4 940J 820 NJ 820 1730J 670 NJ
preplace netloc S_AXI_RDATA_ext_0_1 1 0 2 NJ 620 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 0 6 20J 0 NJ 0 NJ 0 NJ 0 NJ 0 2220
preplace netloc axi_gp_lite_conver_v_0_slv_reg_rden 1 2 4 NJ 590 1290J 620 1680J 630 2210J
preplace netloc processing_system7_0_M_AXI_GP1 1 0 6 30J 10 NJ 10 NJ 10 NJ 10 NJ 10 2200
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 3 1310 830 NJ 830 2200
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 1290
preplace netloc S_AXIS_S2MM_0_1 1 0 3 NJ 350 540J 190 NJ
preplace netloc axi_dma_0_s2mm_introut 1 3 1 1290
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1310
preplace netloc axi_gp_lite_conver_v_0_slv_reg_wren 1 2 4 930J 390 NJ 390 NJ 390 2230J
preplace netloc xlconcat_0_dout 1 4 1 N
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_gp_lite_conver_v_0_axi_awaddr 1 2 4 950J 470 NJ 470 1690J 650 NJ
preplace netloc axi_dma_0_mm2s_introut 1 3 1 1320
preplace netloc axi_interconnect_0_M00_AXI 1 1 2 N 170 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1320
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 6 30J 370 520J 370 930 370 1330 380 1710 760 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 1 1 530
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 360 550 270 930 100 1300 480 1700 620 2220
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 1730
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 3 1340J 370 NJ 370 NJ
preplace netloc axi_gp_lite_conver_v_0_axi_araddr 1 2 4 940J 460 NJ 460 1720J 610 NJ
levelinfo -pg 1 0 370 740 1120 1510 1970 2250 -top -190 -bot 960
"
}
0
