;redcode
;assert 1
	SPL 0, <-902
	SPL 271, 60
	MOV 707, <-20
	ADD 270, @60
	MOV -7, <-20
	SUB @121, 103
	MOV @-1, <-20
	ADD 210, 260
	SLT 15, <120
	MOV @-1, <-20
	DJN -1, @-20
	SPL 0, <-442
	MOV -117, <-20
	ADD 270, @60
	SPL -707, 600
	SUB @70, @1
	SUB 7, -100
	SUB @121, 103
	SUB @127, -6
	JMP 0, <2
	SLT 270, @60
	ADD 270, @60
	SUB @-85, @1
	SLT @1, @9
	JMP <121, 103
	SUB @50, @2
	SPL <127, 106
	SPL <-85, #1
	SUB @-85, @1
	SUB -12, @12
	MOV @127, @106
	JMP <121, 103
	DAT <42, <300
	JMP 0, <2
	MOV 617, <-50
	SLT @1, @9
	MOV 617, <-50
	MOV @127, -6
	MOV -17, <-20
	SLT -17, <-25
	SUB @-85, @1
	JMN @42, #300
	MOV 707, <-20
	MOV 707, <-20
	ADD 270, 60
	SUB @127, @-106
	SUB @127, @-106
	ADD 270, 60
	SPL 271, 60
	ADD 270, @60
	ADD 270, @60
	SPL 271, 60
	SPL 271, 60
