# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do nand_gate_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {nand_gate_7_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:08 on Sep 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." nand_gate_7_1200mv_85c_slow.vo 
# -- Compiling module nand_gate
# -- Compiling module hard_block
# 
# Top level modules:
# 	nand_gate
# End time: 11:23:09 on Sep 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/EXP/LAB1 {C:/intelFPGA_lite/17.0/EXP/LAB1/nand_gate_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:09 on Sep 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/EXP/LAB1" C:/intelFPGA_lite/17.0/EXP/LAB1/nand_gate_tb.v 
# -- Compiling module nand_gate_tb
# 
# Top level modules:
# 	nand_gate_tb
# End time: 11:23:09 on Sep 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  nand_gate_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" nand_gate_tb 
# Start time: 11:23:09 on Sep 02,2022
# Loading work.nand_gate_tb
# Loading work.nand_gate
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from nand_gate_7_1200mv_85c_v_slow.sdo
# Loading timing data from nand_gate_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_tb File: C:/intelFPGA_lite/17.0/EXP/LAB1/nand_gate_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# Simulation succeeded with no errors.
# ** Note: $stop    : C:/intelFPGA_lite/17.0/EXP/LAB1/nand_gate_tb.v(73)
#    Time: 160 ns  Iteration: 1  Instance: /nand_gate_tb
# Break in Module nand_gate_tb at C:/intelFPGA_lite/17.0/EXP/LAB1/nand_gate_tb.v line 73
# End time: 11:24:13 on Sep 02,2022, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
