TimeQuest Timing Analyzer report for xillydemo
Tue May 05 02:40:37 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 13. Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'n/a'
 15. Slow 1200mV 85C Model Setup: 'clk_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'clk_50'
 21. Slow 1200mV 85C Model Hold: 'n/a'
 22. Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 23. Slow 1200mV 85C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 26. Slow 1200mV 85C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 50. Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'clk_50'
 52. Slow 1200mV 0C Model Setup: 'n/a'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 56. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'clk_50'
 58. Slow 1200mV 0C Model Hold: 'n/a'
 59. Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 60. Slow 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 63. Slow 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Propagation Delay
 78. Minimum Propagation Delay
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 87. Fast 1200mV 0C Model Setup: 'n/a'
 88. Fast 1200mV 0C Model Setup: 'clk_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 92. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'clk_50'
 94. Fast 1200mV 0C Model Hold: 'n/a'
 95. Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 96. Fast 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 99. Fast 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Progagation Delay
122. Minimum Progagation Delay
123. Board Trace Model Assignments
124. Input Transition Times
125. Signal Integrity Metrics (Slow 1200mv 0c Model)
126. Signal Integrity Metrics (Slow 1200mv 85c Model)
127. Signal Integrity Metrics (Fast 1200mv 0c Model)
128. Setup Transfers
129. Hold Transfers
130. Recovery Transfers
131. Removal Transfers
132. Report TCCS
133. Report RSKM
134. Unconstrained Paths
135. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; xillydemo                                                       ;
; Device Family      ; Cyclone IV GX                                                   ;
; Device Name        ; EP4CGX30CF23C7                                                  ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.48        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  31.8%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; src/xillydemo.sdc        ; OK     ; Tue May 05 02:40:16 2015 ;
; pcie_core/pcie_c4_1x.sdc ; OK     ; Tue May 05 02:40:16 2015 ;
+--------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                               ; Source                                                                                                ; Targets                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                  ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { altera_reserved_tck }                                                                                  ;
; clk_50                                                                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { clk_50 }                                                                                               ;
; clkpll|auto_generated|pll1|clk[0]                                                                    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk_50                                                                                               ; clkpll|auto_generated|pll1|inclk[0]                                                                   ; { clkpll|auto_generated|pll1|clk[0] }                                                                    ;
; pcie_refclk                                                                                          ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { pcie_refclk }                                                                                          ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk } ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout            ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk  ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout }            ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk         ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout }        ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]   ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout }           ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0        ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }    ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout         ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }       ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 70.98 MHz  ; 70.98 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 131.16 MHz ; 131.16 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 131.44 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
; 170.21 MHz ; 170.21 MHz      ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.376  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.836  ; 0.000         ;
; n/a                                                                                               ; 12.326 ; 0.000         ;
; clk_50                                                                                            ; 12.392 ; 0.000         ;
; altera_reserved_tck                                                                               ; 42.956 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -2.296 ; -4.591        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.256  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.383  ; 0.000         ;
; clk_50                                                                                            ; 0.400  ; 0.000         ;
; n/a                                                                                               ; 4.732  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.653  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 4.667  ; 0.000         ;
; altera_reserved_tck                                                                               ; 47.832 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.035 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.152 ; 0.000         ;
; altera_reserved_tck                                                                               ; 1.173 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.581  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.641  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.977  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.826  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.702 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.376 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.584      ;
; 0.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.521      ;
; 0.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.505      ;
; 0.460 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.500      ;
; 0.570 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.390      ;
; 0.574 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.386      ;
; 0.620 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.340      ;
; 0.622 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 7.325      ;
; 0.622 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.347      ;
; 0.648 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.321      ;
; 0.660 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.300      ;
; 0.685 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.224      ;
; 0.698 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 7.249      ;
; 0.709 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.200      ;
; 0.734 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.352      ; 7.616      ;
; 0.761 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.587      ;
; 0.769 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.579      ;
; 0.787 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.352      ; 7.563      ;
; 0.790 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.170      ;
; 0.798 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.352      ; 7.552      ;
; 0.810 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.150      ;
; 0.812 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.349      ; 7.535      ;
; 0.814 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.146      ;
; 0.814 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.534      ;
; 0.816 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 7.131      ;
; 0.816 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.093      ;
; 0.825 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.523      ;
; 0.831 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.518      ;
; 0.831 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.518      ;
; 0.831 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.518      ;
; 0.831 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.518      ;
; 0.833 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.516      ;
; 0.835 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.514      ;
; 0.835 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.349      ; 7.512      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.513      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.352      ; 7.514      ;
; 0.837 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.512      ;
; 0.840 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.069      ;
; 0.850 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.059      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.118      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.352      ; 7.499      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.057      ;
; 0.855 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.054      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.485      ;
; 0.872 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.038      ;
; 0.878 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.470      ;
; 0.879 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.030      ;
; 0.884 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.465      ;
; 0.884 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.465      ;
; 0.884 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.465      ;
; 0.884 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.465      ;
; 0.886 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 7.029      ;
; 0.886 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.463      ;
; 0.888 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 7.072      ;
; 0.888 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.461      ;
; 0.889 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.460      ;
; 0.890 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.459      ;
; 0.892 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.018      ;
; 0.895 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.454      ;
; 0.895 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.454      ;
; 0.895 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.454      ;
; 0.895 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.454      ;
; 0.897 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.452      ;
; 0.898 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.071      ;
; 0.899 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.450      ;
; 0.900 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.449      ;
; 0.901 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.448      ;
; 0.904 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.320      ; 7.414      ;
; 0.906 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 7.009      ;
; 0.907 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.002      ;
; 0.918 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.000      ;
; 0.920 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.989      ;
; 0.929 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 7.018      ;
; 0.931 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.968      ;
; 0.931 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.987      ;
; 0.933 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.416      ;
; 0.933 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.416      ;
; 0.933 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.416      ;
; 0.933 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.416      ;
; 0.935 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.414      ;
; 0.937 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.412      ;
; 0.938 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.031      ;
; 0.938 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.411      ;
; 0.939 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.410      ;
; 0.940 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.029     ; 7.029      ;
; 0.947 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.319      ; 7.370      ;
; 0.948 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.401      ;
; 0.948 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.401      ;
; 0.948 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.401      ;
; 0.948 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.401      ;
; 0.950 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.399      ;
; 0.951 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.948      ;
; 0.951 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.956      ;
; 0.952 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.397      ;
; 0.953 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.396      ;
; 0.954 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.351      ; 7.395      ;
; 0.961 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.350      ; 7.387      ;
; 0.969 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.936      ;
; 0.970 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.319      ; 7.347      ;
; 0.981 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 6.966      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.836 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                       ; clk_50                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.579      ; 4.691      ;
; 2.125 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.764      ;
; 2.167 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.729      ;
; 2.167 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.729      ;
; 2.196 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.706      ;
; 2.208 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.691      ;
; 2.210 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 5.707      ;
; 2.217 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 5.697      ;
; 2.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.251      ; 6.069      ;
; 2.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.666      ;
; 2.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.242      ; 5.997      ;
; 2.340 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 5.574      ;
; 2.366 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 5.551      ;
; 2.388 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 5.509      ;
; 2.391 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 5.521      ;
; 2.400 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.499      ;
; 2.409 ; register_index[6]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.493      ;
; 2.414 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 5.500      ;
; 2.433 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.486      ;
; 2.433 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.486      ;
; 2.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.822      ;
; 2.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.187      ; 5.775      ;
; 2.453 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.446      ;
; 2.457 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.442      ;
; 2.462 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.463      ;
; 2.463 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.436      ;
; 2.468 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 5.444      ;
; 2.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.187      ; 5.750      ;
; 2.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.789      ;
; 2.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.233      ; 5.785      ;
; 2.499 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 5.400      ;
; 2.510 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.409      ;
; 2.510 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.409      ;
; 2.535 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 5.359      ;
; 2.539 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.386      ;
; 2.550 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 5.347      ;
; 2.553 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 5.361      ;
; 2.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.358      ;
; 2.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.186      ; 5.669      ;
; 2.563 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.339      ;
; 2.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.697      ;
; 2.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.226      ; 5.692      ;
; 2.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.225      ; 5.680      ;
; 2.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.246      ; 5.669      ;
; 2.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.246      ; 5.661      ;
; 2.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.645      ;
; 2.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 5.294      ;
; 2.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.242      ; 5.648      ;
; 2.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.268      ;
; 2.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.231      ; 5.623      ;
; 2.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.246      ; 5.636      ;
; 2.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.262      ; 5.651      ;
; 2.654 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.266      ;
; 2.666 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.236      ;
; 2.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.246      ; 5.614      ;
; 2.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.262      ; 5.630      ;
; 2.670 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.235      ;
; 2.670 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.235      ;
; 2.677 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 5.224      ;
; 2.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.223      ;
; 2.689 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 5.212      ;
; 2.699 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 5.194      ;
; 2.714 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.182      ;
; 2.718 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 5.176      ;
; 2.719 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 5.203      ;
; 2.719 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 5.182      ;
; 2.729 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.191      ;
; 2.729 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 5.193      ;
; 2.732 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.168      ;
; 2.738 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.150      ;
; 2.738 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[7]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.150      ;
; 2.747 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 5.163      ;
; 2.750 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 5.151      ;
; 2.759 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.149      ;
; 2.760 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.148      ;
; 2.774 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 5.133      ;
; 2.774 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 5.133      ;
; 2.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.137      ;
; 2.784 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 5.122      ;
; 2.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.126      ;
; 2.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a46~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.187      ; 5.437      ;
; 2.789 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 5.128      ;
; 2.789 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 5.128      ;
; 2.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a18~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.185      ; 5.430      ;
; 2.796 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 5.126      ;
; 2.798 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.102      ;
; 2.799 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 5.123      ;
; 2.800 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 5.104      ;
; 2.803 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 5.110      ;
; 2.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.104      ;
; 2.813 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 5.097      ;
; 2.818 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 5.105      ;
; 2.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 5.096      ;
; 2.826 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[6]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.082      ;
; 2.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[13]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 5.089      ;
; 2.827 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[7]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.081      ;
; 2.827 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 5.074      ;
; 2.832 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.076      ;
; 2.832 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.076      ;
; 2.834 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[7]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.071      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 12.326 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.674      ;
; 12.326 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.674      ;
; 12.326 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.674      ;
; 13.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.705     ; 2.254      ;
; 14.091 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.719     ; 1.190      ;
; 14.091 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.719     ; 1.190      ;
; 14.382 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.719     ; 0.899      ;
; 14.382 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.719     ; 0.899      ;
; 14.571 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 2.036      ;
; 14.623 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 1.984      ;
; 14.702 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.391     ; 1.907      ;
; 14.830 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 1.777      ;
; 14.835 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 1.772      ;
; 14.926 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 1.681      ;
; 14.957 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.393     ; 1.650      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 7.519      ;
; 12.567 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.346      ;
; 13.089 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.823      ;
; 13.173 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.746      ;
; 13.240 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.113     ; 6.645      ;
; 13.365 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 6.551      ;
; 13.511 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 6.399      ;
; 13.548 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 6.369      ;
; 13.690 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.222      ;
; 13.835 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 6.081      ;
; 13.906 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 6.010      ;
; 13.997 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 4.120      ;
; 14.098 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 4.019      ;
; 14.121 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.996      ;
; 14.127 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 5.789      ;
; 14.156 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 5.754      ;
; 14.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.731      ;
; 14.221 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.060     ; 3.903      ;
; 14.277 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.641      ;
; 14.327 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.585      ;
; 14.439 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.678      ;
; 14.470 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.445      ;
; 14.541 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.060     ; 3.583      ;
; 14.603 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 5.313      ;
; 14.648 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 5.268      ;
; 14.671 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 5.245      ;
; 14.682 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 5.237      ;
; 14.751 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.366      ;
; 14.765 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.146      ;
; 14.779 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.132      ;
; 14.779 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.132      ;
; 14.782 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.129      ;
; 14.787 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.126      ;
; 14.788 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.125      ;
; 14.789 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.124      ;
; 14.803 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.108      ;
; 14.808 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.103      ;
; 14.825 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.086      ;
; 14.892 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.225      ;
; 14.907 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.006      ;
; 14.919 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.999      ;
; 14.925 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.988      ;
; 14.926 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.989      ;
; 14.927 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.986      ;
; 14.930 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.983      ;
; 14.973 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.940      ;
; 14.978 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.935      ;
; 14.988 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.924      ;
; 14.997 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.918      ;
; 15.004 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.908      ;
; 15.005 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.906      ;
; 15.006 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.906      ;
; 15.006 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.905      ;
; 15.007 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.904      ;
; 15.009 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.903      ;
; 15.031 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.879      ;
; 15.033 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.881      ;
; 15.035 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.879      ;
; 15.054 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.858      ;
; 15.059 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.853      ;
; 15.066 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.051      ;
; 15.109 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.801      ;
; 15.112 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.803      ;
; 15.195 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.716      ;
; 15.220 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.695      ;
; 15.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.658      ;
; 15.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.662      ;
; 15.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.657      ;
; 15.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.657      ;
; 15.252 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.660      ;
; 15.266 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.645      ;
; 15.293 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.623      ;
; 15.305 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.606      ;
; 15.306 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.605      ;
; 15.354 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.557      ;
; 15.368 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.542      ;
; 15.369 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.541      ;
; 15.370 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.540      ;
; 15.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.527      ;
; 15.393 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.526      ;
; 15.394 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.525      ;
; 15.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.089     ; 4.504      ;
; 15.412 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.501      ;
; 15.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.495      ;
; 15.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.495      ;
; 15.419 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 4.489      ;
; 15.420 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.497      ;
; 15.429 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.484      ;
; 15.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.483      ;
; 15.436 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.477      ;
; 15.438 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.479      ;
; 15.440 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.477      ;
; 15.443 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.474      ;
; 15.479 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.434      ;
; 15.481 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.432      ;
; 15.485 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 2.632      ;
; 15.486 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.431      ;
; 15.488 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.424      ;
; 15.491 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.426      ;
; 15.513 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.089     ; 4.396      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.050     ; 6.992      ;
; 43.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 6.817      ;
; 43.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 6.753      ;
; 43.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 6.465      ;
; 43.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 6.284      ;
; 43.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 6.159      ;
; 43.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 6.146      ;
; 43.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 6.125      ;
; 43.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 6.023      ;
; 44.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 5.858      ;
; 44.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 5.391      ;
; 44.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.043     ; 5.250      ;
; 44.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 5.122      ;
; 44.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 5.082      ;
; 45.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 4.933      ;
; 45.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.976      ;
; 46.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.835      ;
; 46.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 3.740      ;
; 46.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.620      ;
; 46.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 3.344      ;
; 46.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.330      ;
; 47.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 2.901      ;
; 47.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 1.983      ;
; 48.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 1.156      ;
; 92.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 6.791      ;
; 92.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 6.610      ;
; 93.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.425     ; 6.531      ;
; 93.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.414     ; 6.463      ;
; 93.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.420     ; 6.434      ;
; 93.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 6.364      ;
; 93.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.461     ; 6.262      ;
; 93.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.440     ; 6.283      ;
; 93.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 6.262      ;
; 93.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 6.207      ;
; 93.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.871      ;
; 93.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.846      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.863      ;
; 93.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.837      ;
; 93.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.827      ;
; 93.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.850      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.844      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.834      ;
; 93.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.812      ;
; 93.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.770      ;
; 93.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.710      ;
; 93.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a70~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.451     ; 5.976      ;
; 93.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 6.005      ;
; 93.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 6.106      ;
; 93.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.417     ; 5.992      ;
; 93.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.970      ;
; 93.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.441     ; 5.952      ;
; 93.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.386     ; 5.995      ;
; 93.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.655      ;
; 93.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.451     ; 5.922      ;
; 93.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.367     ; 5.988      ;
; 93.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.593      ;
; 93.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.391     ; 5.905      ;
; 93.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.436     ; 5.817      ;
; 93.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.521      ;
; 93.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.526      ;
; 93.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 5.912      ;
; 93.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.515      ;
; 93.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.473      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a0~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.830      ;
; 93.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.464      ;
; 93.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.480      ;
; 93.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.468      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 6.445      ;
; 93.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.434      ;
; 93.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.448     ; 5.662      ;
; 93.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.365     ; 5.740      ;
; 93.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.371      ;
; 93.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 5.717      ;
; 93.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.437     ; 5.634      ;
; 93.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.344      ;
; 93.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a74~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.429     ; 5.634      ;
; 93.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.232      ; 6.328      ;
; 93.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.323      ;
; 93.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.428     ; 5.613      ;
; 93.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.416     ; 5.596      ;
; 93.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.358     ; 5.650      ;
; 93.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.286      ;
; 94.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a5~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.435     ; 5.562      ;
; 94.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.277      ;
; 94.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.442     ; 5.542      ;
; 94.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a72~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.425     ; 5.554      ;
; 94.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.221      ;
; 94.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a8~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.429     ; 5.510      ;
; 94.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.197      ;
; 94.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 6.167      ;
; 94.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.194      ;
; 94.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.192      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.186      ;
; 94.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.183      ;
; 94.100 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.177      ;
; 94.103 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.174      ;
; 94.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 5.473      ;
; 94.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.158      ;
; 94.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a87~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.409     ; 5.460      ;
; 94.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a85~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 5.455      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.296 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 6.182      ; 4.232      ;
; -2.295 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 6.171      ; 4.222      ;
; 0.317  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.996      ;
; 0.317  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.994      ;
; 0.342  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.001      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.017      ;
; 0.345  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.001      ;
; 0.347  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.023      ;
; 0.348  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.007      ;
; 0.356  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.015      ;
; 0.364  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.036      ;
; 0.364  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.031      ;
; 0.367  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.032      ;
; 0.368  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.030      ;
; 0.371  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.039      ;
; 0.377  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.038      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.054      ;
; 0.389  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.049      ;
; 0.390  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.057      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.058      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.058      ;
; 0.397  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.398  ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                               ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                               ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                              ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                         ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.399  ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                  ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                    ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                    ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                    ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                           ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.403  ; read_flag_i2c[1]                                                                                                                                                                                                                                                                                                                            ; read_flag_i2c[1]                                                                                                                                                                                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.674      ;
; 0.403  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.674      ;
; 0.403  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.674      ;
; 0.403  ; read_flag_i2c[0]                                                                                                                                                                                                                                                                                                                            ; read_flag_i2c[0]                                                                                                                                                                                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.674      ;
; 0.404  ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                           ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.404  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.413  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.684      ;
; 0.417  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.688      ;
; 0.418  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.086      ;
; 0.418  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.078      ;
; 0.419  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.691      ;
; 0.419  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.691      ;
; 0.419  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.691      ;
; 0.419  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.691      ;
; 0.419  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.691      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.692      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.691      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.691      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.692      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.692      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.693      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.693      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.693      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.692      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.692      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.692      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.691      ;
; 0.422  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.693      ;
; 0.422  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.694      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.256 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.456      ; 2.008      ;
; 0.311 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.985      ;
; 0.311 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.985      ;
; 0.323 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.997      ;
; 0.326 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[5]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.333 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.007      ;
; 0.336 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.017      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[29]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.028      ;
; 0.343 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.017      ;
; 0.343 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.024      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.007      ;
; 0.345 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[0]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.019      ;
; 0.349 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[2]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.011      ;
; 0.349 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.014      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.013      ;
; 0.353 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[3]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.019      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[15]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.031      ;
; 0.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[14]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.039      ;
; 0.361 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[22]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.040      ;
; 0.361 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[8]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.042      ;
; 0.362 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[9]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.024      ;
; 0.363 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[12]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.037      ;
; 0.364 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[3]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.026      ;
; 0.364 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[10]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.038      ;
; 0.366 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[4]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.047      ;
; 0.366 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[4]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 1.027      ;
; 0.366 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[9]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 1.027      ;
; 0.367 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[2]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.036      ;
; 0.367 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[9]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.041      ;
; 0.368 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[5]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.030      ;
; 0.371 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[0]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.033      ;
; 0.371 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[6]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.052      ;
; 0.376 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[6]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.048      ;
; 0.378 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[7]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.044      ;
; 0.381 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.382 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.383 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.669      ;
; 0.386 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.051      ;
; 0.390 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.059      ;
; 0.393 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[5]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.059      ;
; 0.393 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[9]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.059      ;
; 0.393 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[2]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.058      ;
; 0.395 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|wr_pointer[4]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 1.040      ;
; 0.396 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[10]                                                                                              ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.062      ;
; 0.396 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[10]                                                                                              ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.058      ;
; 0.396 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|wr_pointer[7]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 1.035      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[1]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|sendbuf_accepted                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|sendbuf_accepted                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_req                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_req                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_bufno[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_bufno[1]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_3_done                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_3_done                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                                 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[8]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[8]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[2]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[0]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[0]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[3]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[3]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[7]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[7]                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[10]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[10]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[11]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[11]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[14]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[14]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[12]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[12]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[1]                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[1]                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[2]                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[2]                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.420      ; 1.025      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.674      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.674      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.691      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.691      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.698      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.698      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.698      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.700      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.701      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.702      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.702      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.702      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.701      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.702      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.674      ;
; 0.421 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.689      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.695      ;
; 0.429 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.698      ;
; 0.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.699      ;
; 0.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.699      ;
; 0.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.700      ;
; 0.432 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.701      ;
; 0.432 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.701      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.446 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.715      ;
; 0.446 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.715      ;
; 0.447 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.716      ;
; 0.447 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.716      ;
; 0.447 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.716      ;
; 0.450 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.719      ;
; 0.450 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.719      ;
; 0.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.720      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.722      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.722      ;
; 0.468 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.737      ;
; 0.473 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.743      ;
; 0.549 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.818      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.822      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.823      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.823      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.822      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.824      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.824      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.824      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.824      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.562 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.831      ;
; 0.573 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.842      ;
; 0.580 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.850      ;
; 0.583 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.852      ;
; 0.585 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.852      ;
; 0.587 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.857      ;
; 0.589 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.859      ;
; 0.590 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.859      ;
; 0.598 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.866      ;
; 0.600 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.870      ;
; 0.601 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.870      ;
; 0.606 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.875      ;
; 0.606 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.876      ;
; 0.607 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.876      ;
; 0.607 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.877      ;
; 0.608 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.877      ;
; 0.609 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.878      ;
; 0.609 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.878      ;
; 0.609 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.878      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.732 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.467      ;
; 4.749 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.484      ;
; 4.863 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.598      ;
; 4.944 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.679      ;
; 5.023 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.263     ; 1.760      ;
; 5.046 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.781      ;
; 5.048 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.265     ; 1.783      ;
; 5.364 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.498     ; 0.866      ;
; 5.364 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.498     ; 0.866      ;
; 5.644 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.498     ; 1.146      ;
; 5.644 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.498     ; 1.146      ;
; 6.588 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.485     ; 2.103      ;
; 6.803 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.803      ;
; 6.803 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.803      ;
; 6.803 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.803      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.653 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.997     ; 3.208      ;
; 2.653 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.997     ; 3.208      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.114      ;
; 3.681 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.202     ; 4.115      ;
; 3.682 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.201     ; 4.115      ;
; 3.682 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.203     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 4.113      ;
; 3.696 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.196     ; 4.106      ;
; 3.696 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.196     ; 4.106      ;
; 3.696 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.196     ; 4.106      ;
; 3.696 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.195     ; 4.107      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRdTWrD                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[14]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[25]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[25]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[24]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[8]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[8]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[24]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[27]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[27]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[3]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[4]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[26]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[26]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 4.120      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.169     ; 4.124      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRYWdnY                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.178     ; 4.115      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.01                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
; 3.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.10                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 4.118      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 4.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[0]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.230      ;
; 4.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[0]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.230      ;
; 4.862 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[2]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.034      ;
; 4.862 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[3]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.034      ;
; 4.862 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[2]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.034      ;
; 4.862 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[3]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.034      ;
; 4.936 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[3]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 2.958      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.154 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.752      ;
; 5.386 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.524      ;
; 5.386 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.524      ;
; 5.386 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.524      ;
; 5.386 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.524      ;
; 5.386 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.524      ;
; 5.394 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 2.495      ;
; 5.394 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 2.495      ;
; 5.395 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[5]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 2.493      ;
; 5.395 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[7]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 2.493      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.401 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.508      ;
; 5.444 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.461      ;
; 5.484 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 2.424      ;
; 5.484 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 2.424      ;
; 5.486 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 2.413      ;
; 5.486 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 2.413      ;
; 5.489 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.411      ;
; 5.489 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.411      ;
; 5.489 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.411      ;
; 5.489 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.411      ;
; 5.494 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.419      ;
; 5.494 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.419      ;
; 5.748 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 2.154      ;
; 5.748 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 2.154      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.760 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 2.135      ;
; 5.763 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 2.140      ;
; 5.763 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 2.140      ;
; 5.763 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 2.140      ;
; 5.778 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.778 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.778 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.778 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.778 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.800 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.107      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.101      ;
; 5.815 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 2.091      ;
; 5.835 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.077      ;
; 5.835 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.077      ;
; 5.835 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.077      ;
; 5.835 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.077      ;
; 5.835 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.077      ;
; 5.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 2.073      ;
; 5.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 2.073      ;
; 5.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 2.073      ;
; 5.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 2.073      ;
; 5.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 2.073      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.050     ; 2.116      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.705      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.703      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.680      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.700      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.670      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.667      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.726      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.704      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.706      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.706      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.702      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.704      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.704      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.704      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.704      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.707      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.709      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.707      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.707      ;
; 95.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.707      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                               ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.035 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.305      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.162 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.432      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.637 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.915      ;
; 1.641 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.920      ;
; 1.641 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.920      ;
; 1.641 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.920      ;
; 1.641 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.920      ;
; 1.641 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.920      ;
; 1.904 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.184      ;
; 1.904 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.184      ;
; 1.904 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.184      ;
; 1.904 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.184      ;
; 1.904 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.184      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.991 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.274      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 1.992 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.275      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 2.016 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.299      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.517      ; 3.886      ;
; 3.183 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.885      ;
; 3.184 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.515      ; 3.885      ;
; 3.193 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.512      ; 3.891      ;
; 3.193 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.512      ; 3.891      ;
; 3.225 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRGRlDu ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 3.864      ;
; 3.226 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.475      ; 3.887      ;
; 3.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.884      ;
; 3.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.884      ;
; 3.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.884      ;
; 3.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.884      ;
; 3.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.884      ;
; 3.257 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 3.857      ;
; 3.257 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 3.857      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][4]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][12]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][0]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][8]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
; 3.626 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][15]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 3.896      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.152 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.426      ;
; 1.353 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.629      ;
; 1.353 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.629      ;
; 1.353 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.629      ;
; 1.353 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.629      ;
; 1.353 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.629      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.367 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.642      ;
; 1.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.960      ;
; 1.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.960      ;
; 1.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.960      ;
; 1.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.960      ;
; 1.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.960      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.697 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.965      ;
; 1.699 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.971      ;
; 1.699 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.971      ;
; 1.699 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.971      ;
; 1.699 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.971      ;
; 1.699 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.971      ;
; 1.712 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.977      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.715 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.718 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.989      ;
; 1.718 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.989      ;
; 1.718 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.989      ;
; 1.718 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.989      ;
; 1.718 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.989      ;
; 1.736 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.998      ;
; 1.736 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.998      ;
; 1.736 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.998      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.739 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.993      ;
; 1.752 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.013      ;
; 1.752 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.013      ;
; 1.998 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.271      ;
; 1.998 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.271      ;
; 2.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.271      ;
; 2.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.271      ;
; 2.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.271      ;
; 2.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.271      ;
; 2.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.282      ;
; 2.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.282      ;
; 2.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.274      ;
; 2.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.274      ;
; 2.054 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.318      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.057 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.325      ;
; 2.082 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.330      ;
; 2.082 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.330      ;
; 2.085 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[5]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.331      ;
; 2.085 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[7]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.331      ;
; 2.085 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.355      ;
; 2.085 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.355      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.441      ;
; 1.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.441      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.705      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.924      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.009      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.018      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.040      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.168      ; 4.484      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.468      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.466      ;
; 4.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 4.464      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.440      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.438      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 4.446      ;
; 4.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 4.442      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 0.994 ; 9.994        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.994 ; 9.994        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 1.002 ; 10.002       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 1.002 ; 10.002       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TESTBUS_SET                                                                 ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                      ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]                                                                            ;
; 3.581 ; 3.801        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]                                                                            ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[13]                                                                     ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[29]                                                                     ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[55]                                                                     ;
; 3.582 ; 3.802        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[61]                                                                     ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|ctl_wr_r           ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|ctl_wr_rr          ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_add[0]    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_add[1]    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_add[3]    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[11]   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[12]   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[19]   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[8]    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[9]    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl_wr    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[51]   ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts_wr    ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|sts_wr_r           ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|sts_wr_rr          ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_ctl_wr_d[0]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_ctl_wr_d[1]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_sts_wr_d[0]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_sts_wr_d[1]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_sts_wr_d[2]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tl_cfg_sts_wr_d[3]                                                               ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[14]                  ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[34]                  ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[51] ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recv_dma_idle                                                                        ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[16]                                                                       ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[0]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[10]   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[1]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[21]   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[22]   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[23]   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[2]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[3]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[4]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[5]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[6]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[7]    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[1]                                                                                            ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[10]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[11]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[12]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[13]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[14]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[15]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[16]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[17]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[18]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[19]                                                                                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|cfg_dcommand[5]                                                                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|cfg_dcommand[6]                                                                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|cfg_dcommand[7]                                                                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|pcie_perstn_d                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|pcie_perstn_d2                                                                   ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|pre_sync_rstn                                                                    ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[0]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[1]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[2]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[20]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[21]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[33]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[41]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[42]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[43]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[44]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[45]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[54]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[55]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[56]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[57]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[58]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[59]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[60]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[61]                  ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[58] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[59] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[60] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[61] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[62] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[71] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[72] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[73] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[75] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[76] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[77] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[78] ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[33]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[34]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[35]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[36]                                                                     ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[37]                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SEND_WRITE_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                           ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                                ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_TRANSFER_DONE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                                                                                                                                                                   ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10]                                                                                                                                                                                                                              ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]                                                                                                                                                                                                                              ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12]                                                                                                                                                                                                                              ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13]                                                                                                                                                                                                                              ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]                                                                                                                                                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]                                                                                                                                                                                                                               ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                    ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_SLAVE_ADDRESS_I2C                                                                                                                                                                                                                                                                                                     ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                                 ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_sample                                                                                                                                                                                                                                                                                                                    ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[10]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[11]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[12]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[13]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[14]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[15]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[16]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[17]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[18]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[19]                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                                                                                                                                               ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[7]                                                                                                                                                                                                                                                                                                               ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                                                                                                                                             ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                                                                                                                                              ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; last_transmission_flag                                                                                                                                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                             ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                             ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                      ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                      ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[0]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[1]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[2]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[3]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[4]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[5]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[6]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[7]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[8]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[9]                                                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                                                                                                                                               ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[0]                                                                                                                                                                                                                                                                                                             ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                                                                                                                                             ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[3]                                                                                                                                                                                                                                                                                                             ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                                                                                                                                              ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                                                                                                                                              ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                                                                                                                                              ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.826 ; 4.826        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.890 ; 4.890        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.106 ; 5.106        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.167 ; 5.167        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.702 ; 49.937       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a78~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a1~portb_address_reg0                                                          ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a51~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a67~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a7~portb_address_reg0                                                          ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a59~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a85~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a87~portb_address_reg0                                                         ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~portb_address_reg0                                                         ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a55~portb_address_reg0                                                         ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a75~portb_address_reg0                                                         ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a5~portb_address_reg0                                                          ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a3~portb_address_reg0                                                          ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0                                                         ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0                                                         ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a41~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a69~portb_address_reg0                                                         ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a84~portb_address_reg0                                                         ;
; 49.716 ; 49.951       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0                                                         ;
; 49.716 ; 49.951       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.717 ; 49.952       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0                                                         ;
; 49.717 ; 49.952       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0                                                         ;
; 49.717 ; 49.952       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~portb_address_reg0                                                         ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0                                                         ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0                                                         ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0                                                         ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.768 ; 49.988       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.848  ; 1.956  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.402  ; 5.543  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.238  ; 0.588  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; -0.467 ; -0.143 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.266 ; 0.087  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; -0.667 ; -0.173 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; -0.499 ; -0.022 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.884 ; -0.463 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.547 ; -0.102 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.824 ; -0.490 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.351 ; 0.110  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.827 ; -0.416 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.956 ; -0.556 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.438  ; 0.854  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; -0.718 ; -0.345 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.438  ; 0.854  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 0.733  ; 1.066  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.503  ; 0.901  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 0.733  ; 1.144  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.602  ; 1.002  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 3.263  ; 3.855  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 1.112  ; 1.578  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.548  ; 0.916  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 1.087  ; 1.498  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 0.993  ; 1.390  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.887  ; 1.308  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 0.992  ; 1.405  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 0.937  ; 1.367  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 0.975  ; 1.398  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 1.112  ; 1.578  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.016  ; 0.932  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.211  ; 0.119  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.687  ; 0.328  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 2.156  ; 1.921  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.431  ; 1.121  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; 1.476  ; 1.005  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; 1.315  ; 0.859  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.681  ; 1.282  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.371  ; 0.946  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.617  ; 1.303  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.190  ; 0.792  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.803  ; 1.426  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.748  ; 1.369  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 1.744  ; 1.387  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; 1.723  ; 1.349  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 1.744  ; 1.387  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.144 ; -0.458 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.110  ; -0.267 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.156 ; -0.555 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -0.016 ; -0.395 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -2.580 ; -3.155 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.046  ; -0.321 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.046  ; -0.321 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.470 ; -0.879 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.380 ; -0.776 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.280 ; -0.697 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.380 ; -0.791 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.328 ; -0.755 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.365 ; -0.784 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.496 ; -0.957 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 16.924 ; 17.745 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.377  ; 5.265  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.429  ; 5.296  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 5.298  ; 5.213  ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 13.536 ; 13.633 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 12.042 ; 12.037 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 14.522 ; 14.297 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 14.279 ; 14.252 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 14.522 ; 14.297 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 14.342 ; 14.291 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 14.309 ; 14.160 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 13.054 ; 13.020 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 11.480 ; 11.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 10.794 ; 10.648 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 11.379 ; 11.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.779 ; 10.816 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 11.480 ; 11.401 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.959  ; 6.886  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.612  ; 5.618  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.903  ; 5.909  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.612  ; 5.618  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.903  ; 5.909  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 14.839 ; 15.655 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 4.858  ; 4.732  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.811  ; 4.749  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 5.104  ; 5.023  ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 12.873 ; 12.967 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 11.438 ; 11.435 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 10.876 ; 10.819 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 11.018 ; 11.009 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 11.080 ; 10.948 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 11.078 ; 11.045 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 10.876 ; 10.819 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 12.548 ; 12.515 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 10.364 ; 10.240 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 10.379 ; 10.240 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.940 ; 11.012 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.364 ; 10.401 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 11.037 ; 10.963 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.659  ; 6.588  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.364  ; 5.370  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.644  ; 5.650  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.364  ; 5.370  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.644  ; 5.650  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.071 ;    ;    ; 7.674 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.071 ;    ;    ; 7.674 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.071 ;    ;    ; 7.674 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.803 ;    ;    ; 7.389 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.803 ;    ;    ; 7.389 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.803 ;    ;    ; 7.389 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                 ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 76.65 MHz  ; 76.65 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 143.62 MHz ; 143.62 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 143.72 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
; 185.8 MHz  ; 185.8 MHz       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.037  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.975  ; 0.000         ;
; clk_50                                                                                            ; 13.042 ; 0.000         ;
; n/a                                                                                               ; 13.211 ; 0.000         ;
; altera_reserved_tck                                                                               ; 43.477 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -2.022 ; -4.042        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.187  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.351  ; 0.000         ;
; clk_50                                                                                            ; 0.351  ; 0.000         ;
; n/a                                                                                               ; 4.291  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.241  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 4.915  ; 0.000         ;
; altera_reserved_tck                                                                               ; 48.021 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.942 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.050 ; 0.000         ;
; altera_reserved_tck                                                                               ; 1.073 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.521  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.643  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.971  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.824  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.704 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.037 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.931      ;
; 1.051 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.917      ;
; 1.061 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.907      ;
; 1.067 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.901      ;
; 1.125 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.843      ;
; 1.208 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.760      ;
; 1.247 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.728      ;
; 1.257 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 6.697      ;
; 1.272 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.703      ;
; 1.283 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.685      ;
; 1.297 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.624      ;
; 1.314 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.654      ;
; 1.321 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.600      ;
; 1.326 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 6.628      ;
; 1.329 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.639      ;
; 1.359 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.609      ;
; 1.370 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 6.957      ;
; 1.389 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.325      ; 6.935      ;
; 1.412 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.509      ;
; 1.415 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 6.908      ;
; 1.417 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.551      ;
; 1.422 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 6.532      ;
; 1.426 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.325      ; 6.898      ;
; 1.436 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 6.885      ;
; 1.436 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.485      ;
; 1.438 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.486      ;
; 1.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.470      ;
; 1.462 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.459      ;
; 1.465 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 6.463      ;
; 1.466 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 6.857      ;
; 1.473 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.502      ;
; 1.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 6.847      ;
; 1.479 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.031     ; 6.489      ;
; 1.487 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 6.834      ;
; 1.489 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 6.834      ;
; 1.490 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 6.438      ;
; 1.493 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.806      ;
; 1.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.826      ;
; 1.497 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.825      ;
; 1.497 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 6.824      ;
; 1.498 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.498 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.824      ;
; 1.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.823      ;
; 1.500 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.822      ;
; 1.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.820      ;
; 1.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.820      ;
; 1.503 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.819      ;
; 1.506 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 6.815      ;
; 1.512 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.297      ; 6.784      ;
; 1.514 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.407      ;
; 1.515 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.396      ;
; 1.517 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.404      ;
; 1.524 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 6.799      ;
; 1.531 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.380      ;
; 1.537 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.384      ;
; 1.541 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.325      ; 6.783      ;
; 1.545 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 6.776      ;
; 1.545 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.376      ;
; 1.547 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.775      ;
; 1.548 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.373      ;
; 1.548 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.774      ;
; 1.549 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.375      ;
; 1.549 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.773      ;
; 1.549 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.297      ; 6.747      ;
; 1.550 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.371      ;
; 1.550 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.772      ;
; 1.551 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.771      ;
; 1.553 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.769      ;
; 1.553 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.769      ;
; 1.553 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.368      ;
; 1.554 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.768      ;
; 1.556 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 6.771      ;
; 1.557 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.765      ;
; 1.558 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.764      ;
; 1.559 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.763      ;
; 1.560 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.762      ;
; 1.561 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.414      ;
; 1.561 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.761      ;
; 1.563 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.759      ;
; 1.563 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.759      ;
; 1.564 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.758      ;
; 1.569 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.406      ;
; 1.571 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 6.383      ;
; 1.572 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.750      ;
; 1.573 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.749      ;
; 1.574 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.748      ;
; 1.575 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 6.400      ;
; 1.575 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.747      ;
; 1.576 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.746      ;
; 1.577 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.344      ;
; 1.578 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.339      ;
; 1.578 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.744      ;
; 1.578 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.744      ;
; 1.579 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 6.743      ;
; 1.580 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 6.348      ;
; 1.586 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[43]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.441     ; 5.972      ;
; 1.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 6.342      ;
; 1.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[33]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 6.342      ;
; 1.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[47]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 6.342      ;
; 1.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 6.342      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.975 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                       ; clk_50                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.290      ; 4.264      ;
; 2.618 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 5.283      ;
; 2.654 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 5.251      ;
; 2.654 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 5.251      ;
; 2.683 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 5.230      ;
; 2.716 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.211      ;
; 2.719 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 5.205      ;
; 2.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.163      ;
; 2.760 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.167      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.218      ; 5.479      ;
; 2.820 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.089      ;
; 2.827 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 5.097      ;
; 2.829 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 5.095      ;
; 2.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.207      ; 5.396      ;
; 2.854 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 5.068      ;
; 2.862 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 5.044      ;
; 2.890 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.036      ;
; 2.890 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.036      ;
; 2.919 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 5.015      ;
; 2.922 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.988      ;
; 2.922 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 5.000      ;
; 2.923 ; register_index[6]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.989      ;
; 2.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.196      ; 5.285      ;
; 2.943 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.967      ;
; 2.958 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.968      ;
; 2.958 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.968      ;
; 2.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.196      ; 5.248      ;
; 2.980 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.929      ;
; 2.982 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 4.942      ;
; 2.987 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 4.947      ;
; 2.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.158      ; 5.200      ;
; 3.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.196      ; 5.217      ;
; 3.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.158      ; 5.175      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.202      ; 5.206      ;
; 3.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.893      ;
; 3.041 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.868      ;
; 3.052 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.860      ;
; 3.058 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 4.848      ;
; 3.058 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.851      ;
; 3.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 5.102      ;
; 3.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.840      ;
; 3.098 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.818      ;
; 3.098 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.818      ;
; 3.098 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.829      ;
; 3.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.197      ; 5.125      ;
; 3.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.195      ; 5.119      ;
; 3.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.813      ;
; 3.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.193      ; 5.108      ;
; 3.116 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.793      ;
; 3.125 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.785      ;
; 3.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.213      ; 5.099      ;
; 3.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.772      ;
; 3.151 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.768      ;
; 3.151 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.768      ;
; 3.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.213      ; 5.090      ;
; 3.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.207      ; 5.084      ;
; 3.155 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.755      ;
; 3.158 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 4.773      ;
; 3.159 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 4.752      ;
; 3.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.198      ; 5.062      ;
; 3.166 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 4.761      ;
; 3.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.212      ; 5.069      ;
; 3.174 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 4.757      ;
; 3.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.085      ;
; 3.176 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.741      ;
; 3.183 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.737      ;
; 3.186 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 4.719      ;
; 3.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.230      ; 5.066      ;
; 3.195 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.720      ;
; 3.195 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.720      ;
; 3.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.213      ; 5.047      ;
; 3.201 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.699      ;
; 3.201 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[7]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.699      ;
; 3.211 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.699      ;
; 3.212 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.709      ;
; 3.212 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.709      ;
; 3.219 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.693      ;
; 3.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.702      ;
; 3.219 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 4.705      ;
; 3.219 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 4.705      ;
; 3.220 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[2]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 4.690      ;
; 3.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.698      ;
; 3.224 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 4.699      ;
; 3.226 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 4.705      ;
; 3.227 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 4.704      ;
; 3.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 4.688      ;
; 3.235 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.684      ;
; 3.235 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.684      ;
; 3.237 ; current_state_i2c.SEND_WRITE_STOP_I2C                                                                                                                                                         ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 4.674      ;
; 3.241 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 4.688      ;
; 3.244 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.664      ;
; 3.248 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 4.684      ;
; 3.254 ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                      ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.668      ;
; 3.260 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 4.646      ;
; 3.261 ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                   ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.659      ;
; 3.262 ; register_index[6]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 4.651      ;
; 3.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.654      ;
; 3.272 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.644      ;
; 3.272 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.644      ;
; 3.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.649      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.042 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 6.880      ;
; 13.182 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.738      ;
; 13.326 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.118     ; 6.555      ;
; 13.646 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.277      ;
; 13.723 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 6.209      ;
; 13.904 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 6.022      ;
; 14.056 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.865      ;
; 14.077 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 5.850      ;
; 14.196 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.723      ;
; 14.336 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.590      ;
; 14.369 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.767      ;
; 14.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.521      ;
; 14.459 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.677      ;
; 14.480 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.656      ;
; 14.566 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 3.580      ;
; 14.614 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.312      ;
; 14.631 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 5.290      ;
; 14.660 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 5.262      ;
; 14.737 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 5.194      ;
; 14.756 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.380      ;
; 14.769 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.150      ;
; 14.784 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 3.362      ;
; 14.918 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.007      ;
; 15.028 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.108      ;
; 15.031 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.895      ;
; 15.091 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.835      ;
; 15.099 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 4.833      ;
; 15.108 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.818      ;
; 15.116 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 3.019      ;
; 15.142 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.783      ;
; 15.149 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.776      ;
; 15.150 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.775      ;
; 15.152 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.773      ;
; 15.169 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.756      ;
; 15.174 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.751      ;
; 15.235 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 4.687      ;
; 15.242 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.681      ;
; 15.243 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.680      ;
; 15.244 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.679      ;
; 15.273 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.862      ;
; 15.309 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.614      ;
; 15.310 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.621      ;
; 15.317 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.606      ;
; 15.318 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.605      ;
; 15.320 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.603      ;
; 15.336 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.587      ;
; 15.341 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.582      ;
; 15.350 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.575      ;
; 15.375 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.551      ;
; 15.382 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.544      ;
; 15.383 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.543      ;
; 15.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.541      ;
; 15.402 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.524      ;
; 15.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.518      ;
; 15.406 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.517      ;
; 15.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.519      ;
; 15.419 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.506      ;
; 15.419 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.506      ;
; 15.420 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.497      ;
; 15.420 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.505      ;
; 15.421 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.504      ;
; 15.491 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.434      ;
; 15.517 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.404      ;
; 15.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.364      ;
; 15.582 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.343      ;
; 15.583 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.342      ;
; 15.597 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.322      ;
; 15.612 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.313      ;
; 15.628 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.297      ;
; 15.640 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.285      ;
; 15.642 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.283      ;
; 15.657 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.049     ; 2.478      ;
; 15.666 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.260      ;
; 15.723 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.200      ;
; 15.724 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.199      ;
; 15.727 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.191      ;
; 15.728 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.190      ;
; 15.730 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.193      ;
; 15.731 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.189      ;
; 15.745 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.172      ;
; 15.746 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.171      ;
; 15.746 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.171      ;
; 15.767 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.151      ;
; 15.782 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 4.153      ;
; 15.783 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 4.152      ;
; 15.784 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 4.151      ;
; 15.784 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.124      ;
; 15.812 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.111      ;
; 15.814 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.109      ;
; 15.816 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.114      ;
; 15.817 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.113      ;
; 15.819 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.111      ;
; 15.830 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.090      ;
; 15.833 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.097      ;
; 15.838 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.092      ;
; 15.845 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.081      ;
; 15.846 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.072      ;
; 15.847 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.071      ;
; 15.852 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.066      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.211 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.789      ;
; 13.211 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.789      ;
; 13.211 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.789      ;
; 13.636 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.308     ; 2.056      ;
; 14.571 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.322     ; 1.107      ;
; 14.571 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.322     ; 1.107      ;
; 14.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.322     ; 0.838      ;
; 14.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.322     ; 0.838      ;
; 15.048 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.872      ;
; 15.094 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.826      ;
; 15.174 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.075     ; 1.751      ;
; 15.278 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.642      ;
; 15.295 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.625      ;
; 15.364 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.556      ;
; 15.393 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.080     ; 1.527      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 6.465      ;
; 43.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 6.272      ;
; 43.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 6.154      ;
; 43.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.920      ;
; 44.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.772      ;
; 44.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 5.663      ;
; 44.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.630      ;
; 44.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 5.628      ;
; 44.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.528      ;
; 44.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.397      ;
; 44.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.922      ;
; 45.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 4.856      ;
; 45.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 4.704      ;
; 45.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 4.683      ;
; 45.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 4.556      ;
; 46.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.595      ;
; 46.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.476      ;
; 46.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 3.425      ;
; 46.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.317      ;
; 46.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.093      ;
; 46.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.029      ;
; 47.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.642      ;
; 48.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 1.788      ;
; 48.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 1.050      ;
; 93.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 6.239      ;
; 93.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 6.083      ;
; 93.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 6.019      ;
; 93.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.848      ;
; 93.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.847      ;
; 93.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.378     ; 5.811      ;
; 93.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.408     ; 5.774      ;
; 93.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.414      ;
; 93.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.371      ;
; 93.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.387     ; 5.765      ;
; 93.867 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.373      ;
; 93.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.311      ;
; 93.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 5.747      ;
; 93.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.321      ;
; 93.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 6.312      ;
; 93.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.287      ;
; 93.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 6.304      ;
; 93.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.276      ;
; 93.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.296      ;
; 93.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.297      ;
; 93.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 5.694      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.212      ;
; 94.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.510      ;
; 94.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 5.597      ;
; 94.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.367     ; 5.499      ;
; 94.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a70~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 5.461      ;
; 94.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.104      ;
; 94.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.377     ; 5.482      ;
; 94.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 5.458      ;
; 94.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.517      ;
; 94.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.388     ; 5.462      ;
; 94.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.061      ;
; 94.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 6.069      ;
; 94.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 6.059      ;
; 94.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 5.497      ;
; 94.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 5.424      ;
; 94.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 6.001      ;
; 94.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 5.968      ;
; 94.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.983      ;
; 94.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.969      ;
; 94.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.949      ;
; 94.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 5.341      ;
; 94.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.960      ;
; 94.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a0~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 5.367      ;
; 94.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.934      ;
; 94.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.933      ;
; 94.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.287     ; 5.346      ;
; 94.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.192      ;
; 94.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.249      ;
; 94.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.802      ;
; 94.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.807      ;
; 94.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a74~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 5.180      ;
; 94.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 5.802      ;
; 94.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.797      ;
; 94.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 5.168      ;
; 94.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.762      ;
; 94.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.782      ;
; 94.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.216      ;
; 94.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.377     ; 5.152      ;
; 94.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 5.769      ;
; 94.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.764      ;
; 94.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.746      ;
; 94.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.179      ;
; 94.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.127      ;
; 94.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.732      ;
; 94.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 5.712      ;
; 94.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.705      ;
; 94.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a72~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.375     ; 5.113      ;
; 94.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.084      ;
; 94.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.712      ;
; 94.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.690      ;
; 94.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 5.661      ;
; 94.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.669      ;
; 94.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.662      ;
; 94.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a5~portb_address_reg0                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.383     ; 5.033      ;
; 94.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 5.641      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.022 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 5.545      ; 3.854      ;
; -2.020 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 5.533      ; 3.844      ;
; 0.316  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.927      ;
; 0.317  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.924      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.934      ;
; 0.344  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.952      ;
; 0.347  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.937      ;
; 0.349  ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.350  ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                               ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                               ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                    ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                    ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                    ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                           ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.941      ;
; 0.350  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.351  ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                  ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                              ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                         ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.955      ;
; 0.355  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.946      ;
; 0.359  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.955      ;
; 0.360  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.608      ;
; 0.361  ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                           ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.361  ; read_flag_i2c[1]                                                                                                                                                                                                                                                                                                                            ; read_flag_i2c[1]                                                                                                                                                                                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.361  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.361  ; read_flag_i2c[0]                                                                                                                                                                                                                                                                                                                            ; read_flag_i2c[0]                                                                                                                                                                                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.361  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.955      ;
; 0.361  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.964      ;
; 0.362  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.608      ;
; 0.370  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.966      ;
; 0.372  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.619      ;
; 0.372  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.971      ;
; 0.374  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.967      ;
; 0.375  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                                                                                                      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.623      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.975      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.633      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.982      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.634      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.634      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.386  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.387  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.635      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.635      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.635      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.635      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.986      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.387  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.388  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.636      ;
; 0.388  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.634      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                         ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.361      ; 1.829      ;
; 0.316 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.919      ;
; 0.317 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.920      ;
; 0.327 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[5]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.929      ;
; 0.328 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.930      ;
; 0.332 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.934      ;
; 0.335 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.946      ;
; 0.336 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.341 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.952      ;
; 0.343 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.943      ;
; 0.345 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 0.940      ;
; 0.348 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.950      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[29]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.965      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[1]                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[1]                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[2]                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[2]                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[3]                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_roundrobin[3]                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_full                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_full                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_pending                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_pending                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_req                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_req                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[1]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[1]                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[0]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[0]                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_insession                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                                 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[2]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_full                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_full                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof_pending                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof_pending                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_do_flush                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_insession                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_32|scfifo_ud31:auto_generated|dffe_af                                                                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|dffe_af                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|full_dff                                                                                                                       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|full_dff                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_clear                                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_clear                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                                                                                                          ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[7]                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[10]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_end_offset[10]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state.st_send_rdrq_wait                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state.st_send_rdrq_wait                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_do_continue                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_do_continue                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state.st_send_write                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state.st_send_write                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_send_msg                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_send_msg                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufdone                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_sent                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_sent                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_host_is_empty                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_host_is_empty                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_nonempty                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_nonempty                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof_sent                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof_sent                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_eof                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error_sent                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error_sent                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_nonempty                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_nonempty                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state_resume.st_send_idle                                                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_state_resume.st_send_idle                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[0]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[3]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[4]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[5]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[6]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[8]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_end_offset[8]                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|full_dff                                                                                                                         ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|full_dff                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_skip                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_skip                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.608      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.626      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.626      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 0.954      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.631      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.637      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.637      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.636      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.636      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.637      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.639      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.638      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.640      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.642      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.643      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.643      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.608      ;
; 0.379 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.624      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.633      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.391 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.636      ;
; 0.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.637      ;
; 0.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.637      ;
; 0.395 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.640      ;
; 0.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.641      ;
; 0.397 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.642      ;
; 0.398 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.643      ;
; 0.401 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.647      ;
; 0.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.651      ;
; 0.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.650      ;
; 0.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.652      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.654      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.653      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.655      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.656      ;
; 0.412 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.658      ;
; 0.415 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.661      ;
; 0.416 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.662      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.671      ;
; 0.428 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.673      ;
; 0.497 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.743      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.751      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.753      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.509 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.755      ;
; 0.510 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.756      ;
; 0.510 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.755      ;
; 0.515 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.761      ;
; 0.525 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.770      ;
; 0.534 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.780      ;
; 0.536 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 0.000        ; 0.072      ; 0.779      ;
; 0.536 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.781      ;
; 0.537 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.782      ;
; 0.540 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.786      ;
; 0.543 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.789      ;
; 0.549 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ; clk_50       ; clk_50      ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.795      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.797      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.801      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.802      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.802      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.803      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.804      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.804      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.804      ;
; 0.559 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.805      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.291 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.325      ;
; 4.305 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.339      ;
; 4.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.447      ;
; 4.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.541      ;
; 4.577 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.961     ; 1.616      ;
; 4.586 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.620      ;
; 4.591 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 1.625      ;
; 4.903 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.118     ; 0.785      ;
; 4.903 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.118     ; 0.785      ;
; 5.154 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.118     ; 1.036      ;
; 5.154 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.118     ; 1.036      ;
; 6.047 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.104     ; 1.943      ;
; 6.176 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.176      ;
; 6.176 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.176      ;
; 6.176 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.176      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.241 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.733     ; 2.885      ;
; 3.241 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.733     ; 2.885      ;
; 4.089 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.724      ;
; 4.089 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.722      ;
; 4.090 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.186     ; 3.723      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.182     ; 3.715      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.182     ; 3.715      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.182     ; 3.715      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.181     ; 3.716      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.722      ;
; 4.102 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.176     ; 3.721      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRdTWrD                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 3.730      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRMxYWr                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 3.724      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 3.733      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.737      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.736      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.736      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 3.733      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 3.733      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 3.738      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 3.742      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 3.734      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 3.738      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 3.743      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 3.729      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 3.729      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 3.729      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 3.730      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 3.730      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 3.730      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[25]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 3.734      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.736      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRnAsZu                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.155     ; 3.731      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[8]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[9]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[11]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[14]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.763      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.737      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 3.735      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 3.735      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.736      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.736      ;
; 4.113 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.737      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 4.915 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[0]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.991      ;
; 4.915 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[0]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.991      ;
; 5.119 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[2]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.786      ;
; 5.119 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[3]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.786      ;
; 5.119 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[2]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.786      ;
; 5.119 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[3]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.786      ;
; 5.192 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[3]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 2.712      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.422 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 2.495      ;
; 5.655 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.266      ;
; 5.655 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.266      ;
; 5.655 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.266      ;
; 5.655 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.266      ;
; 5.655 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.266      ;
; 5.660 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.241      ;
; 5.660 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 2.241      ;
; 5.664 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[5]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 2.236      ;
; 5.664 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[7]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 2.236      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.669 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.250      ;
; 5.686 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 2.229      ;
; 5.723 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.187      ;
; 5.723 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.187      ;
; 5.728 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.183      ;
; 5.728 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.183      ;
; 5.728 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.183      ;
; 5.728 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 2.183      ;
; 5.733 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.185      ;
; 5.733 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.185      ;
; 5.738 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 2.185      ;
; 5.738 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 2.185      ;
; 5.980 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 1.933      ;
; 5.980 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 1.933      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.990 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 1.917      ;
; 5.991 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 1.923      ;
; 5.991 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 1.923      ;
; 5.991 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 1.923      ;
; 6.008 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.914      ;
; 6.008 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.914      ;
; 6.008 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.914      ;
; 6.008 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.914      ;
; 6.008 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.914      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 1.901      ;
; 6.019 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 1.897      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.032 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 1.888      ;
; 6.039 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.883      ;
; 6.039 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.883      ;
; 6.039 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.883      ;
; 6.039 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.883      ;
; 6.039 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 1.883      ;
; 6.053 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.871      ;
; 6.053 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.871      ;
; 6.053 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.871      ;
; 6.053 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.871      ;
; 6.053 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.871      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 1.921      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.258      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.239      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.255      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.227      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.229      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.280      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.260      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.262      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.261      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
; 95.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.268      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                               ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 0.942 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.189      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.049 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.296      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.462 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.718      ;
; 1.465 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.722      ;
; 1.465 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.722      ;
; 1.465 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.722      ;
; 1.465 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.722      ;
; 1.465 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.722      ;
; 1.701 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.961      ;
; 1.701 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.961      ;
; 1.701 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.961      ;
; 1.701 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.961      ;
; 1.701 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.961      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.801 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.061      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.803 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.063      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 1.823 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.083      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 3.473      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.475      ;
; 2.833 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.474      ;
; 2.840 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.479      ;
; 2.840 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 3.479      ;
; 2.869 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRGRlDu ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 3.450      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 3.467      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 3.467      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 3.467      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 3.467      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 3.467      ;
; 2.872 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.433      ; 3.476      ;
; 2.901 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 3.443      ;
; 2.901 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 3.443      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][4]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 3.482      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][12]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 3.483      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][12]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 3.483      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][4]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 3.483      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][12]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 3.483      ;
; 3.237 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][4]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 3.483      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.050 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.242 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.242 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.242 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.242 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.242 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.246 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.531 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.781      ;
; 1.531 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.781      ;
; 1.531 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.781      ;
; 1.531 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.781      ;
; 1.531 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.781      ;
; 1.536 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.536 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.536 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.536 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.536 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.784      ;
; 1.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.797      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.565 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.810      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.572 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.583 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.831      ;
; 1.583 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.831      ;
; 1.583 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.831      ;
; 1.583 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.831      ;
; 1.583 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.831      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.603 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.842      ;
; 1.603 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.842      ;
; 1.603 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.842      ;
; 1.615 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.853      ;
; 1.615 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.853      ;
; 1.834 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.071      ;
; 1.834 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.071      ;
; 1.834 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.071      ;
; 1.834 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.071      ;
; 1.836 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.085      ;
; 1.836 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.085      ;
; 1.839 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.074      ;
; 1.839 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.074      ;
; 1.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.086      ;
; 1.842 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.086      ;
; 1.872 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.113      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.903 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.147      ;
; 1.914 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.140      ;
; 1.914 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.140      ;
; 1.919 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[5]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.143      ;
; 1.919 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[7]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.143      ;
; 1.926 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.173      ;
; 1.926 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.173      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.317      ;
; 1.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.317      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.565      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.766      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.826      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.847      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.859      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 4.007      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.992      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.990      ;
; 3.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.988      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.956      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.966      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.976      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 0.990 ; 9.990        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.990 ; 9.990        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 1.007 ; 10.007       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 1.007 ; 10.007       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                        ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                        ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                        ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                        ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                             ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TESTBUS_SET                   ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ;
; 9.740 ; 9.958        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                 ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                          ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.521 ; 3.739        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[13]                                                                     ;
; 3.521 ; 3.739        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[29]                                                                     ;
; 3.521 ; 3.739        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[61]                                                                     ;
; 3.524 ; 3.742        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[55]                                                                     ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]                                                                            ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]                                                                            ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~48                                                                  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~52                                                                  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~54                                                                  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~57                                                                  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~58                                                                  ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~3                                                                       ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[29]                                                                    ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[31]                                                                    ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[28]                                                                     ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[56]                                                                     ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[60]                                                                     ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[21]                                                                       ;
; 3.529 ; 3.747        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[24]                                                                       ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                              ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                              ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[11]                                                          ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[9]                                                           ;
; 3.530 ; 3.748        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Length_last_write[6]                                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                              ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[56]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[57]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[58]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[60]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                                                                     ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                                                                     ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|elements[0]               ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|elements[1]               ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|elements[2]               ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|elements[3]               ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[4]                                                                                              ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[5]                                                                                              ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[6]                                                                                              ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[5]                                                                                              ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                                                                                              ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRRWXII:SVRkzMIi|SVRSrADr                                                                                                 ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRRWXII:SVRvYyrr|SVRSrADr                                                                                                 ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRGRlDu                                                                      ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~36                                                                     ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~107                                                                 ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~109                                                                 ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~111                                                                 ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~113                                                                 ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~7                                                                       ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                              ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[20]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[21]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[33]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[41]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[42]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[43]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[44]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[45]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[55]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[58]                  ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[58] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[59] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[60] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[61] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[62] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[75] ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[57]                                                                     ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[58]                                                                     ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[59]                                                                     ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                              ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[14]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[34]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[54]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[56]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[57]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[59]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[60]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|dout[61]                  ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[51] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[71] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[72] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[73] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[76] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[77] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|fifo_ram_rtl_0_bypass[78] ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[33]                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[34]                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[35]                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[36]                                                                     ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[37]                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                                 ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_sample                                                                                                                                                                                                                                                                                                                    ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[10]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[11]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[12]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[13]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[14]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[15]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[16]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[17]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[18]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[19]                                                                                                                                                                                                                                                                                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10]                                                                                                                                                                                                                              ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]                                                                                                                                                                                                                              ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12]                                                                                                                                                                                                                              ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13]                                                                                                                                                                                                                              ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]                                                                                                                                                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SEND_WRITE_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                    ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                           ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                                ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_TRANSFER_DONE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_SLAVE_ADDRESS_I2C                                                                                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                                                                                                                                                                   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                    ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                     ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                                                                                                                                      ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                                                                                                                                             ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                                                                                                                                              ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; last_transmission_flag                                                                                                                                                                                                                                                                                                                        ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                            ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                  ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.824 ; 4.824        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.931 ; 4.931        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.067 ; 5.067        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.168 ; 5.168        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.704 ; 49.937       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0                                                         ;
; 49.704 ; 49.937       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.704 ; 49.937       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.704 ; 49.937       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a59~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a85~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a7~portb_address_reg0                                                          ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a1~portb_address_reg0                                                          ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a51~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a75~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a78~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a87~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a69~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a84~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a55~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a67~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a3~portb_address_reg0                                                          ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a41~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a5~portb_address_reg0                                                          ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0                                                         ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0                                                         ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~portb_address_reg0                                                         ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ;
; 49.758 ; 49.976       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.976  ; 2.034  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.312  ; 5.409  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.202  ; 0.394  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; -0.450 ; -0.263 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.272 ; -0.046 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; -0.627 ; -0.278 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; -0.462 ; -0.146 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.832 ; -0.541 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.515 ; -0.216 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.772 ; -0.571 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.336 ; -0.024 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.779 ; -0.488 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.899 ; -0.631 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.361  ; 0.688  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; -0.687 ; -0.437 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.361  ; 0.688  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 0.568  ; 0.769  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.353  ; 0.619  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 0.564  ; 0.855  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.442  ; 0.710  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 2.933  ; 3.284  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.913  ; 1.247  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.383  ; 0.637  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 0.889  ; 1.171  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 0.803  ; 1.071  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.703  ; 0.991  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 0.804  ; 1.080  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 0.753  ; 1.044  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 0.789  ; 1.073  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 0.913  ; 1.247  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.760  ; 0.706  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.023 ; -0.099 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.641  ; 0.410  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 2.003  ; 1.854  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.334  ; 1.126  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; 1.354  ; 1.021  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; 1.194  ; 0.893  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.547  ; 1.272  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.260  ; 0.974  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.484  ; 1.296  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.083  ; 0.842  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.662  ; 1.407  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.608  ; 1.356  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 1.610  ; 1.361  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; 1.592  ; 1.328  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 1.610  ; 1.361  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.034 ; -0.222 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.202  ; -0.048 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.044 ; -0.326 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.088  ; -0.164 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -2.312 ; -2.654 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.152  ; -0.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.152  ; -0.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.332 ; -0.613 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.249 ; -0.517 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.155 ; -0.440 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.252 ; -0.526 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.203 ; -0.492 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.237 ; -0.520 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.357 ; -0.687 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 15.575 ; 16.253 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 4.906  ; 4.778  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.952  ; 4.800  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.826  ; 4.749  ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 12.163 ; 12.361 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 10.810 ; 10.871 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 13.279 ; 12.934 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 12.966 ; 12.908 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 13.279 ; 12.927 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 13.022 ; 12.934 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 13.087 ; 12.789 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 11.947 ; 11.723 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 10.344 ; 10.432 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.734  ; 9.698  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.257 ; 10.432 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 9.725  ; 9.844  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 10.344 ; 10.402 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.364  ; 6.323  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.160  ; 5.131  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.429  ; 5.392  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.160  ; 5.131  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.429  ; 5.392  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 13.539 ; 14.211 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 4.440  ; 4.291  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.410  ; 4.305  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.650  ; 4.577  ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 11.555 ; 11.746 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 10.256 ; 10.315 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 9.897  ; 9.731  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 10.014 ; 9.925  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 10.081 ; 9.865  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 10.068 ; 9.948  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 9.897  ; 9.731  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 11.471 ; 11.255 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 9.336  ; 9.312  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.346  ; 9.312  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 9.847  ; 10.016 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 9.336  ; 9.452  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 9.930  ; 9.987  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.086  ; 6.047  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 4.931  ; 4.903  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.189  ; 5.154  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 4.931  ; 4.903  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.189  ; 5.154  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.416 ;    ;    ; 6.789 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.416 ;    ;    ; 6.789 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.416 ;    ;    ; 6.789 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.176 ;    ;    ; 6.540 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.176 ;    ;    ; 6.540 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.176 ;    ;    ; 6.540 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.774  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.354  ; 0.000         ;
; n/a                                                                                               ; 15.471 ; 0.000         ;
; clk_50                                                                                            ; 16.223 ; 0.000         ;
; altera_reserved_tck                                                                               ; 46.752 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -1.387 ; -2.772        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.018  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.175  ; 0.000         ;
; clk_50                                                                                            ; 0.180  ; 0.000         ;
; n/a                                                                                               ; 2.417  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.954  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 6.225  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.212 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.491 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.556 ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.561 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.683  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.742  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.994  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.570  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.415 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 2.774 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                       ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 1.447      ; 2.610      ;
; 4.556 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 3.070      ; 2.361      ;
; 4.557 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 3.081      ; 2.371      ;
; 4.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.119      ; 3.429      ;
; 4.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 3.413      ;
; 4.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.076      ; 3.290      ;
; 4.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.076      ; 3.278      ;
; 4.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 3.299      ;
; 4.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.102      ; 3.290      ;
; 4.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.102      ; 3.272      ;
; 4.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.075      ; 3.226      ;
; 4.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.104      ; 3.237      ;
; 4.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 3.232      ;
; 4.891 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.102      ; 3.220      ;
; 4.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 3.222      ;
; 4.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 3.220      ;
; 4.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.104      ; 3.211      ;
; 4.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 3.212      ;
; 4.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.111      ; 3.202      ;
; 4.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.211      ;
; 4.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 3.181      ;
; 4.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.204      ;
; 4.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.112      ; 3.180      ;
; 4.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a46~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.076      ; 3.092      ;
; 4.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a18~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.074      ; 3.085      ;
; 5.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a28~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.073      ; 3.056      ;
; 5.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a76~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.071      ; 3.050      ;
; 5.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a54~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.069      ; 3.045      ;
; 5.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.100      ; 3.046      ;
; 5.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.118      ; 3.048      ;
; 5.081 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.863      ;
; 5.082 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 2.865      ;
; 5.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.118      ; 3.043      ;
; 5.086 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.842      ;
; 5.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.845      ;
; 5.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 3.000      ;
; 5.105 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 2.818      ;
; 5.105 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 2.842      ;
; 5.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 2.992      ;
; 5.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.016      ;
; 5.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.176      ; 3.065      ;
; 5.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a59~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 2.982      ;
; 5.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.119      ; 3.002      ;
; 5.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a14~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.006      ;
; 5.131 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 2.793      ;
; 5.131 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 2.793      ;
; 5.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 2.958      ;
; 5.140 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.804      ;
; 5.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a44~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.175      ; 3.040      ;
; 5.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a41~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.176      ; 3.039      ;
; 5.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 2.969      ;
; 5.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 2.949      ;
; 5.164 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 2.766      ;
; 5.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a69~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.177      ; 3.018      ;
; 5.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.101      ; 2.910      ;
; 5.200 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.728      ;
; 5.212 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.716      ;
; 5.214 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.714      ;
; 5.232 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[0]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 2.693      ;
; 5.238 ; register_index[6]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.693      ;
; 5.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 2.861      ;
; 5.241 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|cr[6]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.687      ;
; 5.242 ; register_index[4]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.702      ;
; 5.246 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 2.696      ;
; 5.247 ; register_index[5]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[7]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.697      ;
; 5.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 2.840      ;
; 5.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.099      ; 2.846      ;
; 5.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.676      ;
; 5.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.107      ; 2.851      ;
; 5.266 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 2.676      ;
; 5.272 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.671      ;
; 5.272 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.671      ;
; 5.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.094      ; 2.830      ;
; 5.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a52~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.095      ; 2.819      ;
; 5.286 ; debouncer:d2|button_debounced                                                                                                                                                                 ; i2c_master_top:i2c_master|txr[6]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 2.642      ;
; 5.289 ; register_index[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.640      ;
; 5.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.098      ; 2.818      ;
; 5.292 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[2]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.651      ;
; 5.292 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.651      ;
; 5.296 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.635      ;
; 5.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a85~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 2.847      ;
; 5.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.088      ; 2.792      ;
; 5.305 ; write_flag_i2c[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 2.644      ;
; 5.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.627      ;
; 5.313 ; register_index[1]                                                                                                                                                                             ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.619      ;
; 5.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a55~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.104      ; 2.798      ;
; 5.316 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[3]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 2.614      ;
; 5.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 2.630      ;
; 5.318 ; current_state_i2c.SET_LAST_DATA_I2C                                                                                                                                                           ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.623      ;
; 5.321 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.614      ;
; 5.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.111      ; 2.798      ;
; 5.322 ; register_index[2]                                                                                                                                                                             ; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.613      ;
; 5.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a67~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.109      ; 2.795      ;
; 5.325 ; write_flag_i2c[0]                                                                                                                                                                             ; i2c_master_top:i2c_master|txr[4]                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 2.624      ;
; 5.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 2.824      ;
; 5.332 ; register_index[3]                                                                                                                                                                             ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.599      ;
; 5.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.122      ; 2.797      ;
; 5.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.114      ; 2.788      ;
; 5.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.605      ;
; 5.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 2.793      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.354 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]            ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 0.555      ; 1.128      ;
; 4.194 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.776      ;
; 4.199 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.771      ;
; 4.245 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.725      ;
; 4.260 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.710      ;
; 4.309 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.661      ;
; 4.315 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.655      ;
; 4.328 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.012     ; 3.647      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[0]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[1]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[2]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[3]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[4]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[5]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[6]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[7]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[8]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[9]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[10]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[11]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[12]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[13]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[14]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.341 ; debouncer:d2|button_debounced                                                                                                                                                                 ; feCounter[15]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.171     ; 2.335      ;
; 4.346 ; debouncer:d2|button_debounced                                                                                                                                                                 ; noCounter[0]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.174     ; 2.327      ;
; 4.346 ; debouncer:d2|button_debounced                                                                                                                                                                 ; noCounter[1]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.174     ; 2.327      ;
; 4.346 ; debouncer:d2|button_debounced                                                                                                                                                                 ; noCounter[2]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.174     ; 2.327      ;
; 4.346 ; debouncer:d2|button_debounced                                                                                                                                                                 ; noCounter[3]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.174     ; 2.327      ;
; 4.350 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 3.613      ;
; 4.353 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.617      ;
; 4.360 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.610      ;
; 4.365 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.605      ;
; 4.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.593      ;
; 4.388 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.548      ;
; 4.400 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 3.563      ;
; 4.406 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.012     ; 3.569      ;
; 4.413 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.528      ;
; 4.416 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.525      ;
; 4.421 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.727      ;
; 4.422 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.519      ;
; 4.424 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.724      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.515      ;
; 4.427 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.514      ;
; 4.431 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 3.532      ;
; 4.436 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.712      ;
; 4.437 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.159      ; 3.709      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.502      ;
; 4.444 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.497      ;
; 4.447 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.025     ; 3.515      ;
; 4.452 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.025     ; 3.510      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.012     ; 3.521      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.694      ;
; 4.454 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 3.680      ;
; 4.457 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 3.506      ;
; 4.458 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.163      ; 3.692      ;
; 4.460 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.688      ;
; 4.463 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.478      ;
; 4.463 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.478      ;
; 4.464 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.477      ;
; 4.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.680      ;
; 4.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.680      ;
; 4.468 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.679      ;
; 4.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.678      ;
; 4.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.477      ;
; 4.470 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.677      ;
; 4.470 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.159      ; 3.676      ;
; 4.471 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.676      ;
; 4.472 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.675      ;
; 4.472 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 3.675      ;
; 4.472 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.474      ;
; 4.472 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.676      ;
; 4.475 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.495      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[0]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[1]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[2]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[3]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[4]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[5]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[6]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[7]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[8]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[9]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[10]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[11]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[12]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[13]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[14]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.475 ; debouncer:d2|button_debounced                                                                                                                                                                 ; leCounter[15]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.173     ; 2.199      ;
; 4.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.159      ; 3.670      ;
; 4.477 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 3.657      ;
; 4.478 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 3.656      ;
; 4.479 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.462      ;
; 4.479 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 3.655      ;
; 4.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.017     ; 3.489      ;
; 4.485 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.663      ;
; 4.486 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.147      ; 3.648      ;
; 4.488 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.159      ; 3.658      ;
; 4.489 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.012     ; 3.486      ;
; 4.489 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 3.659      ;
; 4.495 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.024     ; 3.468      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.471 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.529      ;
; 15.471 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.529      ;
; 15.471 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.529      ;
; 16.422 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.429     ; 1.149      ;
; 16.946 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.443     ; 0.611      ;
; 16.946 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.443     ; 0.611      ;
; 17.110 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.443     ; 0.447      ;
; 17.110 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.443     ; 0.447      ;
; 17.246 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.975      ;
; 17.275 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.946      ;
; 17.297 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.775     ; 0.928      ;
; 17.317 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.904      ;
; 17.383 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.838      ;
; 17.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.825      ;
; 17.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.779     ; 0.776      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.223 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 3.719      ;
; 16.317 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 3.624      ;
; 16.566 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 3.376      ;
; 16.640 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 3.311      ;
; 16.738 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 3.208      ;
; 16.759 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 3.181      ;
; 16.768 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.158      ;
; 16.821 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 3.126      ;
; 16.853 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.086      ;
; 16.966 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.980      ;
; 16.995 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.951      ;
; 17.067 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.873      ;
; 17.102 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.838      ;
; 17.114 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.832      ;
; 17.152 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.787      ;
; 17.176 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.773      ;
; 17.221 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.003      ;
; 17.268 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.956      ;
; 17.271 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 1.964      ;
; 17.274 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.670      ;
; 17.281 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.943      ;
; 17.315 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.629      ;
; 17.318 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.626      ;
; 17.321 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.623      ;
; 17.321 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.623      ;
; 17.336 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.610      ;
; 17.345 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.598      ;
; 17.345 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.598      ;
; 17.347 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.596      ;
; 17.349 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.595      ;
; 17.353 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 1.882      ;
; 17.354 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.590      ;
; 17.357 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.588      ;
; 17.373 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.573      ;
; 17.378 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.573      ;
; 17.405 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.538      ;
; 17.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.535      ;
; 17.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.530      ;
; 17.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.533      ;
; 17.411 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.532      ;
; 17.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.811      ;
; 17.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.513      ;
; 17.434 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.510      ;
; 17.436 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.508      ;
; 17.437 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.507      ;
; 17.438 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.505      ;
; 17.443 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.500      ;
; 17.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.489      ;
; 17.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.489      ;
; 17.457 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.487      ;
; 17.464 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.480      ;
; 17.466 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.470      ;
; 17.469 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.475      ;
; 17.473 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.471      ;
; 17.474 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.470      ;
; 17.475 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.474      ;
; 17.502 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.442      ;
; 17.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.433      ;
; 17.531 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.413      ;
; 17.550 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.674      ;
; 17.570 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.374      ;
; 17.573 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.371      ;
; 17.576 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.363      ;
; 17.576 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.361      ;
; 17.577 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.647      ;
; 17.583 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.362      ;
; 17.584 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.361      ;
; 17.599 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.345      ;
; 17.600 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.344      ;
; 17.606 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.331      ;
; 17.607 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.330      ;
; 17.640 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.296      ;
; 17.641 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.295      ;
; 17.641 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.051     ; 2.295      ;
; 17.650 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.294      ;
; 17.663 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.561      ;
; 17.664 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.279      ;
; 17.665 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.280      ;
; 17.667 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.286      ;
; 17.667 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.286      ;
; 17.669 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 2.270      ;
; 17.669 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.284      ;
; 17.671 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.272      ;
; 17.672 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.271      ;
; 17.675 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.262      ;
; 17.676 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.261      ;
; 17.678 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.265      ;
; 17.681 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.050     ; 2.256      ;
; 17.682 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.267      ;
; 17.685 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.264      ;
; 17.685 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.259      ;
; 17.686 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.263      ;
; 17.686 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.254      ;
; 17.688 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.261      ;
; 17.693 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.250      ;
; 17.694 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.044     ; 2.249      ;
; 17.701 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.239      ;
; 17.714 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.038     ; 2.235      ;
; 17.714 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.230      ;
; 17.715 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.229      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.546      ;
; 46.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.391      ;
; 46.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.310      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.182      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.105      ;
; 47.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.084      ;
; 47.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.088      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.082      ;
; 47.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.030      ;
; 47.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.885      ;
; 47.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.705      ;
; 47.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 2.675      ;
; 47.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 2.575      ;
; 47.737 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 2.565      ;
; 47.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 2.491      ;
; 48.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.979      ;
; 48.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.902      ;
; 48.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.812      ;
; 48.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.772      ;
; 48.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.693      ;
; 48.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.665      ;
; 48.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 1.381      ;
; 49.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 0.968      ;
; 49.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 0.569      ;
; 96.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.959      ;
; 96.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.970      ;
; 96.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.941      ;
; 96.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.932      ;
; 96.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.905      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.916      ;
; 96.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.849      ;
; 96.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.810      ;
; 96.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.816      ;
; 96.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.803      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.781      ;
; 96.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.765      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.713      ;
; 96.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.722      ;
; 96.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.695      ;
; 96.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.713      ;
; 96.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.702      ;
; 96.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.666      ;
; 96.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.667      ;
; 96.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.657      ;
; 96.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.660      ;
; 96.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.637      ;
; 96.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.610      ;
; 96.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.601      ;
; 96.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.211     ; 3.251      ;
; 96.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.593      ;
; 96.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.595      ;
; 96.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.572      ;
; 96.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.565      ;
; 96.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.544      ;
; 96.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.538      ;
; 96.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.542      ;
; 96.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.512      ;
; 96.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.517      ;
; 96.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.497      ;
; 96.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.491      ;
; 96.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.509      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.500      ;
; 96.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.204     ; 3.153      ;
; 96.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.215     ; 3.140      ;
; 96.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.206     ; 3.146      ;
; 96.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.484      ;
; 96.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.458      ;
; 96.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.453      ;
; 96.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.210     ; 3.121      ;
; 96.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a59~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.461      ;
; 96.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.461      ;
; 96.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.444      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.217     ; 3.096      ;
; 96.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.433      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 3.444      ;
; 96.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.421      ;
; 96.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.406      ;
; 96.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.412      ;
; 96.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.411      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.401      ;
; 96.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.396      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.376      ;
; 96.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.242     ; 2.991      ;
; 96.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.355      ;
; 96.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.345      ;
; 96.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.327      ;
; 96.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 3.336      ;
; 96.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.228     ; 2.969      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.304      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.299      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.300      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.298      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.293      ;
; 96.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.300      ;
; 96.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.287      ;
; 96.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.285      ;
; 96.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.300      ;
; 96.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.290      ;
; 96.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.273      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 3.287      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.387 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 3.322      ; 2.179      ;
; -1.385 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 3.311      ; 2.170      ;
; 0.101  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.211      ; 1.556      ;
; 0.118  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.459      ;
; 0.121  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.465      ;
; 0.122  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.174      ; 1.540      ;
; 0.128  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.159      ; 1.531      ;
; 0.128  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.159      ; 1.531      ;
; 0.133  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.472      ;
; 0.142  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.486      ;
; 0.142  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.467      ;
; 0.142  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.477      ;
; 0.148  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.150  ; current_state.WAIT                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.158      ; 1.552      ;
; 0.150  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.151  ; current_state.WAIT                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.158      ; 1.553      ;
; 0.151  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.151  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.152  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.164      ; 1.560      ;
; 0.155  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.163  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a3~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.165  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.166  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.501      ;
; 0.173  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.503      ;
; 0.176  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177  ; current_state.DATA_TRANSFER                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.149      ; 1.570      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                               ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                               ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRmIEDV                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.166      ; 1.589      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRmIEDV                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.166      ; 1.589      ;
; 0.179  ; debouncer:d1|button_debounced                                                                                                                                                                                            ; debouncer:d1|button_debounced                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; current_state_i2c.WAIT_I2C                                                                                                                                                                                               ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                          ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                   ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                            ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                           ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                      ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                          ; i2c_master_top:i2c_master|cr[3]                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; write_lower_address_flag                                                                                                                                                                                                 ; write_lower_address_flag                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; write_upper_address_flag                                                                                                                                                                                                 ; write_upper_address_flag                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                 ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; write_flag_i2c[1]                                                                                                                                                                                                        ; write_flag_i2c[1]                                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.508      ;
; 0.183  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.312      ;
; 0.183  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.185  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a36~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.512      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.186  ; read_flag_i2c[1]                                                                                                                                                                                                         ; read_flag_i2c[1]                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.018 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.738      ; 0.950      ;
; 0.124 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.462      ;
; 0.124 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.462      ;
; 0.130 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.468      ;
; 0.132 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[5]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.470      ;
; 0.135 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.473      ;
; 0.136 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[29]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.482      ;
; 0.136 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.476      ;
; 0.139 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[7]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.474      ;
; 0.140 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[0]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.478      ;
; 0.143 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[3]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.475      ;
; 0.145 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[2]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[22]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.491      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[14]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.491      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[9]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.485      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[10]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.485      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[12]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.485      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[15]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.485      ;
; 0.148 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[8]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.488      ;
; 0.150 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[6]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.490      ;
; 0.151 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[0]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.483      ;
; 0.151 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[4]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[7]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[2]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[6]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.489      ;
; 0.153 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[3]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[9]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.485      ;
; 0.155 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[5]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[4]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[9]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[2]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.493      ;
; 0.161 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[5]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[9]                                                                                               ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.495      ;
; 0.162 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[10]                                                                                              ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.501      ;
; 0.165 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|cntr_5fb:wr_ptr|counter_reg_bit[10]                                                                                              ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.497      ;
; 0.166 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[8]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.501      ;
; 0.170 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[8]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.509      ;
; 0.171 ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|cntr_4fb:wr_ptr|counter_reg_bit[4]                                                                                             ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.506      ;
; 0.171 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.172 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.307      ;
; 0.174 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|wr_pointer[4]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.216      ; 0.494      ;
; 0.176 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|wr_pointer[7]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.216      ; 0.496      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                                 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[10]                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[9]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[7]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[6]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[5]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[4]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[1]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|wr_pointer[7]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.210      ; 0.491      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[1]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|sendbuf_accepted                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|sendbuf_accepted                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_req                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_req                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_full                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_full                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_pending                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_eof_pending                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_req                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_req                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[1]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[1]                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[0]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_buffers[0]                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_insession                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[8]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[8]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[3]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[2]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                                  ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|low_addressa[0]                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_1_done                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_1_done                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[5]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[6]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[6]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[7]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5fj:auto_generated|counter_reg_bit[2]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.211      ; 0.490      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.312      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.312      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.320      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.203 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.205 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.333      ;
; 0.206 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.333      ;
; 0.208 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.335      ;
; 0.208 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.335      ;
; 0.216 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.343      ;
; 0.223 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.350      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.252 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.378      ;
; 0.255 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.255 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.256 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.383      ;
; 0.257 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.382      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.392      ;
; 0.267 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.271 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.400      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.417 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.708      ;
; 2.456 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.747      ;
; 2.481 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.772      ;
; 2.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.799      ;
; 2.534 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.825      ;
; 2.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.705     ; 0.848      ;
; 2.601 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.709     ; 0.892      ;
; 2.718 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.330     ; 0.388      ;
; 2.718 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.330     ; 0.388      ;
; 2.854 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.330     ; 0.524      ;
; 2.854 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.330     ; 0.524      ;
; 3.342 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.316     ; 1.026      ;
; 3.565 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.565      ;
; 3.565 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.565      ;
; 3.565 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.565      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.954 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.153     ; 1.740      ;
; 4.954 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.153     ; 1.740      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.189      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.671 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 2.191      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.672 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 2.190      ;
; 5.685 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.182      ;
; 5.685 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.182      ;
; 5.685 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.182      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 2.182      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.686 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.188      ;
; 5.694 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.212      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRcPbhb               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[1]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRnaZWU                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 2.192      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 2.184      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.201      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[2]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.200      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.200      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[3]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[4]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[12]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.207      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[13]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.196      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[5]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[14]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.196      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.202      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRYibHm[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 2.206      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[6]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.197      ;
; 5.695 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.202      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 6.225 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[0]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 1.700      ;
; 6.225 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[0]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 1.700      ;
; 6.331 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[2]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 1.593      ;
; 6.331 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[3]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 1.593      ;
; 6.331 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[2]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 1.593      ;
; 6.331 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[3]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 1.593      ;
; 6.364 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[3]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 1.558      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.483 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.452      ;
; 6.616 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 1.323      ;
; 6.616 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 1.323      ;
; 6.616 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 1.323      ;
; 6.616 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 1.323      ;
; 6.616 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 1.323      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.618 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.320      ;
; 6.621 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[5]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 1.301      ;
; 6.621 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[7]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 1.301      ;
; 6.623 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 1.300      ;
; 6.623 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 1.300      ;
; 6.652 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 1.282      ;
; 6.666 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.262      ;
; 6.666 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.262      ;
; 6.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 1.262      ;
; 6.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 1.262      ;
; 6.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 1.262      ;
; 6.667 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 1.262      ;
; 6.670 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.268      ;
; 6.670 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 1.268      ;
; 6.680 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.263      ;
; 6.680 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.263      ;
; 6.820 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 1.110      ;
; 6.820 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 1.110      ;
; 6.829 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 1.103      ;
; 6.829 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 1.103      ;
; 6.829 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 1.103      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.059     ; 1.098      ;
; 6.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 1.095      ;
; 6.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 1.095      ;
; 6.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 1.095      ;
; 6.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 1.095      ;
; 6.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 1.095      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.853 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.084      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.855 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.080      ;
; 6.865 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 1.071      ;
; 6.878 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 1.064      ;
; 6.878 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 1.064      ;
; 6.878 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 1.064      ;
; 6.878 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 1.064      ;
; 6.878 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 1.064      ;
; 6.880 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 1.064      ;
; 6.880 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 1.064      ;
; 6.880 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 1.064      ;
; 6.880 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 1.064      ;
; 6.880 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 1.064      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.086      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.511      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.509      ;
; 97.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.507      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.509      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.496      ;
; 97.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.499      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.535      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.509      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.501      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.527      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.501      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.505      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.507      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.507      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.505      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.505      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.505      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.505      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.507      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
; 97.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.509      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                               ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.491 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.619      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.541 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.669      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.773 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.911      ;
; 0.776 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 0.915      ;
; 0.776 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 0.915      ;
; 0.776 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 0.915      ;
; 0.776 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 0.915      ;
; 0.776 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 0.915      ;
; 0.905 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.046      ;
; 0.905 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.046      ;
; 0.905 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.046      ;
; 0.905 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.046      ;
; 0.905 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.046      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.093      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.097      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 0.959 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.058      ; 1.101      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.697 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.032      ;
; 1.698 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 2.032      ;
; 1.698 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 2.033      ;
; 1.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 2.039      ;
; 1.705 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 2.039      ;
; 1.715 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.022      ;
; 1.715 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.022      ;
; 1.715 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.022      ;
; 1.715 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.022      ;
; 1.715 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.022      ;
; 1.717 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 2.035      ;
; 1.718 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRGRlDu ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.210      ; 2.012      ;
; 1.733 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.189      ; 2.006      ;
; 1.733 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.189      ; 2.006      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][12]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[60]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][1]                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
; 1.905 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[20]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 2.043      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.556 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.687      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.648 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.781      ;
; 0.648 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.781      ;
; 0.648 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.781      ;
; 0.648 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.781      ;
; 0.648 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.781      ;
; 0.803 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.934      ;
; 0.803 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.934      ;
; 0.803 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.934      ;
; 0.803 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.934      ;
; 0.803 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.934      ;
; 0.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.937      ;
; 0.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.937      ;
; 0.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.937      ;
; 0.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.937      ;
; 0.808 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.937      ;
; 0.816 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.938      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.951      ;
; 0.828 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.957      ;
; 0.830 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|tip                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.957      ;
; 0.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[4]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.964      ;
; 0.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[6]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.964      ;
; 0.846 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.964      ;
; 0.851 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[4]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.967      ;
; 0.851 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[4]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.967      ;
; 0.974 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.104      ;
; 0.974 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.104      ;
; 0.979 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.094      ;
; 0.979 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[1]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.094      ;
; 0.979 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.094      ;
; 0.979 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[7]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.094      ;
; 0.981 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[1]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.105      ;
; 0.981 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[1]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.105      ;
; 0.984 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|cr[6]                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.098      ;
; 0.984 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[6]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.098      ;
; 0.989 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.109      ;
; 1.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[5]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.121      ;
; 1.012 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|txr[5]                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.121      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|prer[7]                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.015 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.139      ;
; 1.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|ld                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.142      ;
; 1.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.142      ;
; 1.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.142      ;
; 1.016 ; debouncer:d2|button_debounced ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.142      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.809      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.924      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.956      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.957      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.968      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.342      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.315      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.314      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.313      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.311      ;
; 2.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.304      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.302      ;
; 2.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 0.648 ; 9.648        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.648 ; 9.648        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 1.351 ; 10.351       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 1.351 ; 10.351       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TESTBUS_SET                                                                 ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD                                                             ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[27]                                                                                                                                             ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[28]                                                                                                                                             ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[29]                                                                                                                                             ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[30]                                                                                                                                             ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[31]                                                                                                                                             ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_address_reg0                                                                                                                    ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_we_reg                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~portb_address_reg0                                                                                                                    ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a27~porta_datain_reg0                                                                                                                     ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                     ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_we_reg                                                                                                                           ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[10]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[11]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[12]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[13]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[14]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[15]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[16]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[17]                                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[9]                                                                                                                                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~portb_address_reg0                                                                                                                     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[0]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[1]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[2]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[3]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[4]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[5]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[6]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|q_b[7]                                                                                                                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_we_reg                                                                                                                             ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_we_reg        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_address_reg0                                                      ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_we_reg                                                            ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[18]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[19]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[20]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[21]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[22]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[23]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[24]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[25]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|q_b[26]                                                                                                                                             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                    ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~porta_we_reg                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a18~portb_address_reg0                                                                                                                    ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_ud31:auto_generated|a_dpfifo_3h01:dpfifo|altsyncram_7be1:FIFOram|ram_block1a9~porta_datain_reg0                                                                                                                      ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_3601:auto_generated|a_dpfifo_mtv:dpfifo|altsyncram_t8e1:FIFOram|ram_block1a4~porta_datain_reg0                                                                                                                        ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[0]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[10]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[11]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[12]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[13]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[14]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[15]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[16]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[17]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[1]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[24]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[25]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[26]                                                                                                                                          ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[2]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[3]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[4]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[5]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[6]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[7]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[8]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[9]                                                                                                                                           ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                       ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~portb_address_reg0                                                      ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SET_DATA_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_I2C                                                                                                                                                                                                                                                                                                                    ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_SLAVE_ADDRESS_I2C                                                                                                                                                                                                                                                                                                     ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[1]                                                                                                                                                                                                                                                                                                               ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[5]                                                                                                                                                                                                                                                                                                               ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|cr[7]                                                                                                                                                                                                                                                                                                               ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[1]                                                                                                                                                                                                                                                                                                             ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; last_transmission_flag                                                                                                                                                                                                                                                                                                                        ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                            ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_flag_i2c[0]                                                                                                                                                                                                                                                                                                                             ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_flag_i2c[1]                                                                                                                                                                                                                                                                                                                             ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_lower_address_flag                                                                                                                                                                                                                                                                                                                      ;
; 3.742 ; 3.958        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; write_upper_address_flag                                                                                                                                                                                                                                                                                                                      ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.SEND_WRITE_TO_DEVICE_I2C                                                                                                                                                                                                                                                                                                    ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_STOP_I2C                                                                                                                                                                                                                                                                                                           ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_FOR_TIP_FROM_STEP_2_I2C                                                                                                                                                                                                                                                                                                ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WAIT_TRANSFER_DONE_I2C                                                                                                                                                                                                                                                                                                      ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; current_state_i2c.WRITE_START_AND_WRITE_I2C                                                                                                                                                                                                                                                                                                   ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_debounced                                                                                                                                                                                                                                                                                                                 ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|button_sample                                                                                                                                                                                                                                                                                                                    ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[10]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[11]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[12]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[13]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[14]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[15]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[16]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[17]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[18]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d1|timer[19]                                                                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                 ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                 ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                        ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                                                                                                                                                                                                       ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                                                                                                 ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                                                                                                                                                                                  ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                                                     ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10]                                                                                                                                                                                                                              ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]                                                                                                                                                                                                                              ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12]                                                                                                                                                                                                                              ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13]                                                                                                                                                                                                                              ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]                                                                                                                                                                                                                               ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                     ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                     ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[4]                                                                                                                                                                                                                                                                                                             ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[5]                                                                                                                                                                                                                                                                                                             ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|prer[6]                                                                                                                                                                                                                                                                                                             ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_top:i2c_master|txr[5]                                                                                                                                                                                                                                                                                                              ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                            ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 3.743 ; 3.959        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.570 ; 4.570        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.735 ; 4.735        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.255 ; 5.255        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.413 ; 5.413        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a34~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a43~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a46~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a51~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a56~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a62~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a76~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a85~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a87~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a1~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a2~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a32~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a48~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a58~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a59~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a70~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a78~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a45~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a50~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a53~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a60~portb_address_reg0 ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a14~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a15~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a17~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a27~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a33~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a38~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a42~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a65~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a66~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a77~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a79~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a13~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a19~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a23~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a30~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a31~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a35~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a39~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a40~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a41~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a52~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a55~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a57~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a64~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a67~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a68~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a69~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a73~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a75~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a80~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a82~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a84~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a86~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a29~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a37~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a44~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a47~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a49~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a5~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a61~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a63~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a71~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a74~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a81~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a83~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l524:auto_generated|ram_block1a22~portb_address_reg0 ;
; 49.432 ; 49.648       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                            ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                           ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.631  ; 1.059 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.291  ; 2.688 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.153  ; 0.507 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; -0.210 ; 0.097 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.125 ; 0.181 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; -0.511 ; 0.273 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; -0.440 ; 0.355 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.579 ; 0.080 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.382 ; 0.305 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.557 ; 0.065 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.275 ; 0.435 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.559 ; 0.066 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.615 ; 0.024 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.097  ; 0.666 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; -0.483 ; 0.126 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.097  ; 0.666 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 0.352  ; 0.974 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.274  ; 0.930 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 0.354  ; 0.979 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.297  ; 0.935 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 1.693  ; 2.531 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.606  ; 1.283 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.265  ; 0.871 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 0.544  ; 1.200 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 0.495  ; 1.132 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.456  ; 1.097 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 0.505  ; 1.157 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 0.478  ; 1.134 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 0.515  ; 1.163 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 0.606  ; 1.283 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.687  ; 0.307  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.436  ; 0.067  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.313  ; 0.001  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 1.092  ; 0.887  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.730  ; 0.469  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; 0.928  ; 0.162  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; 0.858  ; 0.082  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 0.989  ; 0.348  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 0.819  ; 0.158  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.963  ; 0.358  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.749  ; 0.087  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.054  ; 0.438  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.021  ; 0.400  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 1.015  ; 0.425  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; 0.994  ; 0.401  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 1.015  ; 0.425  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.063 ; -0.668 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.028  ; -0.609 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.069 ; -0.683 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -0.007 ; -0.628 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -1.351 ; -2.172 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.030  ; -0.573 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.030  ; -0.573 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.236 ; -0.888 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.190 ; -0.823 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.153 ; -0.790 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.201 ; -0.848 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.175 ; -0.826 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.211 ; -0.854 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.299 ; -0.970 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 9.207 ; 9.597 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.725 ; 2.720 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.745 ; 2.754 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 2.703 ; 2.654 ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 7.537 ; 7.248 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 6.642 ; 6.446 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 7.504 ; 7.764 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 7.496 ; 7.628 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 7.504 ; 7.764 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 7.495 ; 7.618 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 7.392 ; 7.655 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 6.761 ; 7.144 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 6.254 ; 5.981 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 5.852 ; 5.610 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 6.169 ; 5.942 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 5.844 ; 5.644 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.254 ; 5.981 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.578 ; 3.493 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.843 ; 2.890 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.985 ; 3.054 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.843 ; 2.890 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.985 ; 3.054 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 8.112 ; 8.506 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.456 ; 2.459 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.417 ; 2.466 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 2.600 ; 2.553 ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 7.169 ; 6.891 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 6.309 ; 6.120 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.636 ; 5.853 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.756 ; 5.993 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 5.745 ; 5.955 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 5.754 ; 5.984 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 5.636 ; 5.853 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 6.500 ; 6.869 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 5.620 ; 5.395 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 5.627 ; 5.395 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 5.932 ; 5.714 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 5.620 ; 5.428 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.014 ; 5.751 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.423 ; 3.342 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.718 ; 2.763 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.854 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.718 ; 2.763 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.854 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.705 ;    ;    ; 4.529 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.705 ;    ;    ; 4.529 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.705 ;    ;    ; 4.529 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.565 ;    ;    ; 4.373 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.565 ;    ;    ; 4.373 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.565 ;    ;    ; 4.373 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                   ; 0.376  ; -2.296 ; 2.653    ; 0.491   ; 0.000               ;
;  altera_reserved_tck                                                                               ; 42.956 ; 0.175  ; 47.832   ; 0.561   ; 49.415              ;
;  clk_50                                                                                            ; 12.392 ; 0.180  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.836  ; -2.296 ; 4.667    ; 0.556   ; 3.641               ;
;  n/a                                                                                               ; 12.326 ; 2.417  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 4.570               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.376  ; 0.018  ; 2.653    ; 0.491   ; 3.521               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                    ; 0.0    ; -4.591 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                            ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.000  ; -4.591 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                               ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.976  ; 2.034 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.402  ; 5.543 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.238  ; 0.588 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; -0.210 ; 0.097 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.125 ; 0.181 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; -0.511 ; 0.273 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; -0.440 ; 0.355 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.579 ; 0.080 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.382 ; 0.305 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.557 ; 0.065 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.275 ; 0.435 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.559 ; 0.066 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.615 ; 0.024 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.438  ; 0.854 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; -0.483 ; 0.126 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.438  ; 0.854 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 0.733  ; 1.066 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.503  ; 0.930 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 0.733  ; 1.144 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.602  ; 1.002 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 3.263  ; 3.855 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 1.112  ; 1.578 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.548  ; 0.916 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 1.087  ; 1.498 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 0.993  ; 1.390 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.887  ; 1.308 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 0.992  ; 1.405 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 0.937  ; 1.367 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 0.975  ; 1.398 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 1.112  ; 1.578 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.016  ; 0.932  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.436  ; 0.119  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.687  ; 0.410  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 2.156  ; 1.921  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.431  ; 1.126  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_scl             ; clk_50              ; 1.476  ; 1.021  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda             ; clk_50              ; 1.315  ; 0.893  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.681  ; 1.282  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.371  ; 0.974  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.617  ; 1.303  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.190  ; 0.842  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.803  ; 1.426  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.748  ; 1.369  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 1.744  ; 1.387  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[0]    ; clk_50              ; 1.723  ; 1.349  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 1.744  ; 1.387  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.034 ; -0.222 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.202  ; -0.048 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.044 ; -0.326 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.088  ; -0.164 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -1.351 ; -2.172 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.152  ; -0.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.152  ; -0.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.236 ; -0.613 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.190 ; -0.517 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.153 ; -0.440 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.201 ; -0.526 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.175 ; -0.492 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.211 ; -0.520 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.299 ; -0.687 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 16.924 ; 17.745 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.377  ; 5.265  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.429  ; 5.296  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 5.298  ; 5.213  ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 13.536 ; 13.633 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 12.042 ; 12.037 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 14.522 ; 14.297 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 14.279 ; 14.252 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 14.522 ; 14.297 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 14.342 ; 14.291 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 14.309 ; 14.160 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 13.054 ; 13.020 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 11.480 ; 11.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 10.794 ; 10.648 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 11.379 ; 11.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.779 ; 10.816 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 11.480 ; 11.401 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.959  ; 6.886  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.612  ; 5.618  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.903  ; 5.909  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.612  ; 5.618  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.903  ; 5.909  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 8.112 ; 8.506 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.456 ; 2.459 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.417 ; 2.466 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 2.600 ; 2.553 ; Rise       ; clk_50                                                                                            ;
; i2c_scl                                                                                                                                                                           ; clk_50              ; 7.169 ; 6.891 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; i2c_sda                                                                                                                                                                           ; clk_50              ; 6.309 ; 6.120 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.636 ; 5.853 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.756 ; 5.993 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 5.745 ; 5.955 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 5.754 ; 5.984 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 5.636 ; 5.853 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; svr_cpu_int                                                                                                                                                                       ; pcie_refclk         ; 6.500 ; 6.869 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 5.620 ; 5.395 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 5.627 ; 5.395 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 5.932 ; 5.714 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 5.620 ; 5.428 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.014 ; 5.751 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.423 ; 3.342 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.718 ; 2.763 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.854 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.718 ; 2.763 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.854 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Progagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.071 ;    ;    ; 7.674 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.071 ;    ;    ; 7.674 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.071 ;    ;    ; 7.674 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.565 ;    ;    ; 4.373 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.565 ;    ;    ; 4.373 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.565 ;    ;    ; 4.373 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; svr_cpu_int         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; lpck_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpck_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_scl             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; i2c_sda             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; pcie_perstn         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_clk              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clk_50              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_buttons[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_d2               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; user_sw[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_buttons[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_d1               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_clk(n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d2(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d1(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; svr_cpu_int         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; svr_cpu_int         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; svr_cpu_int         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00932 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00932 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 4845       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2494       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 12356      ; 0        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 137        ; 2        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 178        ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 285440     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 4845       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2494       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 12356      ; 0        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 137        ; 2        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 178        ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 285440     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 304        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 119        ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 875        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 304        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 119        ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 875        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 99    ; 99   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 05 02:40:10 2015
Info: Command: quartus_sta xillydemo -c xillydemo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/xillydemo.sdc'
Warning (332174): Ignored filter at xillydemo.sdc(3): clk_125 could not be matched with a port
Warning (332049): Ignored create_clock at xillydemo.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clk_125" -period 8.000ns [get_ports {clk_125}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {clkpll|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clkpll|auto_generated|pll1|clk[0]} {clkpll|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout}
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'pcie_core/pcie_c4_1x.sdc'
Warning (332174): Ignored filter at pcie_c4_1x.sdc(3): refclk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332174): Ignored filter at pcie_c4_1x.sdc(8): *|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(8): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]}
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.376         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.836         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    12.326         0.000 n/a 
    Info (332119):    12.392         0.000 clk_50 
    Info (332119):    42.956         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -2.296
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.296        -4.591 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.256         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.383         0.000 altera_reserved_tck 
    Info (332119):     0.400         0.000 clk_50 
    Info (332119):     4.732         0.000 n/a 
Info (332146): Worst-case recovery slack is 2.653
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.653         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     4.667         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    47.832         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.152         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     1.173         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.581         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.641         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.977         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.826         0.000 pcie_refclk 
    Info (332119):    49.702         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.037         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.975         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    13.042         0.000 clk_50 
    Info (332119):    13.211         0.000 n/a 
    Info (332119):    43.477         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -2.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.022        -4.042 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.351         0.000 altera_reserved_tck 
    Info (332119):     0.351         0.000 clk_50 
    Info (332119):     4.291         0.000 n/a 
Info (332146): Worst-case recovery slack is 3.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.241         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     4.915         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    48.021         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.942         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.050         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     1.073         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.521         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.643         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.971         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.824         0.000 pcie_refclk 
    Info (332119):    49.704         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.774
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.774         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.354         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.471         0.000 n/a 
    Info (332119):    16.223         0.000 clk_50 
    Info (332119):    46.752         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -1.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.387        -2.772 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.018         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.175         0.000 altera_reserved_tck 
    Info (332119):     0.180         0.000 clk_50 
    Info (332119):     2.417         0.000 n/a 
Info (332146): Worst-case recovery slack is 4.954
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.954         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     6.225         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    49.212         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.491         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.556         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.561         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.683         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.742         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.994         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570         0.000 pcie_refclk 
    Info (332119):    49.415         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Tue May 05 02:40:37 2015
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:30


