Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 12 03:59:05 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.805   -10350.430                   2295                 2460        0.180        0.000                      0                 2460        3.750        0.000                       0                  1153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -8.805   -10350.430                   2295                 2460        0.180        0.000                      0                 2460        3.750        0.000                       0                  1153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         2295  Failing Endpoints,  Worst Slack       -8.805ns,  Total Violation   -10350.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 10.155ns (54.671%)  route 8.420ns (45.329%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.722 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.299    21.021    memory_unit/M_registers_q_reg[503]_0[3]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.307    21.328 f  memory_unit/M_registers_q[503]_i_2/O
                         net (fo=1, routed)           0.608    21.936    memory_unit/M_registers_q[503]_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.060 r  memory_unit/M_registers_q[503]_i_1/O
                         net (fo=16, routed)          0.748    22.808    memory_unit/M_regfile_system_write_data[14]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.124    22.932 r  memory_unit/M_registers_q[727]_i_1/O
                         net (fo=2, routed)           0.799    23.731    beta/regfile_system/M_registers_q_reg[727]_0
    SLICE_X47Y52         FDRE                                         r  beta/regfile_system/M_registers_q_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.439    14.843    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  beta/regfile_system/M_registers_q_reg[215]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)       -0.061    14.926    beta/regfile_system/M_registers_q_reg[215]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -23.731    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.774ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 10.155ns (54.723%)  route 8.402ns (45.277%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.722 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.299    21.021    memory_unit/M_registers_q_reg[503]_0[3]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.307    21.328 f  memory_unit/M_registers_q[503]_i_2/O
                         net (fo=1, routed)           0.608    21.936    memory_unit/M_registers_q[503]_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.060 r  memory_unit/M_registers_q[503]_i_1/O
                         net (fo=16, routed)          0.749    22.809    memory_unit/M_regfile_system_write_data[14]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.933 r  memory_unit/M_registers_q[695]_i_1/O
                         net (fo=2, routed)           0.780    23.714    beta/regfile_system/M_registers_q_reg[695]_0
    SLICE_X41Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.438    14.842    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[183]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.047    14.939    beta/regfile_system/M_registers_q_reg[183]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -23.714    
  -------------------------------------------------------------------
                         slack                                 -8.774    

Slack (VIOLATED) :        -8.759ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 10.279ns (55.519%)  route 8.235ns (44.481%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.847 r  beta/alu_system/out0_carry__1/O[1]
                         net (fo=1, routed)           0.593    21.440    memory_unit/M_registers_q_reg[507][1]
    SLICE_X56Y53         LUT3 (Prop_lut3_I0_O)        0.306    21.746 f  memory_unit/M_registers_q[505]_i_2/O
                         net (fo=1, routed)           0.436    22.183    memory_unit/M_registers_q[505]_i_2_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.307 r  memory_unit/M_registers_q[505]_i_1/O
                         net (fo=16, routed)          0.558    22.865    memory_unit/M_regfile_system_write_data[16]
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.124    22.989 r  memory_unit/M_registers_q[985]_i_1/O
                         net (fo=2, routed)           0.682    23.671    beta/regfile_system/M_registers_q_reg[473]_0
    SLICE_X57Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.444    14.848    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[473]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)       -0.081    14.911    beta/regfile_system/M_registers_q_reg[473]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -23.671    
  -------------------------------------------------------------------
                         slack                                 -8.759    

Slack (VIOLATED) :        -8.742ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[286]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 10.307ns (55.674%)  route 8.206ns (44.326%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.641 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.641    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.880 r  beta/alu_system/out0_carry__2/O[2]
                         net (fo=1, routed)           0.548    21.429    memory_unit/M_registers_q_reg[511]_0[2]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.301    21.730 f  memory_unit/M_registers_q[990]_i_8/O
                         net (fo=1, routed)           0.351    22.080    memory_unit/M_registers_q[990]_i_8_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.204 r  memory_unit/M_registers_q[990]_i_2/O
                         net (fo=16, routed)          0.663    22.867    memory_unit/M_registers_q[990]_i_2_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.991 r  memory_unit/M_registers_q[798]_i_1/O
                         net (fo=2, routed)           0.678    23.670    beta/regfile_system/M_registers_q_reg[286]_0
    SLICE_X54Y55         FDRE                                         r  beta/regfile_system/M_registers_q_reg[286]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  beta/regfile_system/M_registers_q_reg[286]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.063    14.927    beta/regfile_system/M_registers_q_reg[286]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -23.670    
  -------------------------------------------------------------------
                         slack                                 -8.742    

Slack (VIOLATED) :        -8.699ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[893]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.470ns  (logic 10.396ns (56.285%)  route 8.074ns (43.715%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.641 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.641    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.964 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.414    21.378    memory_unit/M_registers_q_reg[511]_0[1]
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.306    21.684 f  memory_unit/M_registers_q[509]_i_2/O
                         net (fo=1, routed)           0.457    22.142    memory_unit/M_registers_q[509]_i_2_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.266 r  memory_unit/M_registers_q[509]_i_1/O
                         net (fo=16, routed)          0.498    22.763    memory_unit/M_regfile_system_write_data[20]
    SLICE_X55Y56         LUT5 (Prop_lut5_I3_O)        0.124    22.887 r  memory_unit/M_registers_q[893]_i_1/O
                         net (fo=2, routed)           0.739    23.627    beta/regfile_system/M_registers_q_reg[381]_0
    SLICE_X54Y56         FDRE                                         r  beta/regfile_system/M_registers_q_reg[893]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  beta/regfile_system/M_registers_q_reg[893]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.063    14.927    beta/regfile_system/M_registers_q_reg[893]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -23.627    
  -------------------------------------------------------------------
                         slack                                 -8.699    

Slack (VIOLATED) :        -8.695ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[761]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.644ns  (logic 10.279ns (55.134%)  route 8.365ns (44.866%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.847 r  beta/alu_system/out0_carry__1/O[1]
                         net (fo=1, routed)           0.593    21.440    memory_unit/M_registers_q_reg[507][1]
    SLICE_X56Y53         LUT3 (Prop_lut3_I0_O)        0.306    21.746 f  memory_unit/M_registers_q[505]_i_2/O
                         net (fo=1, routed)           0.436    22.183    memory_unit/M_registers_q[505]_i_2_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.307 r  memory_unit/M_registers_q[505]_i_1/O
                         net (fo=16, routed)          0.748    23.055    memory_unit/M_regfile_system_write_data[16]
    SLICE_X58Y49         LUT5 (Prop_lut5_I1_O)        0.124    23.179 r  memory_unit/M_registers_q[761]_i_1/O
                         net (fo=2, routed)           0.621    23.800    beta/regfile_system/M_registers_q_reg[761]_0
    SLICE_X61Y49         FDRE                                         r  beta/regfile_system/M_registers_q_reg[761]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.519    14.924    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta/regfile_system/M_registers_q_reg[761]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)       -0.043    15.105    beta/regfile_system/M_registers_q_reg[761]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -23.800    
  -------------------------------------------------------------------
                         slack                                 -8.695    

Slack (VIOLATED) :        -8.687ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[798]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.478ns  (logic 10.307ns (55.781%)  route 8.171ns (44.219%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.641 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.641    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.880 r  beta/alu_system/out0_carry__2/O[2]
                         net (fo=1, routed)           0.548    21.429    memory_unit/M_registers_q_reg[511]_0[2]
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.301    21.730 f  memory_unit/M_registers_q[990]_i_8/O
                         net (fo=1, routed)           0.351    22.080    memory_unit/M_registers_q[990]_i_8_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    22.204 r  memory_unit/M_registers_q[990]_i_2/O
                         net (fo=16, routed)          0.663    22.867    memory_unit/M_registers_q[990]_i_2_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.991 r  memory_unit/M_registers_q[798]_i_1/O
                         net (fo=2, routed)           0.643    23.634    beta/regfile_system/M_registers_q_reg[286]_0
    SLICE_X57Y58         FDRE                                         r  beta/regfile_system/M_registers_q_reg[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  beta/regfile_system/M_registers_q_reg[798]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)       -0.043    14.947    beta/regfile_system/M_registers_q_reg[798]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -23.634    
  -------------------------------------------------------------------
                         slack                                 -8.687    

Slack (VIOLATED) :        -8.664ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[575]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 10.389ns (56.344%)  route 8.049ns (43.656%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.641 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.641    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.956 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.500    21.457    memory_unit/M_registers_q_reg[511]_0[3]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.307    21.764 f  memory_unit/M_registers_q[511]_i_3/O
                         net (fo=1, routed)           0.318    22.082    memory_unit/M_registers_q[511]_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.206 r  memory_unit/M_registers_q[511]_i_2/O
                         net (fo=16, routed)          0.633    22.839    memory_unit/M_regfile_system_write_data[21]
    SLICE_X54Y59         LUT5 (Prop_lut5_I1_O)        0.124    22.963 r  memory_unit/M_registers_q[575]_i_2/O
                         net (fo=2, routed)           0.632    23.595    beta/regfile_system/M_registers_q_reg[575]_1
    SLICE_X53Y59         FDRE                                         r  beta/regfile_system/M_registers_q_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.440    14.844    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  beta/regfile_system/M_registers_q_reg[575]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.058    14.930    beta/regfile_system/M_registers_q_reg[575]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -23.595    
  -------------------------------------------------------------------
                         slack                                 -8.664    

Slack (VIOLATED) :        -8.663ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[919]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.467ns  (logic 10.155ns (54.989%)  route 8.312ns (45.011%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.722 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.299    21.021    memory_unit/M_registers_q_reg[503]_0[3]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.307    21.328 f  memory_unit/M_registers_q[503]_i_2/O
                         net (fo=1, routed)           0.608    21.936    memory_unit/M_registers_q[503]_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.060 r  memory_unit/M_registers_q[503]_i_1/O
                         net (fo=16, routed)          0.528    22.588    memory_unit/M_regfile_system_write_data[14]
    SLICE_X48Y51         LUT5 (Prop_lut5_I2_O)        0.124    22.712 r  memory_unit/M_registers_q[919]_i_1/O
                         net (fo=2, routed)           0.912    23.624    beta/regfile_system/M_registers_q_reg[407]_0
    SLICE_X52Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.443    14.847    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)       -0.031    14.960    beta/regfile_system/M_registers_q_reg[919]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -23.624    
  -------------------------------------------------------------------
                         slack                                 -8.663    

Slack (VIOLATED) :        -8.663ns  (required time - arrival time)
  Source:                 memory_unit/read_data_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[727]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.433ns  (logic 10.155ns (55.092%)  route 8.278ns (44.908%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.572     5.156    memory_unit/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  memory_unit/read_data_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  memory_unit/read_data_reg[26]_replica/Q
                         net (fo=8, routed)           0.437     6.111    memory_unit/read_data[21]_repN
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.235 r  memory_unit/M_pc_q[31]_i_64/O
                         net (fo=1, routed)           0.000     6.235    beta/control_system/S[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.785 r  beta/control_system/M_pc_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.785    beta/control_system/M_pc_q_reg[31]_i_26_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.119 r  beta/control_system/M_pc_q_reg[31]_i_11/O[1]
                         net (fo=65, routed)          0.788     7.907    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y49         MUXF7 (Prop_muxf7_S_O)       0.493     8.400 r  beta/control_system/io_led_OBUF[23]_inst_i_27/O
                         net (fo=1, routed)           0.000     8.400    beta/control_system/io_led_OBUF[23]_inst_i_27_n_0
    SLICE_X50Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.498 r  beta/control_system/io_led_OBUF[23]_inst_i_23/O
                         net (fo=1, routed)           0.504     9.002    beta/control_system/io_led_OBUF[23]_inst_i_23_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.319     9.321 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=40, routed)          0.640     9.961    memory_unit/out0__0_6
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.085 r  memory_unit/io_led_OBUF[23]_inst_i_8/O
                         net (fo=128, routed)         1.103    11.188    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X51Y52         MUXF7 (Prop_muxf7_S_O)       0.276    11.464 r  beta/regfile_system/out0_i_74/O
                         net (fo=1, routed)           0.563    12.027    beta/regfile_system/out0_i_74_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.299    12.326 r  beta/regfile_system/out0_i_39/O
                         net (fo=5, routed)           0.462    12.787    memory_unit/M_beta_mem_data_output[6]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.911 r  memory_unit/out0_i_18/O
                         net (fo=2, routed)           0.686    13.597    beta/alu_system/out0__1_4[14]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    17.448 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.450    beta/alu_system/out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.968 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.782    19.750    beta/alu_system/out0__1_n_105
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.874 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.874    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.407 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    beta/alu_system/out0_carry_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.722 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.299    21.021    memory_unit/M_registers_q_reg[503]_0[3]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.307    21.328 f  memory_unit/M_registers_q[503]_i_2/O
                         net (fo=1, routed)           0.608    21.936    memory_unit/M_registers_q[503]_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.060 r  memory_unit/M_registers_q[503]_i_1/O
                         net (fo=16, routed)          0.748    22.808    memory_unit/M_regfile_system_write_data[14]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.124    22.932 r  memory_unit/M_registers_q[727]_i_1/O
                         net (fo=2, routed)           0.657    23.589    beta/regfile_system/M_registers_q_reg[727]_0
    SLICE_X47Y51         FDRE                                         r  beta/regfile_system/M_registers_q_reg[727]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.439    14.843    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  beta/regfile_system/M_registers_q_reg[727]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.061    14.926    beta/regfile_system/M_registers_q_reg[727]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -23.589    
  -------------------------------------------------------------------
                         slack                                 -8.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclockedge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.409%)  route 0.128ns (47.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[28]/Q
                         net (fo=3, routed)           0.128     1.802    slowclockedge/M_last_q_reg_0[0]
    SLICE_X62Y65         FDRE                                         r  slowclockedge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.857     2.047    slowclockedge/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  slowclockedge/M_last_q_reg/C
                         clock pessimism             -0.501     1.547    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.075     1.622    slowclockedge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 slowclockedge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/M_read_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.589     1.533    slowclockedge/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  slowclockedge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 f  slowclockedge/M_last_q_reg/Q
                         net (fo=1, routed)           0.062     1.723    beta/M_last_q
    SLICE_X62Y65         LUT3 (Prop_lut3_I1_O)        0.099     1.822 r  beta/M_read_state_q_i_1/O
                         net (fo=1, routed)           0.000     1.822    beta/M_read_state_q_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  beta/M_read_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.857     2.047    beta/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/M_read_state_q_reg/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.091     1.624    beta/M_read_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 M_code_writer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.295%)  route 0.179ns (48.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  M_code_writer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  M_code_writer_q_reg/Q
                         net (fo=43, routed)          0.179     1.855    M_code_writer_q
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.048     1.903 r  M_writer_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    M_writer_counter_q[1]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  M_writer_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.862     2.052    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  M_writer_counter_q_reg[1]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.107     1.680    M_writer_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 M_code_writer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.895%)  route 0.179ns (49.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  M_code_writer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  M_code_writer_q_reg/Q
                         net (fo=43, routed)          0.179     1.855    M_code_writer_q
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  M_writer_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    M_writer_counter_q[0]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  M_writer_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.862     2.052    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  M_writer_counter_q_reg[0]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.091     1.664    M_writer_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.848    reset_cond/M_stage_d[2]
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y61         FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.858    reset_cond/M_stage_d[3]
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y61         FDSE (Hold_fdse_C_D)         0.072     1.607    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.592     1.536    slowclock/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.785    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X65Y58         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.862     2.052    slowclock/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.592     1.536    slowclock/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.785    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y59         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.862     2.052    slowclock/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.641    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X65Y60         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.051    slowclock/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.051    slowclock/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y57   M_code_writer_q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y58   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y58   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y57   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y47   memory_unit/read_data_reg[26]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y63   memory_unit/read_data_reg[26]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y53   memory_unit/read_data_reg[26]_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y51   memory_unit/read_data_reg[26]_replica_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y61   beta/M_pc_q_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   memory_unit/mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   memory_unit/mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y55   memory_unit/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   memory_unit/mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   memory_unit/mem_reg_0_15_18_23/RAMA_D1/CLK



