

================================================================
== Vitis HLS Report for 'Axi_Transfer'
================================================================
* Date:           Tue Jan  5 16:17:18 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        deeplib
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.100 us | 0.100 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %loop_r"   --->   Operation 12 'read' 'loop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_data_read = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data"   --->   Operation 13 'read' 'in_data_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %loop_read, void %bb38, void %bb" [deeplib/main.cpp:16]   --->   Operation 14 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r"   --->   Operation 15 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_data_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read"   --->   Operation 16 'read' 'in_data_read_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i32 %value_read"   --->   Operation 17 'trunc' 'trunc_ln324' <Predicate = (!loop_read)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %trunc_ln324"   --->   Operation 18 'write' 'write_ln324' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32"   --->   Operation 19 'partselect' 'p_s' <Predicate = (!loop_read)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32"   --->   Operation 20 'partselect' 'p_1' <Predicate = (!loop_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_read, i32, i32"   --->   Operation 21 'partselect' 'p_2' <Predicate = (!loop_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read"   --->   Operation 22 'write' 'write_ln324' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_1"   --->   Operation 23 'read' 'in_data_read_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_s, void %write_ln324"   --->   Operation 24 'write' 'write_ln324' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_1, void %write_ln324"   --->   Operation 25 'write' 'write_ln324' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%in_data_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_2"   --->   Operation 26 'read' 'in_data_read_3' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_1, void %write_ln324"   --->   Operation 27 'write' 'write_ln324' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_2, void %write_ln324"   --->   Operation 28 'write' 'write_ln324' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %p_2, void %write_ln324"   --->   Operation 29 'write' 'write_ln324' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!loop_read)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %in_data_read_3, void %write_ln324"   --->   Operation 31 'write' 'write_ln324' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln19 = br void" [deeplib/main.cpp:19]   --->   Operation 32 'br' 'br_ln19' <Predicate = (loop_read)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%in_data_read_4 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 33 'read' 'in_data_read_4' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i8 %in_data_read_4"   --->   Operation 34 'trunc' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i1 %trunc_ln324_1"   --->   Operation 35 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 36 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%in_data_read_5 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_4, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 37 'read' 'in_data_read_5' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i8 %in_data_read_5"   --->   Operation 38 'trunc' 'trunc_ln324_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i1 %trunc_ln324_2"   --->   Operation 39 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_1, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 40 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%in_data_read_6 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_5, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 41 'read' 'in_data_read_6' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln324_3 = trunc i8 %in_data_read_6"   --->   Operation 42 'trunc' 'trunc_ln324_3' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i4 %trunc_ln324_3"   --->   Operation 43 'zext' 'zext_ln324_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_2, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 44 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%in_data_read_7 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_6, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 45 'read' 'in_data_read_7' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln324_4 = trunc i8 %in_data_read_7"   --->   Operation 46 'trunc' 'trunc_ln324_4' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i1 %trunc_ln324_4"   --->   Operation 47 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_3, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 48 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%in_data_read_8 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_7, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 49 'read' 'in_data_read_8' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln324_5 = trunc i8 %in_data_read_8"   --->   Operation 50 'trunc' 'trunc_ln324_5' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln324_4 = zext i4 %trunc_ln324_5"   --->   Operation 51 'zext' 'zext_ln324_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_4, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 52 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%in_data_read_9 = read i8 @_ssdm_op_Read.axis.volatile.i8P, i8 %in_data, i8 %in_data_read_8, i8 %in_data_read, i8 %in_data_read_1, i8 %in_data_read_2, i8 %in_data_read_3"   --->   Operation 53 'read' 'in_data_read_9' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln324_6 = trunc i8 %in_data_read_9"   --->   Operation 54 'trunc' 'trunc_ln324_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%Temproray = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %in_data_read_3, i8 %in_data_read_2, i8 %in_data_read_1, i8 %in_data_read"   --->   Operation 57 'bitconcatenate' 'Temproray' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln324_5 = zext i1 %trunc_ln324_6"   --->   Operation 58 'zext' 'zext_ln324_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.axis.volatile.i8P, i8 %out_data, i8 %zext_ln324_5, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324, void %write_ln324"   --->   Operation 59 'write' 'write_ln324' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %Temproray" [deeplib/main.cpp:26]   --->   Operation 60 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
