
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003480                       # Number of seconds simulated
sim_ticks                                  3480151062                       # Number of ticks simulated
final_tick                               529784201070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168613                       # Simulator instruction rate (inst/s)
host_op_rate                                   213088                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 290965                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914104                       # Number of bytes of host memory used
host_seconds                                 11960.71                       # Real time elapsed on the host
sim_insts                                  2016729820                       # Number of instructions simulated
sim_ops                                    2548687864                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        18304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        35712                       # Number of bytes read from this memory
system.physmem.bytes_read::total                57728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        57728                       # Number of bytes written to this memory
system.physmem.bytes_written::total             57728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          143                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          279                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   451                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             451                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  451                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       551700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5259542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       514920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10261624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16587786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       551700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       514920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1066620                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16587786                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16587786                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16587786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       551700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5259542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       514920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10261624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33175571                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8345687                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3159834                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2577932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211937                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1344788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1243773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326585                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3273966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17167569                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3159834                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3722297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1103588                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        430765                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1593516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8316975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.552970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.342525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4594678     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304686      3.66%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          457112      5.50%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316190      3.80%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223320      2.69%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217727      2.62%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          131011      1.58%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          280482      3.37%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791769     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8316975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.378619                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.057059                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367545                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       454357                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3553449                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51914                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        889702                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531942                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20557539                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        889702                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3555588                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48912                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       135131                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3413463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274173                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19941824                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113983                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93879                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27966213                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92817525                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92817525                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10767203                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818174                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11492                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       373341                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18585945                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14834530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6212312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19013446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8316975                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783645                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938363     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1641943     19.74%     55.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1261764     15.17%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808890      9.73%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       789756      9.50%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393036      4.73%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342352      4.12%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        62895      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77976      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8316975                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81141     71.73%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16033     14.17%     85.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15947     14.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12412636     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187432      1.26%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458567      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774187      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14834530                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777509                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113121                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38128865                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24801725                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14424278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14947651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712302                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223603                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        889702                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25423                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4890                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18589375                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829876                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       244206                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14562156                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363018                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272374                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2119838                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070950                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756820                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744872                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14430637                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14424278                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9346093                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26545385                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.728351                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6262973                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7427273                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2813387     37.88%     37.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138922     28.80%     66.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805397     10.84%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452745      6.10%     83.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387698      5.22%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172916      2.33%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167451      2.25%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111706      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377051      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7427273                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25639574                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38069042                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.834568                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.834568                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.198224                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.198224                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65398528                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20067988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18894156                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8345687                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3075925                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2503085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206978                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1315276                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1209209                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          315997                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9265                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3401651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16808129                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3075925                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1525206                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3528785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1060643                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        492326                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1662140                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8272984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4744199     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          189042      2.29%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245637      2.97%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374651      4.53%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          360923      4.36%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          276162      3.34%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164620      1.99%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          246670      2.98%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1671080     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8272984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368565                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013990                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3515352                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       481034                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3399580                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26999                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        850018                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20105479                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        850018                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3701690                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103895                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       104923                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3236002                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276449                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19517560                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120177                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27193901                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90897470                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90897470                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16858573                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10335206                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4024                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2250                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           782653                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1810368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       956477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18662                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       341909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18134878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14589458                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5925892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18021338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          561                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8272984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2847993     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1826699     22.08%     56.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1188392     14.36%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       801722      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       751313      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400229      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295374      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87928      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73334      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8272984                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71485     69.34%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14666     14.23%     83.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16936     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12140770     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206140      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1441098      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       799804      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14589458                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103087                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37582779                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24064718                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14176689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14692545                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49485                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       696986                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242502                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        850018                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61111                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10341                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18138735                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1810368                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       956477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2209                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14306183                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1355614                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283274                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137562                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2002367                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            781948                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714201                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14180789                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14176689                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9106602                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25570024                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698684                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356144                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9875638                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12137631                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6001079                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210142                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7422966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2839876     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2145233     28.90%     67.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       788965     10.63%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       450679      6.07%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       377251      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       190195      2.56%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182133      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79418      1.07%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369216      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7422966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9875638                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12137631                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1827357                       # Number of memory references committed
system.switch_cpus1.commit.loads              1113382                       # Number of loads committed
system.switch_cpus1.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1740538                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10940754                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247665                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369216                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25192460                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37127945                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  72703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9875638                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12137631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9875638                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845078                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845078                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183322                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183322                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64385482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19580059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18568974                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3296                       # number of misc regfile writes
system.l2.replacements                            451                       # number of replacements
system.l2.tagsinuse                      131071.932482                       # Cycle average of tags in use
system.l2.total_refs                          1052064                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131523                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.999088                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         87135.405896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.962998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     71.763834                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.972419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    143.486278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data                 15434                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28064.341058                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.664790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.000548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.117752                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214114                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3162                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5133                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8296                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3956                       # number of Writeback hits
system.l2.Writeback_hits::total                  3956                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5133                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8296                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3162                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5133                       # number of overall hits
system.l2.overall_hits::total                    8296                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          277                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   449                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          279                       # number of demand (read+write) misses
system.l2.demand_misses::total                    451                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          143                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          279                       # number of overall misses
system.l2.overall_misses::total                   451                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       706031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data      6711094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       619834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     12488381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        20525340                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        77396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         77396                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       706031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data      6711094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       619834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     12565777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         20602736                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       706031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data      6711094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       619834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     12565777                       # number of overall miss cycles
system.l2.overall_miss_latency::total        20602736                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8745                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3956                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3956                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8747                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8747                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.043268                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.051201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051344                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.043268                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.051552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051561                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.043268                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.051552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051561                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46930.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45084.407942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45713.452116                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        38698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        38698                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46930.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45038.627240                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45682.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47068.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46930.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44273.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45038.627240                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45682.341463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  451                       # number of writebacks
system.l2.writebacks::total                       451                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              449                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       618480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      5881404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       540560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10872790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     17913234                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        65950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        65950                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       618480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      5881404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       540560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10938740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     17979184                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       618480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      5881404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       540560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10938740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     17979184                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.043268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.051201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051344                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.043268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.051552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.043268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.051552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051561                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41128.699301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39251.949458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39895.844098                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        32975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        32975                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41128.699301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39206.953405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39865.152993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        41232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41128.699301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38611.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39206.953405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39865.152993                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.962180                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001601150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167967.857143                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.962180                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025580                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1593498                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1593498                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1593498                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1593498                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1593498                       # number of overall hits
system.cpu0.icache.overall_hits::total        1593498                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       857560                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       857560                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       857560                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       857560                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       857560                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       857560                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47642.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47642.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47642.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47642.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       725732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       725732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       725732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       725732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       725732                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       725732                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45358.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45358.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3305                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921814                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3561                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41539.402977                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.167481                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.832519                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848310                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151690                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037499                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744841                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6682                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6682                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6682                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6682                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    145383801                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    145383801                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    145383801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    145383801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    145383801                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    145383801                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1044181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1044181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006399                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003815                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003815                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 21757.527836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21757.527836                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 21757.527836                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21757.527836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 21757.527836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21757.527836                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1163                       # number of writebacks
system.cpu0.dcache.writebacks::total             1163                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3377                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3377                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3377                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3377                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3377                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3305                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     34144230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     34144230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     34144230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     34144230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     34144230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     34144230                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10331.083207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10331.083207                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10331.083207                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10331.083207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 10331.083207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10331.083207                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972392                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998523917                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009102.448692                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972392                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022392                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1662122                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1662122                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1662122                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1662122                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1662122                       # number of overall hits
system.cpu1.icache.overall_hits::total        1662122                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       872554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       872554                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       872554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       872554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       872554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       872554                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1662140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1662140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1662140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1662140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1662140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1662140                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48475.222222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48475.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48475.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48475.222222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       648730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       648730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       648730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       648730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       648730                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       648730                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46337.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46337.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5412                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157232627                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5668                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27740.407022                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.782892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.217108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885871                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114129                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1031258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1031258                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710174                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710174                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1739                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1648                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1741432                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1741432                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1741432                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1741432                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13612                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14002                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14002                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14002                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14002                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    327137368                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    327137368                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18323049                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18323049                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    345460417                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    345460417                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    345460417                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    345460417                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1755434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1755434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1755434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1755434                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013027                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000549                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000549                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007976                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007976                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007976                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24033.012636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24033.012636                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46982.176923                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46982.176923                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24672.219469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24672.219469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24672.219469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24672.219469                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42295                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        42295                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2793                       # number of writebacks
system.cpu1.dcache.writebacks::total             2793                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8202                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8202                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          388                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8590                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8590                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8590                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8590                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5412                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56497787                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56497787                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        79396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        79396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56577183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56577183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56577183                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56577183                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10443.213863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10443.213863                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        39698                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        39698                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10454.024945                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10454.024945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10454.024945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10454.024945                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
