

================================================================
== Vitis HLS Report for 'gather_node_neighbors_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Mon May 12 21:43:17 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gather_node_neighbors
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.403 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       38|      153|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_174_p2     |         +|   0|  0|  18|          11|           2|
    |add_ln49_1_fu_163_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln49_fu_130_p2     |         +|   0|  0|  17|          10|          10|
    |ap_condition_208       |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_1_fu_151_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln45_fu_120_p2    |      icmp|   0|  0|  20|          32|          32|
    |or_ln45_fu_141_p2      |        or|   0|  0|  11|          11|           1|
    |or_ln48_fu_157_p2      |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 117|         118|          91|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|   11|         22|
    |i_fu_40                           |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_200                       |  11|   0|   11|          0|
    |i_fu_40                           |  11|   0|   11|          0|
    |icmp_ln45_1_reg_219               |   1|   0|    1|          0|
    |icmp_ln45_reg_205                 |   1|   0|    1|          0|
    |or_ln45_reg_214                   |  10|   0|   11|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   39|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  gather_node_neighbors_Pipeline_VITIS_LOOP_45_1|  return value|
|node_in_degree           |   in|   32|     ap_none|                                  node_in_degree|        scalar|
|trunc_ln                 |   in|   10|     ap_none|                                        trunc_ln|        scalar|
|neighbor_table_address0  |  out|   10|   ap_memory|                                  neighbor_table|         array|
|neighbor_table_ce0       |  out|    1|   ap_memory|                                  neighbor_table|         array|
|neighbor_table_q0        |   in|   32|   ap_memory|                                  neighbor_table|         array|
|neighbor_table_address1  |  out|   10|   ap_memory|                                  neighbor_table|         array|
|neighbor_table_ce1       |  out|    1|   ap_memory|                                  neighbor_table|         array|
|neighbor_table_q1        |   in|   32|   ap_memory|                                  neighbor_table|         array|
|node_neighbors_address0  |  out|   11|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_ce0       |  out|    1|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_we0       |  out|    1|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_d0        |  out|   32|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_address1  |  out|   11|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_ce1       |  out|    1|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_we1       |  out|    1|   ap_memory|                                  node_neighbors|         array|
|node_neighbors_d1        |  out|   32|   ap_memory|                                  node_neighbors|         array|
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_neighbors, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 8 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%node_in_degree_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_in_degree"   --->   Operation 9 'read' 'node_in_degree_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:48]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 13 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln45 = icmp_slt  i32 %zext_ln45_1, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 14 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.0.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 15 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:48]   --->   Operation 16 'trunc' 'trunc_ln48' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%add_ln49 = add i10 %trunc_ln48, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 17 'add' 'add_ln49' <Predicate = (icmp_ln45)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %add_ln49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 18 'zext' 'zext_ln49' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 19 'getelementptr' 'neighbor_table_addr' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 20 'load' 'neighbor_table_load' <Predicate = (icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln45 = or i11 %i_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 21 'or' 'or_ln45' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i11 %or_ln45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 22 'zext' 'zext_ln45_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln45_1 = icmp_slt  i32 %zext_ln45_2, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 23 'icmp' 'icmp_ln45_1' <Predicate = (icmp_ln45)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45_1, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 24 'br' 'br_ln45' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%or_ln48 = or i10 %trunc_ln48, i10 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:48]   --->   Operation 25 'or' 'or_ln48' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln49_1 = add i10 %or_ln48, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 26 'add' 'add_ln49_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %add_ln49_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 27 'zext' 'zext_ln49_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%neighbor_table_addr_1 = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln49_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 28 'getelementptr' 'neighbor_table_addr_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.20ns)   --->   "%neighbor_table_load_1 = load i10 %neighbor_table_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 29 'load' 'neighbor_table_load_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln45 = add i11 %i_1, i11 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 30 'add' 'add_ln45' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln45 = store i11 %add_ln45, i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 31 'store' 'store_ln45' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 32 'zext' 'zext_ln45' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 34 'specloopname' 'specloopname_ln45' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 35 'load' 'neighbor_table_load' <Predicate = (icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%node_neighbors_addr = getelementptr i32 %node_neighbors, i64 0, i64 %zext_ln45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 36 'getelementptr' 'node_neighbors_addr' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.20ns)   --->   "%store_ln49 = store i32 %neighbor_table_load, i11 %node_neighbors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 37 'store' 'store_ln49' <Predicate = (icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 38 [1/2] (1.20ns)   --->   "%neighbor_table_load_1 = load i10 %neighbor_table_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 38 'load' 'neighbor_table_load_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i11 %or_ln45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 39 'zext' 'zext_ln49_2' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%node_neighbors_addr_1 = getelementptr i32 %node_neighbors, i64 0, i64 %zext_ln49_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 40 'getelementptr' 'node_neighbors_addr_1' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%store_ln49 = store i32 %neighbor_table_load_1, i11 %node_neighbors_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:49]   --->   Operation 41 'store' 'store_ln49' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:45]   --->   Operation 42 'br' 'br_ln45' <Predicate = (icmp_ln45 & icmp_ln45_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (!icmp_ln45_1) | (!icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ node_in_degree]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ node_neighbors]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca       ) [ 010]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
trunc_ln_read         (read         ) [ 000]
node_in_degree_read   (read         ) [ 000]
store_ln0             (store        ) [ 000]
br_ln0                (br           ) [ 000]
i_1                   (load         ) [ 011]
zext_ln45_1           (zext         ) [ 000]
icmp_ln45             (icmp         ) [ 011]
br_ln45               (br           ) [ 000]
trunc_ln48            (trunc        ) [ 000]
add_ln49              (add          ) [ 000]
zext_ln49             (zext         ) [ 000]
neighbor_table_addr   (getelementptr) [ 011]
or_ln45               (or           ) [ 011]
zext_ln45_2           (zext         ) [ 000]
icmp_ln45_1           (icmp         ) [ 011]
br_ln45               (br           ) [ 000]
or_ln48               (or           ) [ 000]
add_ln49_1            (add          ) [ 000]
zext_ln49_1           (zext         ) [ 000]
neighbor_table_addr_1 (getelementptr) [ 011]
add_ln45              (add          ) [ 000]
store_ln45            (store        ) [ 000]
zext_ln45             (zext         ) [ 000]
specpipeline_ln46     (specpipeline ) [ 000]
specloopname_ln45     (specloopname ) [ 000]
neighbor_table_load   (load         ) [ 000]
node_neighbors_addr   (getelementptr) [ 000]
store_ln49            (store        ) [ 000]
neighbor_table_load_1 (load         ) [ 000]
zext_ln49_2           (zext         ) [ 000]
node_neighbors_addr_1 (getelementptr) [ 000]
store_ln49            (store        ) [ 000]
br_ln45               (br           ) [ 000]
ret_ln0               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="node_in_degree">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_in_degree"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neighbor_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="node_neighbors">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_neighbors"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="trunc_ln_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="10" slack="0"/>
<pin id="47" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="node_in_degree_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_in_degree_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="neighbor_table_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neighbor_table_load/1 neighbor_table_load_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="neighbor_table_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_addr_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="node_neighbors_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_neighbors_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="11" slack="0"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 store_ln49/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="node_neighbors_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_neighbors_addr_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln45_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln45_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln48_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln49_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln49_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln45_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln45_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln45_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln48_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln49_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln49_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln45_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln45_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln45_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln49_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="1"/>
<pin id="202" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln45_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="209" class="1005" name="neighbor_table_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="neighbor_table_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="or_ln45_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="1"/>
<pin id="216" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="or_ln45 "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln45_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="neighbor_table_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="neighbor_table_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="63" pin="7"/><net_sink comp="88" pin=4"/></net>

<net id="98"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="63" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="50" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="113" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="44" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="145"><net_src comp="113" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="50" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="126" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="44" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="178"><net_src comp="113" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="196"><net_src comp="40" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="203"><net_src comp="113" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="56" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="217"><net_src comp="141" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="222"><net_src comp="151" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="73" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neighbor_table | {}
	Port: node_neighbors | {2 }
 - Input state : 
	Port: gather_node_neighbors_Pipeline_VITIS_LOOP_45_1 : node_in_degree | {1 }
	Port: gather_node_neighbors_Pipeline_VITIS_LOOP_45_1 : trunc_ln | {1 }
	Port: gather_node_neighbors_Pipeline_VITIS_LOOP_45_1 : neighbor_table | {1 2 }
	Port: gather_node_neighbors_Pipeline_VITIS_LOOP_45_1 : node_neighbors | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		zext_ln45_1 : 2
		icmp_ln45 : 3
		br_ln45 : 4
		trunc_ln48 : 2
		add_ln49 : 3
		zext_ln49 : 4
		neighbor_table_addr : 5
		neighbor_table_load : 6
		or_ln45 : 2
		zext_ln45_2 : 2
		icmp_ln45_1 : 3
		br_ln45 : 4
		or_ln48 : 3
		add_ln49_1 : 3
		zext_ln49_1 : 4
		neighbor_table_addr_1 : 5
		neighbor_table_load_1 : 6
		add_ln45 : 2
		store_ln45 : 3
	State 2
		node_neighbors_addr : 1
		store_ln49 : 2
		node_neighbors_addr_1 : 1
		store_ln49 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln49_fu_130        |    0    |    17   |
|    add   |        add_ln49_1_fu_163       |    0    |    17   |
|          |         add_ln45_fu_174        |    0    |    18   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln45_fu_120        |    0    |    20   |
|          |       icmp_ln45_1_fu_151       |    0    |    20   |
|----------|--------------------------------|---------|---------|
|   read   |    trunc_ln_read_read_fu_44    |    0    |    0    |
|          | node_in_degree_read_read_fu_50 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       zext_ln45_1_fu_116       |    0    |    0    |
|          |        zext_ln49_fu_136        |    0    |    0    |
|   zext   |       zext_ln45_2_fu_147       |    0    |    0    |
|          |       zext_ln49_1_fu_169       |    0    |    0    |
|          |        zext_ln45_fu_185        |    0    |    0    |
|          |       zext_ln49_2_fu_189       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln48_fu_126       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln45_fu_141         |    0    |    0    |
|          |         or_ln48_fu_157         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    92   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_1_reg_200         |   11   |
|          i_reg_193          |   11   |
|     icmp_ln45_1_reg_219     |    1   |
|      icmp_ln45_reg_205      |    1   |
|neighbor_table_addr_1_reg_223|   10   |
| neighbor_table_addr_reg_209 |   10   |
|       or_ln45_reg_214       |   11   |
+-----------------------------+--------+
|            Total            |   55   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   55   |   110  |
+-----------+--------+--------+--------+
