module sign_ext(inst,data_out,sign_ext);
input [15:0] inst;
output reg [15:0] data_out;
input sign_ext;
wire [5:0] data1 = inst[5:0];
wire [8:0] data2 = inst[8:0];
always@(inst,sign_ext)
begin
	if(sign_ext) begin	
		data_out[5:0] = data1;
		for(i=6;i<16;i=i+1)
			data_out[i] = data1[5];
		end
	else begin
		data_out[8:0] =data2;
		for(i=9;i<16;i=i+1)
			data_out[i] = data2[8];
	end
end
endmodule
