// Seed: 2428030104
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    output wire id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input wand id_18,
    input tri id_19,
    output uwire id_20,
    output tri0 id_21,
    output wor id_22
    , id_24
);
  assign id_20 = (id_24[-1]);
endmodule
module module_1 #(
    parameter id_4 = 32'd97,
    parameter id_6 = 32'd53
) (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 _id_4,
    input supply0 id_5,
    output supply1 _id_6
);
  not primCall (id_3, id_1);
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_5,
      id_2,
      id_1,
      id_5,
      id_2,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_5,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_20 = 0;
  assign id_0 = $clog2(1);
  ;
  wor id_8 = 1;
  localparam id_9 = -1;
  wire id_10 = id_4;
  for (id_11 = 1; 1; id_0++) begin : LABEL_0
    logic [id_4 : id_6] id_12 = 1;
  end
  wire id_13;
  ;
  logic [1 : 1 'b0] id_14 = $realtime, id_15;
  wire id_16 = id_11;
endmodule
