module data_memory(
  clk: @clock Input,
  address: Input[31..0],
  MemWrite: @enable Input,
  MemRead: Input,
  write_data: Input[31..0],
  read_data: Output[31..0]
){

  Register[31..0] data_mem [256];

  for i in 0..255 {
    data_mem[i] = 32b0;
  }

  //at the positive edge of the clock , and if MemWrite is enabled
  //data_mem[address].data = write_data;


  //read_data = mux (MemRead) (1b1:data_mem[address], 1b0: 32b0) // Problem is part of registers/latches

}
