// Seed: 1982723448
module module_0;
  wire id_2;
  tri1 id_3;
  assign id_3 = id_1;
  wire  id_4;
  uwire id_5;
  assign id_1 = id_1 || id_5;
  assign id_2 = id_4;
  wire id_6;
  wor  id_7;
  logic [7:0] id_8, id_9;
  supply0 id_10;
  assign id_7 = id_6;
  assign id_10 = 1;
  assign id_7 = id_1;
  assign id_9[1] = 1;
  tri module_0 = id_1;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    output wor  id_2
);
  wire id_4 = id_4;
  wand id_5, id_6 = id_5 - id_6;
  module_0(); id_7(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(), .id_4(1), .id_5(id_6 == 1), .id_6(1)
  );
endmodule
