<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Mar 19 17:03:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 198.138000 MHz (3424 errors)</FONT></A></LI>
</FONT>            4043 items scored, 3424 timing errors detected.
Warning: 112.931MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            4043 items scored, 3424 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.689ns  (48.9% logic, 51.1% route), 10 logic levels.

 Constraint Details:

      8.689ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.808ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023     R19C30C.C0 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.689   (48.9% logic, 51.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.652ns  (49.1% logic, 50.9% route), 10 logic levels.

 Constraint Details:

      8.652ns physical path delay SLICE_22 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.771ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C31D.CLK to     R18C31D.Q0 SLICE_22 (from clk_c)
ROUTE         2     1.390     R18C31D.Q0 to     R18C30C.A1 delay_counter[13]
CTOF_DEL    ---     0.495     R18C30C.A1 to     R18C30C.F1 SLICE_59
ROUTE         1     0.967     R18C30C.F1 to     R18C30A.A1 state_ns_i_a2_8[1]
CTOF_DEL    ---     0.495     R18C30A.A1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023     R19C30C.C0 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.652   (49.1% logic, 50.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               8.609ns  (48.7% logic, 51.3% route), 10 logic levels.

 Constraint Details:

      8.609ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.728ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023     R19C30C.C0 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585    R19C31D.FCI to     R19C31D.F0 SLICE_1
ROUTE         1     0.744     R19C31D.F0 to     R18C31D.C0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495     R18C31D.C0 to     R18C31D.F0 SLICE_22
ROUTE         1     0.000     R18C31D.F0 to    R18C31D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    8.609   (48.7% logic, 51.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               8.572ns  (48.9% logic, 51.1% route), 10 logic levels.

 Constraint Details:

      8.572ns physical path delay SLICE_22 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.691ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C31D.CLK to     R18C31D.Q0 SLICE_22 (from clk_c)
ROUTE         2     1.390     R18C31D.Q0 to     R18C30C.A1 delay_counter[13]
CTOF_DEL    ---     0.495     R18C30C.A1 to     R18C30C.F1 SLICE_59
ROUTE         1     0.967     R18C30C.F1 to     R18C30A.A1 state_ns_i_a2_8[1]
CTOF_DEL    ---     0.495     R18C30A.A1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023     R19C30C.C0 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585    R19C31D.FCI to     R19C31D.F0 SLICE_1
ROUTE         1     0.744     R19C31D.F0 to     R18C31D.C0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495     R18C31D.C0 to     R18C31D.F0 SLICE_22
ROUTE         1     0.000     R18C31D.F0 to    R18C31D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    8.572   (48.9% logic, 51.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.555ns  (48.1% logic, 51.9% route), 10 logic levels.

 Constraint Details:

      8.555ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.674ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889     R19C30C.C1 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.555   (48.1% logic, 51.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.637ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.518ns  (48.3% logic, 51.7% route), 10 logic levels.

 Constraint Details:

      8.518ns physical path delay SLICE_22 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.637ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C31D.CLK to     R18C31D.Q0 SLICE_22 (from clk_c)
ROUTE         2     1.390     R18C31D.Q0 to     R18C30C.A1 delay_counter[13]
CTOF_DEL    ---     0.495     R18C30C.A1 to     R18C30C.F1 SLICE_59
ROUTE         1     0.967     R18C30C.F1 to     R18C30A.A1 state_ns_i_a2_8[1]
CTOF_DEL    ---     0.495     R18C30A.A1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889     R19C30C.C1 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.518   (48.3% logic, 51.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.614ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               8.681ns  (33.7% logic, 66.3% route), 6 logic levels.

 Constraint Details:

      8.681ns physical path delay SLICE_14 to ram_side_ras_n_pin_MGIOL exceeds
      5.047ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.067ns) by 3.614ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q1 SLICE_14 (from clk_c)
ROUTE         2     1.306     R15C24D.Q1 to     R15C26C.A1 refresh_counter[6]
CTOF_DEL    ---     0.495     R15C26C.A1 to     R15C26C.F1 SLICE_47
ROUTE         1     0.436     R15C26C.F1 to     R15C26C.C0 state_ns_i_a3_0_2[12]
CTOF_DEL    ---     0.495     R15C26C.C0 to     R15C26C.F0 SLICE_47
ROUTE         1     0.958     R15C26C.F0 to     R15C28A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R15C28A.D1 to     R15C28A.F1 SLICE_42
ROUTE         4     0.982     R15C28A.F1 to     R18C28C.D1 state_ns_i_a2[12]
CTOF_DEL    ---     0.495     R18C28C.D1 to     R18C28C.F1 SLICE_36
ROUTE         3     0.975     R18C28C.F1 to     R19C29B.D0 N_121
CTOF_DEL    ---     0.495     R19C29B.D0 to     R19C29B.F0 SLICE_40
ROUTE         1     1.097     R19C29B.F0 to  IOL_B29A.OPOS N_413_i (to clk_c)
                  --------
                    8.681   (33.7% logic, 66.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R15C24D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.425       T9.PADDI to   IOL_B29A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               8.475ns  (47.9% logic, 52.1% route), 10 logic levels.

 Constraint Details:

      8.475ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.594ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     1.278     R18C30A.F1 to     R19C30C.C1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889     R19C30C.C1 to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585    R19C31D.FCI to     R19C31D.F0 SLICE_1
ROUTE         1     0.744     R19C31D.F0 to     R18C31D.C0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495     R18C31D.C0 to     R18C31D.F0 SLICE_22
ROUTE         1     0.000     R18C31D.F0 to    R18C31D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    8.475   (47.9% logic, 52.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.467ns  (52.5% logic, 47.5% route), 12 logic levels.

 Constraint Details:

      8.467ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.586ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     0.866     R18C30A.F1 to     R19C30A.C1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889     R19C30A.C1 to    R19C30A.FCO SLICE_8
ROUTE         1     0.000    R19C30A.FCO to    R19C30B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R19C30B.FCI to    R19C30B.FCO SLICE_7
ROUTE         1     0.000    R19C30B.FCO to    R19C30C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C30C.FCI to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.467   (52.5% logic, 47.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.451ns  (52.2% logic, 47.8% route), 11 logic levels.

 Constraint Details:

      8.451ns physical path delay SLICE_19 to SLICE_22 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.570ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C30D.CLK to     R17C30D.Q1 SLICE_19 (from clk_c)
ROUTE         2     1.390     R17C30D.Q1 to     R18C30D.A0 delay_counter[4]
CTOF_DEL    ---     0.495     R18C30D.A0 to     R18C30D.F0 SLICE_58
ROUTE         1     1.004     R18C30D.F0 to     R18C30A.B1 state_ns_i_a2_10[1]
CTOF_DEL    ---     0.495     R18C30A.B1 to     R18C30A.F1 SLICE_39
ROUTE        41     0.878     R18C30A.F1 to     R19C30B.C0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023     R19C30B.C0 to    R19C30B.FCO SLICE_7
ROUTE         1     0.000    R19C30B.FCO to    R19C30C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C30C.FCI to    R19C30C.FCO SLICE_6
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SLICE_5
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SLICE_4
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SLICE_3
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C31C.FCI to    R19C31C.FCO SLICE_2
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C31D.FCI to     R19C31D.F1 SLICE_1
ROUTE         1     0.766     R19C31D.F1 to     R18C31D.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R18C31D.C1 to     R18C31D.F1 SLICE_22
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.451   (52.2% logic, 47.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R17C30D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.252       T9.PADDI to    R18C31D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 112.931MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |  198.138 MHz|  112.931 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state_ns_i_a2[1]">state_ns_i_a2[1]</a>                        |      41|    2233|     65.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_6">un1_delay_counter_16_cry_6</a>              |       1|    1368|     39.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_8">un1_delay_counter_16_cry_8</a>              |       1|    1322|     38.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_4">un1_delay_counter_16_cry_4</a>              |       1|    1221|     35.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_10">un1_delay_counter_16_cry_10</a>             |       1|    1076|     31.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_174">N_174</a>                                   |      16|    1034|     30.20%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_2">un1_delay_counter_16_cry_2</a>              |       1|     882|     25.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_12">un1_delay_counter_16_cry_12</a>             |       1|     638|     18.63%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state_ns_i_a2_10[1]">state_ns_i_a2_10[1]</a>                     |       1|     623|     18.20%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state_ns_i_a2_8[1]">state_ns_i_a2_8[1]</a>                      |       1|     622|     18.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state_ns_i_a2_9[1]">state_ns_i_a2_9[1]</a>                      |       1|     574|     16.76%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_0_a2_1">_0_a2_1</a>                                 |       1|     464|     13.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state_ns_i_a2_7[1]">state_ns_i_a2_7[1]</a>                      |       1|     414|     12.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S1">un1_delay_counter_16_cry_13_0_S1</a>        |       1|     367|     10.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[14]">next_delay_counter[14]</a>                  |       1|     367|     10.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_134">N_134</a>                                   |       2|     346|     10.11%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_0">un1_delay_counter_16_cry_0</a>              |       1|     345|     10.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S0">un1_delay_counter_16_cry_13_0_S0</a>        |       1|     343|     10.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[13]">next_delay_counter[13]</a>                  |       1|     343|     10.02%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 67
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 3424  Score: 5761768
Cumulative negative slack: 5761768

Constraints cover 4043 paths, 1 nets, and 458 connections (60.18% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Mar 19 17:03:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 198.138000 MHz (0 errors)</A></LI>            4043 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            4043 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25D.CLK to     R15C25D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C25D.Q0 to     R15C25D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R15C25D.A0 to     R15C25D.F0 SLICE_10
ROUTE         1     0.000     R15C25D.F0 to    R15C25D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25D.CLK to     R15C25D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C25D.Q1 to     R15C25D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R15C25D.A1 to     R15C25D.F1 SLICE_10
ROUTE         1     0.000     R15C25D.F1 to    R15C25D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25C.CLK to     R15C25C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C25C.Q1 to     R15C25C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R15C25C.A1 to     R15C25C.F1 SLICE_11
ROUTE         1     0.000     R15C25C.F1 to    R15C25C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25C.CLK to     R15C25C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C25C.Q0 to     R15C25C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R15C25C.A0 to     R15C25C.F0 SLICE_11
ROUTE         1     0.000     R15C25C.F0 to    R15C25C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25B.CLK to     R15C25B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C25B.Q0 to     R15C25B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R15C25B.A0 to     R15C25B.F0 SLICE_12
ROUTE         1     0.000     R15C25B.F0 to    R15C25B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25B.CLK to     R15C25B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C25B.Q1 to     R15C25B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R15C25B.A1 to     R15C25B.F1 SLICE_12
ROUTE         1     0.000     R15C25B.F1 to    R15C25B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25A.CLK to     R15C25A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C25A.Q1 to     R15C25A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R15C25A.A1 to     R15C25A.F1 SLICE_13
ROUTE         1     0.000     R15C25A.F1 to    R15C25A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C25A.CLK to     R15C25A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C25A.Q0 to     R15C25A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R15C25A.A0 to     R15C25A.F0 SLICE_13
ROUTE         1     0.000     R15C25A.F0 to    R15C25A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C25A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C24D.Q0 to     R15C24D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R15C24D.A0 to     R15C24D.F0 SLICE_14
ROUTE         1     0.000     R15C24D.F0 to    R15C24D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C24D.Q1 to     R15C24D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R15C24D.A1 to     R15C24D.F1 SLICE_14
ROUTE         1     0.000     R15C24D.F1 to    R15C24D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.831       T9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 67
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4043 paths, 1 nets, and 458 connections (60.18% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 3424 (setup), 0 (hold)
Score: 5761768 (setup), 0 (hold)
Cumulative negative slack: 5761768 (5761768+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
