
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcrm_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011c8 <.init>:
  4011c8:	stp	x29, x30, [sp, #-16]!
  4011cc:	mov	x29, sp
  4011d0:	bl	401c90 <ferror@plt+0x760>
  4011d4:	ldp	x29, x30, [sp], #16
  4011d8:	ret

Disassembly of section .plt:

00000000004011e0 <memcpy@plt-0x20>:
  4011e0:	stp	x16, x30, [sp, #-16]!
  4011e4:	adrp	x16, 415000 <ferror@plt+0x13ad0>
  4011e8:	ldr	x17, [x16, #4088]
  4011ec:	add	x16, x16, #0xff8
  4011f0:	br	x17
  4011f4:	nop
  4011f8:	nop
  4011fc:	nop

0000000000401200 <memcpy@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401204:	ldr	x17, [x16]
  401208:	add	x16, x16, #0x0
  40120c:	br	x17

0000000000401210 <_exit@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401214:	ldr	x17, [x16, #8]
  401218:	add	x16, x16, #0x8
  40121c:	br	x17

0000000000401220 <strtoul@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401224:	ldr	x17, [x16, #16]
  401228:	add	x16, x16, #0x10
  40122c:	br	x17

0000000000401230 <strlen@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401234:	ldr	x17, [x16, #24]
  401238:	add	x16, x16, #0x18
  40123c:	br	x17

0000000000401240 <fputs@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401244:	ldr	x17, [x16, #32]
  401248:	add	x16, x16, #0x20
  40124c:	br	x17

0000000000401250 <exit@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401254:	ldr	x17, [x16, #40]
  401258:	add	x16, x16, #0x28
  40125c:	br	x17

0000000000401260 <dup@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401264:	ldr	x17, [x16, #48]
  401268:	add	x16, x16, #0x30
  40126c:	br	x17

0000000000401270 <strtod@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401274:	ldr	x17, [x16, #56]
  401278:	add	x16, x16, #0x38
  40127c:	br	x17

0000000000401280 <semctl@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401284:	ldr	x17, [x16, #64]
  401288:	add	x16, x16, #0x40
  40128c:	br	x17

0000000000401290 <semget@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401294:	ldr	x17, [x16, #72]
  401298:	add	x16, x16, #0x48
  40129c:	br	x17

00000000004012a0 <__cxa_atexit@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012a4:	ldr	x17, [x16, #80]
  4012a8:	add	x16, x16, #0x50
  4012ac:	br	x17

00000000004012b0 <fputc@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012b4:	ldr	x17, [x16, #88]
  4012b8:	add	x16, x16, #0x58
  4012bc:	br	x17

00000000004012c0 <snprintf@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012c4:	ldr	x17, [x16, #96]
  4012c8:	add	x16, x16, #0x60
  4012cc:	br	x17

00000000004012d0 <localeconv@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012d4:	ldr	x17, [x16, #104]
  4012d8:	add	x16, x16, #0x68
  4012dc:	br	x17

00000000004012e0 <fileno@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012e4:	ldr	x17, [x16, #112]
  4012e8:	add	x16, x16, #0x70
  4012ec:	br	x17

00000000004012f0 <msgctl@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4012f4:	ldr	x17, [x16, #120]
  4012f8:	add	x16, x16, #0x78
  4012fc:	br	x17

0000000000401300 <malloc@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401304:	ldr	x17, [x16, #128]
  401308:	add	x16, x16, #0x80
  40130c:	br	x17

0000000000401310 <__strtol_internal@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401314:	ldr	x17, [x16, #136]
  401318:	add	x16, x16, #0x88
  40131c:	br	x17

0000000000401320 <strncmp@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401324:	ldr	x17, [x16, #144]
  401328:	add	x16, x16, #0x90
  40132c:	br	x17

0000000000401330 <bindtextdomain@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401334:	ldr	x17, [x16, #152]
  401338:	add	x16, x16, #0x98
  40133c:	br	x17

0000000000401340 <__libc_start_main@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401344:	ldr	x17, [x16, #160]
  401348:	add	x16, x16, #0xa0
  40134c:	br	x17

0000000000401350 <fgetc@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401354:	ldr	x17, [x16, #168]
  401358:	add	x16, x16, #0xa8
  40135c:	br	x17

0000000000401360 <__strtoul_internal@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401364:	ldr	x17, [x16, #176]
  401368:	add	x16, x16, #0xb0
  40136c:	br	x17

0000000000401370 <strdup@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401374:	ldr	x17, [x16, #184]
  401378:	add	x16, x16, #0xb8
  40137c:	br	x17

0000000000401380 <close@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401384:	ldr	x17, [x16, #192]
  401388:	add	x16, x16, #0xc0
  40138c:	br	x17

0000000000401390 <__gmon_start__@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401394:	ldr	x17, [x16, #200]
  401398:	add	x16, x16, #0xc8
  40139c:	br	x17

00000000004013a0 <abort@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013a4:	ldr	x17, [x16, #208]
  4013a8:	add	x16, x16, #0xd0
  4013ac:	br	x17

00000000004013b0 <textdomain@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013b4:	ldr	x17, [x16, #216]
  4013b8:	add	x16, x16, #0xd8
  4013bc:	br	x17

00000000004013c0 <getopt_long@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013c4:	ldr	x17, [x16, #224]
  4013c8:	add	x16, x16, #0xe0
  4013cc:	br	x17

00000000004013d0 <msgget@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013d4:	ldr	x17, [x16, #232]
  4013d8:	add	x16, x16, #0xe8
  4013dc:	br	x17

00000000004013e0 <strcmp@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013e4:	ldr	x17, [x16, #240]
  4013e8:	add	x16, x16, #0xf0
  4013ec:	br	x17

00000000004013f0 <warn@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4013f4:	ldr	x17, [x16, #248]
  4013f8:	add	x16, x16, #0xf8
  4013fc:	br	x17

0000000000401400 <__ctype_b_loc@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401404:	ldr	x17, [x16, #256]
  401408:	add	x16, x16, #0x100
  40140c:	br	x17

0000000000401410 <shmctl@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401414:	ldr	x17, [x16, #264]
  401418:	add	x16, x16, #0x108
  40141c:	br	x17

0000000000401420 <strtol@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401424:	ldr	x17, [x16, #272]
  401428:	add	x16, x16, #0x110
  40142c:	br	x17

0000000000401430 <free@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401434:	ldr	x17, [x16, #280]
  401438:	add	x16, x16, #0x118
  40143c:	br	x17

0000000000401440 <shmget@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401444:	ldr	x17, [x16, #288]
  401448:	add	x16, x16, #0x120
  40144c:	br	x17

0000000000401450 <vasprintf@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401454:	ldr	x17, [x16, #296]
  401458:	add	x16, x16, #0x128
  40145c:	br	x17

0000000000401460 <strndup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401464:	ldr	x17, [x16, #304]
  401468:	add	x16, x16, #0x130
  40146c:	br	x17

0000000000401470 <strspn@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401474:	ldr	x17, [x16, #312]
  401478:	add	x16, x16, #0x138
  40147c:	br	x17

0000000000401480 <strchr@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401484:	ldr	x17, [x16, #320]
  401488:	add	x16, x16, #0x140
  40148c:	br	x17

0000000000401490 <fflush@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401494:	ldr	x17, [x16, #328]
  401498:	add	x16, x16, #0x148
  40149c:	br	x17

00000000004014a0 <warnx@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014a4:	ldr	x17, [x16, #336]
  4014a8:	add	x16, x16, #0x150
  4014ac:	br	x17

00000000004014b0 <dcgettext@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014b4:	ldr	x17, [x16, #344]
  4014b8:	add	x16, x16, #0x158
  4014bc:	br	x17

00000000004014c0 <errx@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014c4:	ldr	x17, [x16, #352]
  4014c8:	add	x16, x16, #0x160
  4014cc:	br	x17

00000000004014d0 <strcspn@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014d4:	ldr	x17, [x16, #360]
  4014d8:	add	x16, x16, #0x168
  4014dc:	br	x17

00000000004014e0 <printf@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014e4:	ldr	x17, [x16, #368]
  4014e8:	add	x16, x16, #0x170
  4014ec:	br	x17

00000000004014f0 <__errno_location@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  4014f4:	ldr	x17, [x16, #376]
  4014f8:	add	x16, x16, #0x178
  4014fc:	br	x17

0000000000401500 <fprintf@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401504:	ldr	x17, [x16, #384]
  401508:	add	x16, x16, #0x180
  40150c:	br	x17

0000000000401510 <err@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401514:	ldr	x17, [x16, #392]
  401518:	add	x16, x16, #0x188
  40151c:	br	x17

0000000000401520 <setlocale@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401524:	ldr	x17, [x16, #400]
  401528:	add	x16, x16, #0x190
  40152c:	br	x17

0000000000401530 <ferror@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14ad0>
  401534:	ldr	x17, [x16, #408]
  401538:	add	x16, x16, #0x198
  40153c:	br	x17

Disassembly of section .text:

0000000000401540 <.text>:
  401540:	stp	x29, x30, [sp, #-128]!
  401544:	cmp	w0, #0x1
  401548:	mov	x29, sp
  40154c:	stp	x21, x22, [sp, #32]
  401550:	b.eq	4016d0 <ferror@plt+0x1a0>  // b.none
  401554:	stp	x19, x20, [sp, #16]
  401558:	mov	x20, x1
  40155c:	mov	w19, w0
  401560:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401564:	mov	w0, #0x6                   	// #6
  401568:	add	x1, x1, #0x270
  40156c:	stp	x23, x24, [sp, #48]
  401570:	adrp	x21, 404000 <ferror@plt+0x2ad0>
  401574:	stp	x25, x26, [sp, #64]
  401578:	add	x21, x21, #0x1c0
  40157c:	adrp	x25, 404000 <ferror@plt+0x2ad0>
  401580:	stp	x27, x28, [sp, #80]
  401584:	bl	401520 <setlocale@plt>
  401588:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  40158c:	add	x1, x1, #0x1a8
  401590:	mov	x0, x21
  401594:	bl	401330 <bindtextdomain@plt>
  401598:	add	x25, x25, #0x1d0
  40159c:	mov	x0, x21
  4015a0:	bl	4013b0 <textdomain@plt>
  4015a4:	adrp	x0, 402000 <ferror@plt+0xad0>
  4015a8:	add	x0, x0, #0x340
  4015ac:	bl	403f50 <ferror@plt+0x2a20>
  4015b0:	ldr	x21, [x20, #8]
  4015b4:	mov	x1, x25
  4015b8:	mov	x0, x21
  4015bc:	bl	4013e0 <strcmp@plt>
  4015c0:	cbnz	w0, 401694 <ferror@plt+0x164>
  4015c4:	mov	w23, #0x0                   	// #0
  4015c8:	cmp	w19, #0x2
  4015cc:	b.le	401bc0 <ferror@plt+0x690>
  4015d0:	sub	w19, w19, #0x3
  4015d4:	add	x21, x20, #0x10
  4015d8:	add	x19, x19, #0x3
  4015dc:	adrp	x24, 404000 <ferror@plt+0x2ad0>
  4015e0:	mov	w22, #0x0                   	// #0
  4015e4:	add	x24, x24, #0x228
  4015e8:	add	x20, x20, x19, lsl #3
  4015ec:	b	401618 <ferror@plt+0xe8>
  4015f0:	mov	x1, x24
  4015f4:	mov	w2, #0x5                   	// #5
  4015f8:	mov	x0, #0x0                   	// #0
  4015fc:	bl	4014b0 <dcgettext@plt>
  401600:	ldr	x1, [x21]
  401604:	add	x21, x21, #0x8
  401608:	add	w22, w22, #0x1
  40160c:	bl	4014a0 <warnx@plt>
  401610:	cmp	x21, x20
  401614:	b.eq	401658 <ferror@plt+0x128>  // b.none
  401618:	ldr	x0, [x21]
  40161c:	add	x1, sp, #0x78
  401620:	mov	w2, #0xa                   	// #10
  401624:	bl	401220 <strtoul@plt>
  401628:	ldr	x1, [sp, #120]
  40162c:	ldrsb	w1, [x1]
  401630:	cbnz	w1, 4015f0 <ferror@plt+0xc0>
  401634:	mov	w2, w0
  401638:	add	x21, x21, #0x8
  40163c:	mov	w0, w23
  401640:	mov	w1, #0x0                   	// #0
  401644:	bl	401d50 <ferror@plt+0x820>
  401648:	cmp	w0, #0x0
  40164c:	cinc	w22, w22, ne  // ne = any
  401650:	cmp	x21, x20
  401654:	b.ne	401618 <ferror@plt+0xe8>  // b.any
  401658:	cbnz	w22, 4019c4 <ferror@plt+0x494>
  40165c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401660:	add	x1, x1, #0x238
  401664:	mov	w2, #0x5                   	// #5
  401668:	mov	x0, #0x0                   	// #0
  40166c:	bl	4014b0 <dcgettext@plt>
  401670:	bl	4014e0 <printf@plt>
  401674:	ldp	x19, x20, [sp, #16]
  401678:	ldp	x23, x24, [sp, #48]
  40167c:	ldp	x25, x26, [sp, #64]
  401680:	ldp	x27, x28, [sp, #80]
  401684:	mov	w0, w22
  401688:	ldp	x21, x22, [sp, #32]
  40168c:	ldp	x29, x30, [sp], #128
  401690:	ret
  401694:	adrp	x26, 404000 <ferror@plt+0x2ad0>
  401698:	add	x26, x26, #0x1d8
  40169c:	mov	x1, x26
  4016a0:	mov	x0, x21
  4016a4:	bl	4013e0 <strcmp@plt>
  4016a8:	cbz	w0, 4016d8 <ferror@plt+0x1a8>
  4016ac:	adrp	x28, 404000 <ferror@plt+0x2ad0>
  4016b0:	add	x0, x28, #0x1e0
  4016b4:	mov	x1, x0
  4016b8:	mov	x0, x21
  4016bc:	str	x1, [sp, #104]
  4016c0:	bl	4013e0 <strcmp@plt>
  4016c4:	cbnz	w0, 4016e0 <ferror@plt+0x1b0>
  4016c8:	mov	w23, #0x1                   	// #1
  4016cc:	b	4015c8 <ferror@plt+0x98>
  4016d0:	mov	w22, #0x0                   	// #0
  4016d4:	b	401684 <ferror@plt+0x154>
  4016d8:	mov	w23, #0x2                   	// #2
  4016dc:	b	4015c8 <ferror@plt+0x98>
  4016e0:	adrp	x23, 404000 <ferror@plt+0x2ad0>
  4016e4:	adrp	x22, 404000 <ferror@plt+0x2ad0>
  4016e8:	adrp	x27, 404000 <ferror@plt+0x2ad0>
  4016ec:	add	x23, x23, #0x610
  4016f0:	add	x22, x22, #0x580
  4016f4:	add	x27, x27, #0x148
  4016f8:	mov	w0, #0x3                   	// #3
  4016fc:	mov	w21, #0x0                   	// #0
  401700:	adrp	x24, 416000 <ferror@plt+0x14ad0>
  401704:	stp	wzr, w0, [sp, #96]
  401708:	mov	x3, x23
  40170c:	mov	x2, x22
  401710:	mov	x1, x20
  401714:	mov	w0, w19
  401718:	mov	x4, #0x0                   	// #0
  40171c:	bl	4013c0 <getopt_long@plt>
  401720:	cmn	w0, #0x1
  401724:	b.eq	401938 <ferror@plt+0x408>  // b.none
  401728:	cmp	w0, #0x61
  40172c:	b.eq	4018d4 <ferror@plt+0x3a4>  // b.none
  401730:	b.gt	401778 <ferror@plt+0x248>
  401734:	cmp	w0, #0x53
  401738:	b.eq	40188c <ferror@plt+0x35c>  // b.none
  40173c:	b.le	4017c8 <ferror@plt+0x298>
  401740:	cmp	w0, #0x56
  401744:	b.ne	401994 <ferror@plt+0x464>  // b.any
  401748:	mov	w2, #0x5                   	// #5
  40174c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401750:	mov	x0, #0x0                   	// #0
  401754:	add	x1, x1, #0x558
  401758:	bl	4014b0 <dcgettext@plt>
  40175c:	adrp	x1, 416000 <ferror@plt+0x14ad0>
  401760:	adrp	x2, 404000 <ferror@plt+0x2ad0>
  401764:	add	x2, x2, #0x568
  401768:	ldr	x1, [x1, #472]
  40176c:	bl	4014e0 <printf@plt>
  401770:	mov	w0, #0x0                   	// #0
  401774:	bl	401250 <exit@plt>
  401778:	cmp	w0, #0x71
  40177c:	b.eq	4018a8 <ferror@plt+0x378>  // b.none
  401780:	b.le	401814 <ferror@plt+0x2e4>
  401784:	cmp	w0, #0x73
  401788:	b.ne	4017fc <ferror@plt+0x2cc>  // b.any
  40178c:	ldr	x28, [x24, #448]
  401790:	mov	w2, #0x5                   	// #5
  401794:	mov	x1, x27
  401798:	mov	x0, #0x0                   	// #0
  40179c:	bl	4014b0 <dcgettext@plt>
  4017a0:	mov	x1, x0
  4017a4:	mov	x0, x28
  4017a8:	bl	402e40 <ferror@plt+0x1910>
  4017ac:	mov	w2, w0
  4017b0:	mov	w1, #0x0                   	// #0
  4017b4:	mov	w0, #0x1                   	// #1
  4017b8:	bl	401d50 <ferror@plt+0x820>
  4017bc:	cmp	w0, #0x0
  4017c0:	cinc	w21, w21, ne  // ne = any
  4017c4:	b	401708 <ferror@plt+0x1d8>
  4017c8:	cmp	w0, #0x4d
  4017cc:	b.ne	401850 <ferror@plt+0x320>  // b.any
  4017d0:	ldr	x1, [x24, #448]
  4017d4:	mov	w0, #0x0                   	// #0
  4017d8:	bl	402178 <ferror@plt+0xc48>
  4017dc:	mov	w2, w0
  4017e0:	tbnz	w0, #31, 401884 <ferror@plt+0x354>
  4017e4:	mov	w1, #0x1                   	// #1
  4017e8:	mov	w0, #0x0                   	// #0
  4017ec:	bl	401d50 <ferror@plt+0x820>
  4017f0:	cmp	w0, #0x0
  4017f4:	cinc	w21, w21, ne  // ne = any
  4017f8:	b	401708 <ferror@plt+0x1d8>
  4017fc:	cmp	w0, #0x76
  401800:	b.ne	401994 <ferror@plt+0x464>  // b.any
  401804:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401808:	mov	w1, #0x1                   	// #1
  40180c:	str	w1, [x0, #484]
  401810:	b	401708 <ferror@plt+0x1d8>
  401814:	cmp	w0, #0x68
  401818:	b.eq	4019cc <ferror@plt+0x49c>  // b.none
  40181c:	cmp	w0, #0x6d
  401820:	b.ne	401994 <ferror@plt+0x464>  // b.any
  401824:	ldr	x28, [x24, #448]
  401828:	mov	w2, #0x5                   	// #5
  40182c:	mov	x1, x27
  401830:	mov	x0, #0x0                   	// #0
  401834:	bl	4014b0 <dcgettext@plt>
  401838:	mov	x1, x0
  40183c:	mov	x0, x28
  401840:	bl	402e40 <ferror@plt+0x1910>
  401844:	mov	w1, #0x0                   	// #0
  401848:	mov	w2, w0
  40184c:	b	4017e8 <ferror@plt+0x2b8>
  401850:	cmp	w0, #0x51
  401854:	b.ne	401994 <ferror@plt+0x464>  // b.any
  401858:	ldr	x1, [x24, #448]
  40185c:	mov	w0, #0x2                   	// #2
  401860:	bl	402178 <ferror@plt+0xc48>
  401864:	mov	w2, w0
  401868:	tbnz	w0, #31, 401884 <ferror@plt+0x354>
  40186c:	mov	w1, #0x1                   	// #1
  401870:	mov	w0, #0x2                   	// #2
  401874:	bl	401d50 <ferror@plt+0x820>
  401878:	cmp	w0, #0x0
  40187c:	cinc	w21, w21, ne  // ne = any
  401880:	b	401708 <ferror@plt+0x1d8>
  401884:	add	w21, w21, #0x1
  401888:	b	401708 <ferror@plt+0x1d8>
  40188c:	ldr	x1, [x24, #448]
  401890:	mov	w0, #0x1                   	// #1
  401894:	bl	402178 <ferror@plt+0xc48>
  401898:	mov	w2, w0
  40189c:	tbnz	w0, #31, 401884 <ferror@plt+0x354>
  4018a0:	mov	w1, #0x1                   	// #1
  4018a4:	b	4017b4 <ferror@plt+0x284>
  4018a8:	ldr	x28, [x24, #448]
  4018ac:	mov	w2, #0x5                   	// #5
  4018b0:	mov	x1, x27
  4018b4:	mov	x0, #0x0                   	// #0
  4018b8:	bl	4014b0 <dcgettext@plt>
  4018bc:	mov	x1, x0
  4018c0:	mov	x0, x28
  4018c4:	bl	402e40 <ferror@plt+0x1910>
  4018c8:	mov	w1, #0x0                   	// #0
  4018cc:	mov	w2, w0
  4018d0:	b	401870 <ferror@plt+0x340>
  4018d4:	ldr	x28, [x24, #448]
  4018d8:	cbz	x28, 401924 <ferror@plt+0x3f4>
  4018dc:	mov	x1, x25
  4018e0:	mov	x0, x28
  4018e4:	bl	4013e0 <strcmp@plt>
  4018e8:	cbz	w0, 401918 <ferror@plt+0x3e8>
  4018ec:	mov	x1, x26
  4018f0:	mov	x0, x28
  4018f4:	bl	4013e0 <strcmp@plt>
  4018f8:	cbz	w0, 40196c <ferror@plt+0x43c>
  4018fc:	ldr	x1, [sp, #104]
  401900:	mov	x0, x28
  401904:	bl	4013e0 <strcmp@plt>
  401908:	cbnz	w0, 401c14 <ferror@plt+0x6e4>
  40190c:	mov	w0, #0x1                   	// #1
  401910:	stp	w0, w0, [sp, #96]
  401914:	b	401708 <ferror@plt+0x1d8>
  401918:	mov	w0, #0x1                   	// #1
  40191c:	stp	w0, wzr, [sp, #96]
  401920:	b	401708 <ferror@plt+0x1d8>
  401924:	mov	w0, #0x3                   	// #3
  401928:	str	w0, [sp, #100]
  40192c:	mov	w0, #0x1                   	// #1
  401930:	str	w0, [sp, #96]
  401934:	b	401708 <ferror@plt+0x1d8>
  401938:	ldr	w0, [sp, #96]
  40193c:	cbnz	w0, 401980 <ferror@plt+0x450>
  401940:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  401944:	ldr	w0, [x22, #456]
  401948:	cmp	w0, w19
  40194c:	b.lt	401bf0 <ferror@plt+0x6c0>  // b.tstop
  401950:	cmp	w21, #0x0
  401954:	cset	w22, ne  // ne = any
  401958:	ldp	x19, x20, [sp, #16]
  40195c:	ldp	x23, x24, [sp, #48]
  401960:	ldp	x25, x26, [sp, #64]
  401964:	ldp	x27, x28, [sp, #80]
  401968:	b	401684 <ferror@plt+0x154>
  40196c:	mov	w0, #0x2                   	// #2
  401970:	str	w0, [sp, #100]
  401974:	mov	w0, #0x1                   	// #1
  401978:	str	w0, [sp, #96]
  40197c:	b	401708 <ferror@plt+0x1d8>
  401980:	ldr	w0, [sp, #100]
  401984:	bl	401fc0 <ferror@plt+0xa90>
  401988:	cmp	w0, #0x0
  40198c:	cinc	w21, w21, ne  // ne = any
  401990:	b	401940 <ferror@plt+0x410>
  401994:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401998:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  40199c:	add	x1, x1, #0x200
  4019a0:	mov	w2, #0x5                   	// #5
  4019a4:	ldr	x19, [x0, #440]
  4019a8:	mov	x0, #0x0                   	// #0
  4019ac:	bl	4014b0 <dcgettext@plt>
  4019b0:	mov	x1, x0
  4019b4:	adrp	x2, 416000 <ferror@plt+0x14ad0>
  4019b8:	mov	x0, x19
  4019bc:	ldr	x2, [x2, #472]
  4019c0:	bl	401500 <fprintf@plt>
  4019c4:	mov	w0, #0x1                   	// #1
  4019c8:	bl	401250 <exit@plt>
  4019cc:	adrp	x3, 416000 <ferror@plt+0x14ad0>
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4019d8:	mov	x0, #0x0                   	// #0
  4019dc:	ldr	x19, [x3, #464]
  4019e0:	add	x1, x1, #0x268
  4019e4:	bl	4014b0 <dcgettext@plt>
  4019e8:	mov	x1, x19
  4019ec:	bl	401240 <fputs@plt>
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4019f8:	mov	x0, #0x0                   	// #0
  4019fc:	add	x1, x1, #0x278
  401a00:	bl	4014b0 <dcgettext@plt>
  401a04:	mov	x1, x0
  401a08:	adrp	x2, 416000 <ferror@plt+0x14ad0>
  401a0c:	mov	x0, x19
  401a10:	ldr	x2, [x2, #472]
  401a14:	bl	401500 <fprintf@plt>
  401a18:	mov	x1, x19
  401a1c:	mov	w0, #0xa                   	// #10
  401a20:	bl	4012b0 <fputc@plt>
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401a2c:	mov	x0, #0x0                   	// #0
  401a30:	add	x1, x1, #0x2a8
  401a34:	bl	4014b0 <dcgettext@plt>
  401a38:	mov	x1, x19
  401a3c:	bl	401240 <fputs@plt>
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401a48:	mov	x0, #0x0                   	// #0
  401a4c:	add	x1, x1, #0x2c8
  401a50:	bl	4014b0 <dcgettext@plt>
  401a54:	mov	x1, x19
  401a58:	bl	401240 <fputs@plt>
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401a64:	mov	x0, #0x0                   	// #0
  401a68:	add	x1, x1, #0x2d8
  401a6c:	bl	4014b0 <dcgettext@plt>
  401a70:	mov	x1, x19
  401a74:	bl	401240 <fputs@plt>
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401a80:	mov	x0, #0x0                   	// #0
  401a84:	add	x1, x1, #0x318
  401a88:	bl	4014b0 <dcgettext@plt>
  401a8c:	mov	x1, x19
  401a90:	bl	401240 <fputs@plt>
  401a94:	mov	w2, #0x5                   	// #5
  401a98:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401a9c:	mov	x0, #0x0                   	// #0
  401aa0:	add	x1, x1, #0x360
  401aa4:	bl	4014b0 <dcgettext@plt>
  401aa8:	mov	x1, x19
  401aac:	bl	401240 <fputs@plt>
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	add	x1, x1, #0x398
  401ac0:	bl	4014b0 <dcgettext@plt>
  401ac4:	mov	x1, x19
  401ac8:	bl	401240 <fputs@plt>
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	add	x1, x1, #0x3d8
  401adc:	bl	4014b0 <dcgettext@plt>
  401ae0:	mov	x1, x19
  401ae4:	bl	401240 <fputs@plt>
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401af0:	mov	x0, #0x0                   	// #0
  401af4:	add	x1, x1, #0x410
  401af8:	bl	4014b0 <dcgettext@plt>
  401afc:	mov	x1, x19
  401b00:	bl	401240 <fputs@plt>
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401b0c:	mov	x0, #0x0                   	// #0
  401b10:	add	x1, x1, #0x448
  401b14:	bl	4014b0 <dcgettext@plt>
  401b18:	mov	x1, x19
  401b1c:	bl	401240 <fputs@plt>
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401b28:	mov	x0, #0x0                   	// #0
  401b2c:	add	x1, x1, #0x490
  401b30:	bl	4014b0 <dcgettext@plt>
  401b34:	mov	x1, x19
  401b38:	bl	401240 <fputs@plt>
  401b3c:	mov	x1, x19
  401b40:	mov	w0, #0xa                   	// #10
  401b44:	bl	4012b0 <fputc@plt>
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401b50:	mov	x0, #0x0                   	// #0
  401b54:	add	x1, x1, #0x4c8
  401b58:	bl	4014b0 <dcgettext@plt>
  401b5c:	mov	x19, x0
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401b68:	mov	x0, #0x0                   	// #0
  401b6c:	add	x1, x1, #0x4e0
  401b70:	bl	4014b0 <dcgettext@plt>
  401b74:	mov	x4, x0
  401b78:	adrp	x3, 404000 <ferror@plt+0x2ad0>
  401b7c:	add	x3, x3, #0x4f0
  401b80:	mov	x2, x19
  401b84:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401b88:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  401b8c:	add	x1, x1, #0x500
  401b90:	add	x0, x0, #0x510
  401b94:	bl	4014e0 <printf@plt>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	add	x1, x1, #0x528
  401ba8:	bl	4014b0 <dcgettext@plt>
  401bac:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401bb0:	add	x1, x1, #0x548
  401bb4:	bl	4014e0 <printf@plt>
  401bb8:	mov	w0, #0x0                   	// #0
  401bbc:	bl	401250 <exit@plt>
  401bc0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401bc4:	add	x1, x1, #0x1e8
  401bc8:	mov	w2, #0x5                   	// #5
  401bcc:	mov	x0, #0x0                   	// #0
  401bd0:	bl	4014b0 <dcgettext@plt>
  401bd4:	bl	4014a0 <warnx@plt>
  401bd8:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401bdc:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	add	x1, x1, #0x200
  401be8:	ldr	x19, [x0, #440]
  401bec:	b	4019a8 <ferror@plt+0x478>
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401bf8:	mov	x0, #0x0                   	// #0
  401bfc:	add	x1, x1, #0x250
  401c00:	bl	4014b0 <dcgettext@plt>
  401c04:	ldrsw	x1, [x22, #456]
  401c08:	ldr	x1, [x20, x1, lsl #3]
  401c0c:	bl	4014a0 <warnx@plt>
  401c10:	b	401bd8 <ferror@plt+0x6a8>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	add	x1, x1, #0x250
  401c24:	bl	4014b0 <dcgettext@plt>
  401c28:	adrp	x1, 416000 <ferror@plt+0x14ad0>
  401c2c:	add	x1, x1, #0x1c0
  401c30:	ldr	x2, [x1]
  401c34:	mov	x1, x0
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	bl	4014c0 <errx@plt>
  401c40:	mov	x29, #0x0                   	// #0
  401c44:	mov	x30, #0x0                   	// #0
  401c48:	mov	x5, x0
  401c4c:	ldr	x1, [sp]
  401c50:	add	x2, sp, #0x8
  401c54:	mov	x6, sp
  401c58:	movz	x0, #0x0, lsl #48
  401c5c:	movk	x0, #0x0, lsl #32
  401c60:	movk	x0, #0x40, lsl #16
  401c64:	movk	x0, #0x1540
  401c68:	movz	x3, #0x0, lsl #48
  401c6c:	movk	x3, #0x0, lsl #32
  401c70:	movk	x3, #0x40, lsl #16
  401c74:	movk	x3, #0x3ec8
  401c78:	movz	x4, #0x0, lsl #48
  401c7c:	movk	x4, #0x0, lsl #32
  401c80:	movk	x4, #0x40, lsl #16
  401c84:	movk	x4, #0x3f48
  401c88:	bl	401340 <__libc_start_main@plt>
  401c8c:	bl	4013a0 <abort@plt>
  401c90:	adrp	x0, 415000 <ferror@plt+0x13ad0>
  401c94:	ldr	x0, [x0, #4064]
  401c98:	cbz	x0, 401ca0 <ferror@plt+0x770>
  401c9c:	b	401390 <__gmon_start__@plt>
  401ca0:	ret
  401ca4:	nop
  401ca8:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401cac:	add	x0, x0, #0x1b8
  401cb0:	adrp	x1, 416000 <ferror@plt+0x14ad0>
  401cb4:	add	x1, x1, #0x1b8
  401cb8:	cmp	x1, x0
  401cbc:	b.eq	401cd4 <ferror@plt+0x7a4>  // b.none
  401cc0:	adrp	x1, 403000 <ferror@plt+0x1ad0>
  401cc4:	ldr	x1, [x1, #3960]
  401cc8:	cbz	x1, 401cd4 <ferror@plt+0x7a4>
  401ccc:	mov	x16, x1
  401cd0:	br	x16
  401cd4:	ret
  401cd8:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401cdc:	add	x0, x0, #0x1b8
  401ce0:	adrp	x1, 416000 <ferror@plt+0x14ad0>
  401ce4:	add	x1, x1, #0x1b8
  401ce8:	sub	x1, x1, x0
  401cec:	lsr	x2, x1, #63
  401cf0:	add	x1, x2, x1, asr #3
  401cf4:	cmp	xzr, x1, asr #1
  401cf8:	asr	x1, x1, #1
  401cfc:	b.eq	401d14 <ferror@plt+0x7e4>  // b.none
  401d00:	adrp	x2, 403000 <ferror@plt+0x1ad0>
  401d04:	ldr	x2, [x2, #3968]
  401d08:	cbz	x2, 401d14 <ferror@plt+0x7e4>
  401d0c:	mov	x16, x2
  401d10:	br	x16
  401d14:	ret
  401d18:	stp	x29, x30, [sp, #-32]!
  401d1c:	mov	x29, sp
  401d20:	str	x19, [sp, #16]
  401d24:	adrp	x19, 416000 <ferror@plt+0x14ad0>
  401d28:	ldrb	w0, [x19, #480]
  401d2c:	cbnz	w0, 401d3c <ferror@plt+0x80c>
  401d30:	bl	401ca8 <ferror@plt+0x778>
  401d34:	mov	w0, #0x1                   	// #1
  401d38:	strb	w0, [x19, #480]
  401d3c:	ldr	x19, [sp, #16]
  401d40:	ldp	x29, x30, [sp], #32
  401d44:	ret
  401d48:	b	401cd8 <ferror@plt+0x7a8>
  401d4c:	nop
  401d50:	stp	x29, x30, [sp, #-48]!
  401d54:	cmp	w0, #0x1
  401d58:	mov	x29, sp
  401d5c:	stp	x19, x20, [sp, #16]
  401d60:	mov	w20, w1
  401d64:	mov	w19, w2
  401d68:	b.eq	401d8c <ferror@plt+0x85c>  // b.none
  401d6c:	cmp	w0, #0x2
  401d70:	b.eq	401e7c <ferror@plt+0x94c>  // b.none
  401d74:	cbz	w0, 401e58 <ferror@plt+0x928>
  401d78:	adrp	x1, 403000 <ferror@plt+0x1ad0>
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	add	x1, x1, #0xff0
  401d84:	str	x21, [sp, #32]
  401d88:	bl	4014c0 <errx@plt>
  401d8c:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401d90:	str	x21, [sp, #32]
  401d94:	mov	x21, #0x0                   	// #0
  401d98:	ldr	w0, [x0, #484]
  401d9c:	cbnz	w0, 401edc <ferror@plt+0x9ac>
  401da0:	mov	x3, x21
  401da4:	mov	w2, #0x0                   	// #0
  401da8:	mov	w0, w19
  401dac:	mov	w1, #0x0                   	// #0
  401db0:	bl	401280 <semctl@plt>
  401db4:	mov	w2, w0
  401db8:	ldr	x21, [sp, #32]
  401dbc:	mov	w0, #0x0                   	// #0
  401dc0:	tbnz	w2, #31, 401dd0 <ferror@plt+0x8a0>
  401dc4:	ldp	x19, x20, [sp, #16]
  401dc8:	ldp	x29, x30, [sp], #48
  401dcc:	ret
  401dd0:	bl	4014f0 <__errno_location@plt>
  401dd4:	ldr	w0, [x0]
  401dd8:	cmp	w0, #0x16
  401ddc:	b.eq	401ebc <ferror@plt+0x98c>  // b.none
  401de0:	b.gt	401e30 <ferror@plt+0x900>
  401de4:	cmp	w0, #0x1
  401de8:	b.eq	401df4 <ferror@plt+0x8c4>  // b.none
  401dec:	cmp	w0, #0xd
  401df0:	b.ne	401f74 <ferror@plt+0xa44>  // b.any
  401df4:	cbz	w20, 401f58 <ferror@plt+0xa28>
  401df8:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401dfc:	add	x1, x1, #0x8
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	bl	4014b0 <dcgettext@plt>
  401e0c:	mov	x1, x0
  401e10:	mov	w2, w19
  401e14:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  401e18:	add	x0, x0, #0xc0
  401e1c:	bl	4014a0 <warnx@plt>
  401e20:	mov	w0, #0x1                   	// #1
  401e24:	ldp	x19, x20, [sp, #16]
  401e28:	ldp	x29, x30, [sp], #48
  401e2c:	ret
  401e30:	cmp	w0, #0x2b
  401e34:	b.ne	401f74 <ferror@plt+0xa44>  // b.any
  401e38:	cbz	w20, 401ea0 <ferror@plt+0x970>
  401e3c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401e40:	add	x1, x1, #0x68
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, #0x0                   	// #0
  401e4c:	bl	4014b0 <dcgettext@plt>
  401e50:	mov	x1, x0
  401e54:	b	401e10 <ferror@plt+0x8e0>
  401e58:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401e5c:	ldr	w0, [x0, #484]
  401e60:	cbnz	w0, 401f1c <ferror@plt+0x9ec>
  401e64:	mov	x2, #0x0                   	// #0
  401e68:	mov	w0, w19
  401e6c:	mov	w1, #0x0                   	// #0
  401e70:	bl	401410 <shmctl@plt>
  401e74:	mov	w2, w0
  401e78:	b	401dbc <ferror@plt+0x88c>
  401e7c:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  401e80:	ldr	w0, [x0, #484]
  401e84:	cbnz	w0, 401efc <ferror@plt+0x9cc>
  401e88:	mov	x2, #0x0                   	// #0
  401e8c:	mov	w0, w19
  401e90:	mov	w1, #0x0                   	// #0
  401e94:	bl	4012f0 <msgctl@plt>
  401e98:	mov	w2, w0
  401e9c:	b	401dbc <ferror@plt+0x88c>
  401ea0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401ea4:	add	x1, x1, #0x80
  401ea8:	mov	w2, #0x5                   	// #5
  401eac:	mov	x0, #0x0                   	// #0
  401eb0:	bl	4014b0 <dcgettext@plt>
  401eb4:	mov	x1, x0
  401eb8:	b	401e10 <ferror@plt+0x8e0>
  401ebc:	cbz	w20, 401f3c <ferror@plt+0xa0c>
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401ec4:	add	x1, x1, #0x48
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, #0x0                   	// #0
  401ed0:	bl	4014b0 <dcgettext@plt>
  401ed4:	mov	x1, x0
  401ed8:	b	401e10 <ferror@plt+0x8e0>
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	adrp	x1, 403000 <ferror@plt+0x1ad0>
  401ee4:	mov	x0, #0x0                   	// #0
  401ee8:	add	x1, x1, #0xfd0
  401eec:	bl	4014b0 <dcgettext@plt>
  401ef0:	mov	w1, w19
  401ef4:	bl	4014e0 <printf@plt>
  401ef8:	b	401da0 <ferror@plt+0x870>
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	adrp	x1, 403000 <ferror@plt+0x1ad0>
  401f04:	mov	x0, #0x0                   	// #0
  401f08:	add	x1, x1, #0xfb0
  401f0c:	bl	4014b0 <dcgettext@plt>
  401f10:	mov	w1, w19
  401f14:	bl	4014e0 <printf@plt>
  401f18:	b	401e88 <ferror@plt+0x958>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 403000 <ferror@plt+0x1ad0>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0xf88
  401f2c:	bl	4014b0 <dcgettext@plt>
  401f30:	mov	w1, w19
  401f34:	bl	4014e0 <printf@plt>
  401f38:	b	401e64 <ferror@plt+0x934>
  401f3c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401f40:	add	x1, x1, #0x58
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	4014b0 <dcgettext@plt>
  401f50:	mov	x1, x0
  401f54:	b	401e10 <ferror@plt+0x8e0>
  401f58:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401f5c:	add	x1, x1, #0x28
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	bl	4014b0 <dcgettext@plt>
  401f6c:	mov	x1, x0
  401f70:	b	401e10 <ferror@plt+0x8e0>
  401f74:	str	x21, [sp, #32]
  401f78:	cbz	w20, 401fa4 <ferror@plt+0xa74>
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401f84:	mov	x0, #0x0                   	// #0
  401f88:	add	x1, x1, #0x98
  401f8c:	bl	4014b0 <dcgettext@plt>
  401f90:	mov	x2, x0
  401f94:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	add	x1, x1, #0xb8
  401fa0:	bl	401510 <err@plt>
  401fa4:	mov	w2, #0x5                   	// #5
  401fa8:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  401fac:	mov	x0, #0x0                   	// #0
  401fb0:	add	x1, x1, #0xa8
  401fb4:	bl	4014b0 <dcgettext@plt>
  401fb8:	mov	x2, x0
  401fbc:	b	401f94 <ferror@plt+0xa64>
  401fc0:	stp	x29, x30, [sp, #-448]!
  401fc4:	cmp	w0, #0x0
  401fc8:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  401fcc:	mov	x29, sp
  401fd0:	stp	x19, x20, [sp, #16]
  401fd4:	mov	w20, #0x0                   	// #0
  401fd8:	stp	x21, x22, [sp, #32]
  401fdc:	mov	w21, w0
  401fe0:	b.eq	402010 <ferror@plt+0xae0>  // b.none
  401fe4:	and	w19, w21, #0xfffffffd
  401fe8:	cmp	w19, #0x1
  401fec:	b.eq	402068 <ferror@plt+0xb38>  // b.none
  401ff0:	sub	w21, w21, #0x2
  401ff4:	cmp	w21, #0x1
  401ff8:	b.ls	4020c4 <ferror@plt+0xb94>  // b.plast
  401ffc:	mov	w0, w20
  402000:	ldp	x19, x20, [sp, #16]
  402004:	ldp	x21, x22, [sp, #32]
  402008:	ldp	x29, x30, [sp], #448
  40200c:	ret
  402010:	add	x2, sp, #0xd8
  402014:	mov	w1, #0xe                   	// #14
  402018:	mov	w0, #0x0                   	// #0
  40201c:	bl	401410 <shmctl@plt>
  402020:	tbnz	w0, #31, 402118 <ferror@plt+0xbe8>
  402024:	add	w22, w0, #0x1
  402028:	mov	w19, #0x0                   	// #0
  40202c:	nop
  402030:	add	x2, sp, #0xd8
  402034:	mov	w0, w19
  402038:	mov	w1, #0xd                   	// #13
  40203c:	bl	401410 <shmctl@plt>
  402040:	mov	w2, w0
  402044:	tbnz	w0, #31, 402058 <ferror@plt+0xb28>
  402048:	mov	w1, #0x0                   	// #0
  40204c:	mov	w0, #0x0                   	// #0
  402050:	bl	401d50 <ferror@plt+0x820>
  402054:	orr	w20, w20, w0
  402058:	add	w19, w19, #0x1
  40205c:	cmp	w22, w19
  402060:	b.ne	402030 <ferror@plt+0xb00>  // b.any
  402064:	b	401fe4 <ferror@plt+0xab4>
  402068:	add	x3, sp, #0x58
  40206c:	mov	w2, #0x13                  	// #19
  402070:	mov	w1, #0x0                   	// #0
  402074:	mov	w0, #0x0                   	// #0
  402078:	bl	401280 <semctl@plt>
  40207c:	tbnz	w0, #31, 402138 <ferror@plt+0xc08>
  402080:	add	w22, w0, #0x1
  402084:	mov	w19, #0x0                   	// #0
  402088:	mov	w2, #0x12                  	// #18
  40208c:	add	x3, sp, #0x80
  402090:	mov	w0, w19
  402094:	mov	w1, #0x0                   	// #0
  402098:	bl	401280 <semctl@plt>
  40209c:	mov	w2, w0
  4020a0:	tbnz	w0, #31, 4020b4 <ferror@plt+0xb84>
  4020a4:	mov	w1, #0x0                   	// #0
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	bl	401d50 <ferror@plt+0x820>
  4020b0:	orr	w20, w20, w0
  4020b4:	add	w19, w19, #0x1
  4020b8:	cmp	w19, w22
  4020bc:	b.ne	402088 <ferror@plt+0xb58>  // b.any
  4020c0:	b	401ff0 <ferror@plt+0xac0>
  4020c4:	add	x2, sp, #0x38
  4020c8:	mov	w1, #0xc                   	// #12
  4020cc:	mov	w0, #0x0                   	// #0
  4020d0:	bl	4012f0 <msgctl@plt>
  4020d4:	tbnz	w0, #31, 402158 <ferror@plt+0xc28>
  4020d8:	add	w21, w0, #0x1
  4020dc:	mov	w19, #0x0                   	// #0
  4020e0:	add	x2, sp, #0x148
  4020e4:	mov	w0, w19
  4020e8:	mov	w1, #0xb                   	// #11
  4020ec:	bl	4012f0 <msgctl@plt>
  4020f0:	mov	w2, w0
  4020f4:	tbnz	w0, #31, 402108 <ferror@plt+0xbd8>
  4020f8:	mov	w1, #0x0                   	// #0
  4020fc:	mov	w0, #0x2                   	// #2
  402100:	bl	401d50 <ferror@plt+0x820>
  402104:	orr	w20, w20, w0
  402108:	add	w19, w19, #0x1
  40210c:	cmp	w19, w21
  402110:	b.ne	4020e0 <ferror@plt+0xbb0>  // b.any
  402114:	b	401ffc <ferror@plt+0xacc>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0xc8
  402128:	bl	4014b0 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	4014c0 <errx@plt>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402140:	mov	x0, #0x0                   	// #0
  402144:	add	x1, x1, #0xf0
  402148:	bl	4014b0 <dcgettext@plt>
  40214c:	mov	x1, x0
  402150:	mov	w0, w19
  402154:	bl	4014c0 <errx@plt>
  402158:	mov	w2, #0x5                   	// #5
  40215c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402160:	mov	x0, #0x0                   	// #0
  402164:	add	x1, x1, #0x118
  402168:	bl	4014b0 <dcgettext@plt>
  40216c:	mov	x1, x0
  402170:	mov	w0, #0x1                   	// #1
  402174:	bl	4014c0 <errx@plt>
  402178:	stp	x29, x30, [sp, #-64]!
  40217c:	mov	x29, sp
  402180:	stp	x19, x20, [sp, #16]
  402184:	mov	x19, x1
  402188:	str	x21, [sp, #32]
  40218c:	mov	w21, w0
  402190:	str	xzr, [sp, #56]
  402194:	bl	4014f0 <__errno_location@plt>
  402198:	mov	x20, x0
  40219c:	cbz	x19, 4021a8 <ferror@plt+0xc78>
  4021a0:	ldrsb	w0, [x19]
  4021a4:	cbnz	w0, 4021cc <ferror@plt+0xc9c>
  4021a8:	ldr	w0, [x20]
  4021ac:	cbnz	w0, 40223c <ferror@plt+0xd0c>
  4021b0:	adrp	x2, 404000 <ferror@plt+0x2ad0>
  4021b4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4021b8:	mov	x3, x19
  4021bc:	add	x2, x2, #0x148
  4021c0:	add	x1, x1, #0x168
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	4014c0 <errx@plt>
  4021cc:	str	wzr, [x20]
  4021d0:	add	x1, sp, #0x38
  4021d4:	mov	x0, x19
  4021d8:	mov	w2, #0x0                   	// #0
  4021dc:	bl	401220 <strtoul@plt>
  4021e0:	ldr	w1, [x20]
  4021e4:	cbnz	w1, 40223c <ferror@plt+0xd0c>
  4021e8:	ldr	x1, [sp, #56]
  4021ec:	cmp	x19, x1
  4021f0:	b.eq	4021b0 <ferror@plt+0xc80>  // b.none
  4021f4:	cbz	x1, 402200 <ferror@plt+0xcd0>
  4021f8:	ldrsb	w1, [x1]
  4021fc:	cbnz	w1, 4021b0 <ferror@plt+0xc80>
  402200:	cbz	w0, 40231c <ferror@plt+0xdec>
  402204:	cmp	w21, #0x1
  402208:	b.eq	4022a4 <ferror@plt+0xd74>  // b.none
  40220c:	cmp	w21, #0x2
  402210:	b.eq	402294 <ferror@plt+0xd64>  // b.none
  402214:	mov	w2, #0x0                   	// #0
  402218:	mov	x1, #0x0                   	// #0
  40221c:	bl	401440 <shmget@plt>
  402220:	mov	w21, w0
  402224:	tbnz	w21, #31, 402258 <ferror@plt+0xd28>
  402228:	mov	w0, w21
  40222c:	ldp	x19, x20, [sp, #16]
  402230:	ldr	x21, [sp, #32]
  402234:	ldp	x29, x30, [sp], #64
  402238:	ret
  40223c:	adrp	x2, 404000 <ferror@plt+0x2ad0>
  402240:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402244:	mov	x3, x19
  402248:	add	x2, x2, #0x148
  40224c:	add	x1, x1, #0x168
  402250:	mov	w0, #0x1                   	// #1
  402254:	bl	401510 <err@plt>
  402258:	ldr	w0, [x20]
  40225c:	cmp	w0, #0xd
  402260:	b.eq	402300 <ferror@plt+0xdd0>  // b.none
  402264:	cmp	w0, #0x2b
  402268:	b.eq	4022e4 <ferror@plt+0xdb4>  // b.none
  40226c:	cmp	w0, #0x2
  402270:	b.eq	4022b8 <ferror@plt+0xd88>  // b.none
  402274:	mov	w2, #0x5                   	// #5
  402278:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  40227c:	mov	x0, #0x0                   	// #0
  402280:	add	x1, x1, #0x98
  402284:	bl	4014b0 <dcgettext@plt>
  402288:	mov	x1, x0
  40228c:	mov	w0, #0x1                   	// #1
  402290:	bl	401510 <err@plt>
  402294:	mov	w1, #0x0                   	// #0
  402298:	bl	4013d0 <msgget@plt>
  40229c:	mov	w21, w0
  4022a0:	b	402224 <ferror@plt+0xcf4>
  4022a4:	mov	w2, #0x0                   	// #0
  4022a8:	mov	w1, #0x0                   	// #0
  4022ac:	bl	401290 <semget@plt>
  4022b0:	mov	w21, w0
  4022b4:	b	402224 <ferror@plt+0xcf4>
  4022b8:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4022bc:	add	x1, x1, #0x48
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	bl	4014b0 <dcgettext@plt>
  4022cc:	mov	x1, x0
  4022d0:	mov	x2, x19
  4022d4:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  4022d8:	add	x0, x0, #0x190
  4022dc:	bl	4014a0 <warnx@plt>
  4022e0:	b	402228 <ferror@plt+0xcf8>
  4022e4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4022e8:	add	x1, x1, #0x68
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, #0x0                   	// #0
  4022f4:	bl	4014b0 <dcgettext@plt>
  4022f8:	mov	x1, x0
  4022fc:	b	4022d0 <ferror@plt+0xda0>
  402300:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402304:	add	x1, x1, #0x8
  402308:	mov	w2, #0x5                   	// #5
  40230c:	mov	x0, #0x0                   	// #0
  402310:	bl	4014b0 <dcgettext@plt>
  402314:	mov	x1, x0
  402318:	b	4022d0 <ferror@plt+0xda0>
  40231c:	mov	w2, #0x5                   	// #5
  402320:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402324:	mov	x0, #0x0                   	// #0
  402328:	add	x1, x1, #0x178
  40232c:	bl	4014b0 <dcgettext@plt>
  402330:	mov	w21, #0xffffffff            	// #-1
  402334:	mov	x1, x19
  402338:	bl	4014a0 <warnx@plt>
  40233c:	b	402228 <ferror@plt+0xcf8>
  402340:	stp	x29, x30, [sp, #-32]!
  402344:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  402348:	mov	x29, sp
  40234c:	stp	x19, x20, [sp, #16]
  402350:	ldr	x20, [x0, #464]
  402354:	bl	4014f0 <__errno_location@plt>
  402358:	mov	x19, x0
  40235c:	mov	x0, x20
  402360:	str	wzr, [x19]
  402364:	bl	401530 <ferror@plt>
  402368:	cbz	w0, 402408 <ferror@plt+0xed8>
  40236c:	ldr	w0, [x19]
  402370:	cmp	w0, #0x9
  402374:	b.ne	4023b8 <ferror@plt+0xe88>  // b.any
  402378:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  40237c:	ldr	x20, [x0, #440]
  402380:	str	wzr, [x19]
  402384:	mov	x0, x20
  402388:	bl	401530 <ferror@plt>
  40238c:	cbnz	w0, 4023a0 <ferror@plt+0xe70>
  402390:	mov	x0, x20
  402394:	bl	401490 <fflush@plt>
  402398:	cbz	w0, 4023e8 <ferror@plt+0xeb8>
  40239c:	nop
  4023a0:	ldr	w0, [x19]
  4023a4:	cmp	w0, #0x9
  4023a8:	b.ne	4023e0 <ferror@plt+0xeb0>  // b.any
  4023ac:	ldp	x19, x20, [sp, #16]
  4023b0:	ldp	x29, x30, [sp], #32
  4023b4:	ret
  4023b8:	cmp	w0, #0x20
  4023bc:	b.eq	402378 <ferror@plt+0xe48>  // b.none
  4023c0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	add	x1, x1, #0x198
  4023cc:	cbz	w0, 402434 <ferror@plt+0xf04>
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	bl	4014b0 <dcgettext@plt>
  4023d8:	bl	4013f0 <warn@plt>
  4023dc:	nop
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	401210 <_exit@plt>
  4023e8:	mov	x0, x20
  4023ec:	bl	4012e0 <fileno@plt>
  4023f0:	tbnz	w0, #31, 4023a0 <ferror@plt+0xe70>
  4023f4:	bl	401260 <dup@plt>
  4023f8:	tbnz	w0, #31, 4023a0 <ferror@plt+0xe70>
  4023fc:	bl	401380 <close@plt>
  402400:	cbz	w0, 4023ac <ferror@plt+0xe7c>
  402404:	b	4023a0 <ferror@plt+0xe70>
  402408:	mov	x0, x20
  40240c:	bl	401490 <fflush@plt>
  402410:	cbnz	w0, 40236c <ferror@plt+0xe3c>
  402414:	mov	x0, x20
  402418:	bl	4012e0 <fileno@plt>
  40241c:	tbnz	w0, #31, 40236c <ferror@plt+0xe3c>
  402420:	bl	401260 <dup@plt>
  402424:	tbnz	w0, #31, 40236c <ferror@plt+0xe3c>
  402428:	bl	401380 <close@plt>
  40242c:	cbz	w0, 402378 <ferror@plt+0xe48>
  402430:	b	40236c <ferror@plt+0xe3c>
  402434:	mov	x0, #0x0                   	// #0
  402438:	bl	4014b0 <dcgettext@plt>
  40243c:	bl	4014a0 <warnx@plt>
  402440:	b	4023e0 <ferror@plt+0xeb0>
  402444:	nop
  402448:	str	xzr, [x1]
  40244c:	mov	x2, x0
  402450:	cbz	x0, 4024c8 <ferror@plt+0xf98>
  402454:	ldrsb	w3, [x0]
  402458:	cmp	w3, #0x2f
  40245c:	b.ne	4024b4 <ferror@plt+0xf84>  // b.any
  402460:	ldrsb	w3, [x2, #1]
  402464:	mov	x0, x2
  402468:	add	x2, x2, #0x1
  40246c:	cmp	w3, #0x2f
  402470:	b.eq	402460 <ferror@plt+0xf30>  // b.none
  402474:	mov	x3, #0x1                   	// #1
  402478:	str	x3, [x1]
  40247c:	ldrsb	w3, [x0, #1]
  402480:	cmp	w3, #0x2f
  402484:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402488:	b.eq	4024b0 <ferror@plt+0xf80>  // b.none
  40248c:	sub	x2, x2, #0x1
  402490:	mov	x3, #0x2                   	// #2
  402494:	nop
  402498:	str	x3, [x1]
  40249c:	ldrsb	w4, [x2, x3]
  4024a0:	add	x3, x3, #0x1
  4024a4:	cmp	w4, #0x2f
  4024a8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4024ac:	b.ne	402498 <ferror@plt+0xf68>  // b.any
  4024b0:	ret
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	cbz	w3, 4024b0 <ferror@plt+0xf80>
  4024bc:	mov	x0, x2
  4024c0:	add	x2, x2, #0x1
  4024c4:	b	402474 <ferror@plt+0xf44>
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	ret
  4024d0:	stp	x29, x30, [sp, #-48]!
  4024d4:	mov	x29, sp
  4024d8:	stp	x19, x20, [sp, #16]
  4024dc:	mov	x20, x0
  4024e0:	mov	w19, #0x0                   	// #0
  4024e4:	str	x21, [sp, #32]
  4024e8:	mov	x21, x1
  4024ec:	ldrsb	w1, [x0]
  4024f0:	mov	x0, #0x0                   	// #0
  4024f4:	cbz	w1, 40251c <ferror@plt+0xfec>
  4024f8:	cmp	w1, #0x5c
  4024fc:	b.eq	40252c <ferror@plt+0xffc>  // b.none
  402500:	mov	x0, x21
  402504:	bl	401480 <strchr@plt>
  402508:	cbnz	x0, 402558 <ferror@plt+0x1028>
  40250c:	add	w19, w19, #0x1
  402510:	sxtw	x0, w19
  402514:	ldrsb	w1, [x20, w19, sxtw]
  402518:	cbnz	w1, 4024f8 <ferror@plt+0xfc8>
  40251c:	ldp	x19, x20, [sp, #16]
  402520:	ldr	x21, [sp, #32]
  402524:	ldp	x29, x30, [sp], #48
  402528:	ret
  40252c:	add	w0, w19, #0x1
  402530:	ldrsb	w0, [x20, w0, sxtw]
  402534:	cbz	w0, 402558 <ferror@plt+0x1028>
  402538:	add	w19, w19, #0x2
  40253c:	sxtw	x0, w19
  402540:	ldrsb	w1, [x20, w19, sxtw]
  402544:	cbnz	w1, 4024f8 <ferror@plt+0xfc8>
  402548:	ldp	x19, x20, [sp, #16]
  40254c:	ldr	x21, [sp, #32]
  402550:	ldp	x29, x30, [sp], #48
  402554:	ret
  402558:	sxtw	x0, w19
  40255c:	ldp	x19, x20, [sp, #16]
  402560:	ldr	x21, [sp, #32]
  402564:	ldp	x29, x30, [sp], #48
  402568:	ret
  40256c:	nop
  402570:	stp	x29, x30, [sp, #-80]!
  402574:	mov	x29, sp
  402578:	stp	x19, x20, [sp, #16]
  40257c:	mov	x19, x0
  402580:	stp	x21, x22, [sp, #32]
  402584:	mov	x22, x1
  402588:	mov	w21, w2
  40258c:	str	x23, [sp, #48]
  402590:	adrp	x23, 416000 <ferror@plt+0x14ad0>
  402594:	str	xzr, [sp, #72]
  402598:	bl	4014f0 <__errno_location@plt>
  40259c:	str	wzr, [x0]
  4025a0:	cbz	x19, 4025b4 <ferror@plt+0x1084>
  4025a4:	mov	x20, x0
  4025a8:	ldrsb	w0, [x19]
  4025ac:	adrp	x23, 416000 <ferror@plt+0x14ad0>
  4025b0:	cbnz	w0, 4025cc <ferror@plt+0x109c>
  4025b4:	ldr	w0, [x23, #432]
  4025b8:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4025bc:	mov	x3, x19
  4025c0:	mov	x2, x22
  4025c4:	add	x1, x1, #0x168
  4025c8:	bl	4014c0 <errx@plt>
  4025cc:	add	x1, sp, #0x48
  4025d0:	mov	w2, w21
  4025d4:	mov	x0, x19
  4025d8:	mov	w3, #0x0                   	// #0
  4025dc:	bl	401360 <__strtoul_internal@plt>
  4025e0:	ldr	w1, [x20]
  4025e4:	cbnz	w1, 402614 <ferror@plt+0x10e4>
  4025e8:	ldr	x1, [sp, #72]
  4025ec:	cmp	x1, x19
  4025f0:	b.eq	4025b4 <ferror@plt+0x1084>  // b.none
  4025f4:	cbz	x1, 402600 <ferror@plt+0x10d0>
  4025f8:	ldrsb	w1, [x1]
  4025fc:	cbnz	w1, 4025b4 <ferror@plt+0x1084>
  402600:	ldp	x19, x20, [sp, #16]
  402604:	ldp	x21, x22, [sp, #32]
  402608:	ldr	x23, [sp, #48]
  40260c:	ldp	x29, x30, [sp], #80
  402610:	ret
  402614:	ldr	w0, [x23, #432]
  402618:	cmp	w1, #0x22
  40261c:	b.ne	4025b4 <ferror@plt+0x1084>  // b.any
  402620:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402624:	mov	x3, x19
  402628:	mov	x2, x22
  40262c:	add	x1, x1, #0x168
  402630:	bl	401510 <err@plt>
  402634:	nop
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	stp	x19, x20, [sp, #16]
  402644:	mov	x19, x1
  402648:	mov	x20, x0
  40264c:	bl	4014f0 <__errno_location@plt>
  402650:	mov	x4, x0
  402654:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  402658:	mov	w5, #0x22                  	// #34
  40265c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402660:	mov	x3, x20
  402664:	ldr	w0, [x0, #432]
  402668:	mov	x2, x19
  40266c:	str	w5, [x4]
  402670:	add	x1, x1, #0x168
  402674:	bl	401510 <err@plt>
  402678:	stp	x29, x30, [sp, #-32]!
  40267c:	mov	x29, sp
  402680:	stp	x19, x20, [sp, #16]
  402684:	mov	x20, x1
  402688:	mov	x19, x0
  40268c:	bl	402570 <ferror@plt+0x1040>
  402690:	mov	x1, #0xffffffff            	// #4294967295
  402694:	cmp	x0, x1
  402698:	b.hi	4026a8 <ferror@plt+0x1178>  // b.pmore
  40269c:	ldp	x19, x20, [sp, #16]
  4026a0:	ldp	x29, x30, [sp], #32
  4026a4:	ret
  4026a8:	mov	x1, x20
  4026ac:	mov	x0, x19
  4026b0:	bl	402638 <ferror@plt+0x1108>
  4026b4:	nop
  4026b8:	adrp	x1, 416000 <ferror@plt+0x14ad0>
  4026bc:	str	w0, [x1, #432]
  4026c0:	ret
  4026c4:	nop
  4026c8:	stp	x29, x30, [sp, #-128]!
  4026cc:	mov	x29, sp
  4026d0:	stp	x19, x20, [sp, #16]
  4026d4:	mov	x20, x0
  4026d8:	stp	x21, x22, [sp, #32]
  4026dc:	mov	x22, x1
  4026e0:	stp	x23, x24, [sp, #48]
  4026e4:	mov	x23, x2
  4026e8:	str	xzr, [x1]
  4026ec:	bl	4014f0 <__errno_location@plt>
  4026f0:	mov	x21, x0
  4026f4:	cbz	x20, 402988 <ferror@plt+0x1458>
  4026f8:	ldrsb	w19, [x20]
  4026fc:	cbz	w19, 402988 <ferror@plt+0x1458>
  402700:	bl	401400 <__ctype_b_loc@plt>
  402704:	mov	x24, x0
  402708:	mov	x2, x20
  40270c:	ldr	x0, [x0]
  402710:	b	402718 <ferror@plt+0x11e8>
  402714:	ldrsb	w19, [x2, #1]!
  402718:	ubfiz	x1, x19, #1, #8
  40271c:	ldrh	w1, [x0, x1]
  402720:	tbnz	w1, #13, 402714 <ferror@plt+0x11e4>
  402724:	cmp	w19, #0x2d
  402728:	b.eq	402988 <ferror@plt+0x1458>  // b.none
  40272c:	stp	x25, x26, [sp, #64]
  402730:	mov	x0, x20
  402734:	mov	w3, #0x0                   	// #0
  402738:	stp	x27, x28, [sp, #80]
  40273c:	add	x27, sp, #0x78
  402740:	mov	x1, x27
  402744:	str	wzr, [x21]
  402748:	mov	w2, #0x0                   	// #0
  40274c:	str	xzr, [sp, #120]
  402750:	bl	401360 <__strtoul_internal@plt>
  402754:	mov	x25, x0
  402758:	ldr	x28, [sp, #120]
  40275c:	ldr	w0, [x21]
  402760:	cmp	x28, x20
  402764:	b.eq	402978 <ferror@plt+0x1448>  // b.none
  402768:	cbnz	w0, 4029a8 <ferror@plt+0x1478>
  40276c:	cbz	x28, 402a1c <ferror@plt+0x14ec>
  402770:	ldrsb	w0, [x28]
  402774:	mov	w20, #0x0                   	// #0
  402778:	mov	x26, #0x0                   	// #0
  40277c:	cbz	w0, 402a1c <ferror@plt+0x14ec>
  402780:	ldrsb	w0, [x28, #1]
  402784:	cmp	w0, #0x69
  402788:	b.eq	402834 <ferror@plt+0x1304>  // b.none
  40278c:	and	w1, w0, #0xffffffdf
  402790:	cmp	w1, #0x42
  402794:	b.ne	402a0c <ferror@plt+0x14dc>  // b.any
  402798:	ldrsb	w0, [x28, #2]
  40279c:	cbz	w0, 402a54 <ferror@plt+0x1524>
  4027a0:	bl	4012d0 <localeconv@plt>
  4027a4:	cbz	x0, 402980 <ferror@plt+0x1450>
  4027a8:	ldr	x1, [x0]
  4027ac:	cbz	x1, 402980 <ferror@plt+0x1450>
  4027b0:	mov	x0, x1
  4027b4:	str	x1, [sp, #104]
  4027b8:	bl	401230 <strlen@plt>
  4027bc:	mov	x19, x0
  4027c0:	cbnz	x26, 402980 <ferror@plt+0x1450>
  4027c4:	ldrsb	w0, [x28]
  4027c8:	cbz	w0, 402980 <ferror@plt+0x1450>
  4027cc:	ldr	x1, [sp, #104]
  4027d0:	mov	x2, x19
  4027d4:	mov	x0, x1
  4027d8:	mov	x1, x28
  4027dc:	bl	401320 <strncmp@plt>
  4027e0:	cbnz	w0, 402980 <ferror@plt+0x1450>
  4027e4:	ldrsb	w4, [x28, x19]
  4027e8:	add	x1, x28, x19
  4027ec:	cmp	w4, #0x30
  4027f0:	b.ne	402a30 <ferror@plt+0x1500>  // b.any
  4027f4:	add	w0, w20, #0x1
  4027f8:	mov	x19, x1
  4027fc:	nop
  402800:	sub	w3, w19, w1
  402804:	ldrsb	w4, [x19, #1]!
  402808:	add	w20, w3, w0
  40280c:	cmp	w4, #0x30
  402810:	b.eq	402800 <ferror@plt+0x12d0>  // b.none
  402814:	ldr	x0, [x24]
  402818:	ldrh	w0, [x0, w4, sxtw #1]
  40281c:	tbnz	w0, #11, 4029bc <ferror@plt+0x148c>
  402820:	mov	x28, x19
  402824:	str	x19, [sp, #120]
  402828:	ldrsb	w0, [x28, #1]
  40282c:	cmp	w0, #0x69
  402830:	b.ne	40278c <ferror@plt+0x125c>  // b.any
  402834:	ldrsb	w0, [x28, #2]
  402838:	and	w0, w0, #0xffffffdf
  40283c:	cmp	w0, #0x42
  402840:	b.ne	4027a0 <ferror@plt+0x1270>  // b.any
  402844:	ldrsb	w0, [x28, #3]
  402848:	cbnz	w0, 4027a0 <ferror@plt+0x1270>
  40284c:	mov	x19, #0x400                 	// #1024
  402850:	ldrsb	w27, [x28]
  402854:	adrp	x24, 404000 <ferror@plt+0x2ad0>
  402858:	add	x24, x24, #0x770
  40285c:	mov	x0, x24
  402860:	mov	w1, w27
  402864:	bl	401480 <strchr@plt>
  402868:	cbz	x0, 402a5c <ferror@plt+0x152c>
  40286c:	sub	x1, x0, x24
  402870:	add	w1, w1, #0x1
  402874:	cbz	w1, 402a78 <ferror@plt+0x1548>
  402878:	sxtw	x2, w19
  40287c:	umulh	x0, x25, x2
  402880:	cbnz	x0, 402a48 <ferror@plt+0x1518>
  402884:	sub	w0, w1, #0x2
  402888:	b	402898 <ferror@plt+0x1368>
  40288c:	umulh	x3, x25, x2
  402890:	sub	w0, w0, #0x1
  402894:	cbnz	x3, 402a48 <ferror@plt+0x1518>
  402898:	mul	x25, x25, x2
  40289c:	cmn	w0, #0x1
  4028a0:	b.ne	40288c <ferror@plt+0x135c>  // b.any
  4028a4:	mov	w0, #0x0                   	// #0
  4028a8:	cbz	x23, 4028b0 <ferror@plt+0x1380>
  4028ac:	str	w1, [x23]
  4028b0:	cmp	x26, #0x0
  4028b4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4028b8:	b.eq	402964 <ferror@plt+0x1434>  // b.none
  4028bc:	sub	w1, w1, #0x2
  4028c0:	mov	x5, #0x1                   	// #1
  4028c4:	b	4028d4 <ferror@plt+0x13a4>
  4028c8:	umulh	x2, x5, x19
  4028cc:	sub	w1, w1, #0x1
  4028d0:	cbnz	x2, 4028e0 <ferror@plt+0x13b0>
  4028d4:	mul	x5, x5, x19
  4028d8:	cmn	w1, #0x1
  4028dc:	b.ne	4028c8 <ferror@plt+0x1398>  // b.any
  4028e0:	cmp	x26, #0xa
  4028e4:	mov	x1, #0xa                   	// #10
  4028e8:	b.ls	402900 <ferror@plt+0x13d0>  // b.plast
  4028ec:	nop
  4028f0:	add	x1, x1, x1, lsl #2
  4028f4:	cmp	x26, x1, lsl #1
  4028f8:	lsl	x1, x1, #1
  4028fc:	b.hi	4028f0 <ferror@plt+0x13c0>  // b.pmore
  402900:	cbz	w20, 40291c <ferror@plt+0x13ec>
  402904:	mov	w2, #0x0                   	// #0
  402908:	add	x1, x1, x1, lsl #2
  40290c:	add	w2, w2, #0x1
  402910:	cmp	w20, w2
  402914:	lsl	x1, x1, #1
  402918:	b.ne	402908 <ferror@plt+0x13d8>  // b.any
  40291c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402920:	mov	x4, #0x1                   	// #1
  402924:	movk	x8, #0xcccd
  402928:	umulh	x6, x26, x8
  40292c:	add	x7, x4, x4, lsl #2
  402930:	mov	x3, x4
  402934:	cmp	x26, #0x9
  402938:	lsl	x4, x7, #1
  40293c:	lsr	x2, x6, #3
  402940:	add	x2, x2, x2, lsl #2
  402944:	sub	x2, x26, x2, lsl #1
  402948:	lsr	x26, x6, #3
  40294c:	cbz	x2, 402960 <ferror@plt+0x1430>
  402950:	udiv	x3, x1, x3
  402954:	udiv	x2, x3, x2
  402958:	udiv	x2, x5, x2
  40295c:	add	x25, x25, x2
  402960:	b.hi	402928 <ferror@plt+0x13f8>  // b.pmore
  402964:	str	x25, [x22]
  402968:	tbnz	w0, #31, 402a38 <ferror@plt+0x1508>
  40296c:	ldp	x25, x26, [sp, #64]
  402970:	ldp	x27, x28, [sp, #80]
  402974:	b	402994 <ferror@plt+0x1464>
  402978:	cbnz	w0, 4029b4 <ferror@plt+0x1484>
  40297c:	nop
  402980:	ldp	x25, x26, [sp, #64]
  402984:	ldp	x27, x28, [sp, #80]
  402988:	mov	w1, #0x16                  	// #22
  40298c:	mov	w0, #0xffffffea            	// #-22
  402990:	str	w1, [x21]
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x21, x22, [sp, #32]
  40299c:	ldp	x23, x24, [sp, #48]
  4029a0:	ldp	x29, x30, [sp], #128
  4029a4:	ret
  4029a8:	sub	x1, x25, #0x1
  4029ac:	cmn	x1, #0x3
  4029b0:	b.ls	40276c <ferror@plt+0x123c>  // b.plast
  4029b4:	neg	w0, w0
  4029b8:	b	402968 <ferror@plt+0x1438>
  4029bc:	str	wzr, [x21]
  4029c0:	mov	x1, x27
  4029c4:	mov	x0, x19
  4029c8:	mov	w3, #0x0                   	// #0
  4029cc:	mov	w2, #0x0                   	// #0
  4029d0:	str	xzr, [sp, #120]
  4029d4:	bl	401360 <__strtoul_internal@plt>
  4029d8:	mov	x26, x0
  4029dc:	ldr	x28, [sp, #120]
  4029e0:	ldr	w0, [x21]
  4029e4:	cmp	x28, x19
  4029e8:	b.eq	402978 <ferror@plt+0x1448>  // b.none
  4029ec:	cbz	w0, 402a14 <ferror@plt+0x14e4>
  4029f0:	sub	x1, x26, #0x1
  4029f4:	cmn	x1, #0x3
  4029f8:	b.hi	4029b4 <ferror@plt+0x1484>  // b.pmore
  4029fc:	cbz	x28, 402980 <ferror@plt+0x1450>
  402a00:	ldrsb	w0, [x28]
  402a04:	cbnz	w0, 402780 <ferror@plt+0x1250>
  402a08:	b	402980 <ferror@plt+0x1450>
  402a0c:	cbnz	w0, 4027a0 <ferror@plt+0x1270>
  402a10:	b	40284c <ferror@plt+0x131c>
  402a14:	cbnz	x26, 4029fc <ferror@plt+0x14cc>
  402a18:	b	402780 <ferror@plt+0x1250>
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	ldp	x27, x28, [sp, #80]
  402a24:	str	x25, [x22]
  402a28:	ldp	x25, x26, [sp, #64]
  402a2c:	b	402994 <ferror@plt+0x1464>
  402a30:	mov	x19, x1
  402a34:	b	402814 <ferror@plt+0x12e4>
  402a38:	neg	w1, w0
  402a3c:	ldp	x25, x26, [sp, #64]
  402a40:	ldp	x27, x28, [sp, #80]
  402a44:	b	402990 <ferror@plt+0x1460>
  402a48:	mov	w0, #0xffffffde            	// #-34
  402a4c:	cbnz	x23, 4028ac <ferror@plt+0x137c>
  402a50:	b	4028b0 <ferror@plt+0x1380>
  402a54:	mov	x19, #0x3e8                 	// #1000
  402a58:	b	402850 <ferror@plt+0x1320>
  402a5c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402a60:	add	x24, x1, #0x780
  402a64:	mov	x0, x24
  402a68:	mov	w1, w27
  402a6c:	bl	401480 <strchr@plt>
  402a70:	cbnz	x0, 40286c <ferror@plt+0x133c>
  402a74:	b	402980 <ferror@plt+0x1450>
  402a78:	mov	w0, #0x0                   	// #0
  402a7c:	cbnz	x23, 4028ac <ferror@plt+0x137c>
  402a80:	ldp	x27, x28, [sp, #80]
  402a84:	str	x25, [x22]
  402a88:	ldp	x25, x26, [sp, #64]
  402a8c:	b	402994 <ferror@plt+0x1464>
  402a90:	mov	x2, #0x0                   	// #0
  402a94:	b	4026c8 <ferror@plt+0x1198>
  402a98:	stp	x29, x30, [sp, #-48]!
  402a9c:	mov	x29, sp
  402aa0:	stp	x21, x22, [sp, #32]
  402aa4:	mov	x22, x1
  402aa8:	cbz	x0, 402b08 <ferror@plt+0x15d8>
  402aac:	mov	x21, x0
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	mov	x20, x0
  402ab8:	b	402ad4 <ferror@plt+0x15a4>
  402abc:	bl	401400 <__ctype_b_loc@plt>
  402ac0:	ubfiz	x19, x19, #1, #8
  402ac4:	ldr	x2, [x0]
  402ac8:	ldrh	w2, [x2, x19]
  402acc:	tbz	w2, #11, 402adc <ferror@plt+0x15ac>
  402ad0:	add	x20, x20, #0x1
  402ad4:	ldrsb	w19, [x20]
  402ad8:	cbnz	w19, 402abc <ferror@plt+0x158c>
  402adc:	cbz	x22, 402ae4 <ferror@plt+0x15b4>
  402ae0:	str	x20, [x22]
  402ae4:	cmp	x20, x21
  402ae8:	b.ls	402b20 <ferror@plt+0x15f0>  // b.plast
  402aec:	ldrsb	w1, [x20]
  402af0:	mov	w0, #0x1                   	// #1
  402af4:	ldp	x19, x20, [sp, #16]
  402af8:	cbnz	w1, 402b10 <ferror@plt+0x15e0>
  402afc:	ldp	x21, x22, [sp, #32]
  402b00:	ldp	x29, x30, [sp], #48
  402b04:	ret
  402b08:	cbz	x1, 402b10 <ferror@plt+0x15e0>
  402b0c:	str	xzr, [x1]
  402b10:	mov	w0, #0x0                   	// #0
  402b14:	ldp	x21, x22, [sp, #32]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	mov	w0, #0x0                   	// #0
  402b24:	ldp	x19, x20, [sp, #16]
  402b28:	b	402b14 <ferror@plt+0x15e4>
  402b2c:	nop
  402b30:	stp	x29, x30, [sp, #-48]!
  402b34:	mov	x29, sp
  402b38:	stp	x21, x22, [sp, #32]
  402b3c:	mov	x22, x1
  402b40:	cbz	x0, 402ba0 <ferror@plt+0x1670>
  402b44:	mov	x21, x0
  402b48:	stp	x19, x20, [sp, #16]
  402b4c:	mov	x20, x0
  402b50:	b	402b6c <ferror@plt+0x163c>
  402b54:	bl	401400 <__ctype_b_loc@plt>
  402b58:	ubfiz	x19, x19, #1, #8
  402b5c:	ldr	x2, [x0]
  402b60:	ldrh	w2, [x2, x19]
  402b64:	tbz	w2, #12, 402b74 <ferror@plt+0x1644>
  402b68:	add	x20, x20, #0x1
  402b6c:	ldrsb	w19, [x20]
  402b70:	cbnz	w19, 402b54 <ferror@plt+0x1624>
  402b74:	cbz	x22, 402b7c <ferror@plt+0x164c>
  402b78:	str	x20, [x22]
  402b7c:	cmp	x20, x21
  402b80:	b.ls	402bb8 <ferror@plt+0x1688>  // b.plast
  402b84:	ldrsb	w1, [x20]
  402b88:	mov	w0, #0x1                   	// #1
  402b8c:	ldp	x19, x20, [sp, #16]
  402b90:	cbnz	w1, 402ba8 <ferror@plt+0x1678>
  402b94:	ldp	x21, x22, [sp, #32]
  402b98:	ldp	x29, x30, [sp], #48
  402b9c:	ret
  402ba0:	cbz	x1, 402ba8 <ferror@plt+0x1678>
  402ba4:	str	xzr, [x1]
  402ba8:	mov	w0, #0x0                   	// #0
  402bac:	ldp	x21, x22, [sp, #32]
  402bb0:	ldp	x29, x30, [sp], #48
  402bb4:	ret
  402bb8:	mov	w0, #0x0                   	// #0
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	b	402bac <ferror@plt+0x167c>
  402bc4:	nop
  402bc8:	stp	x29, x30, [sp, #-128]!
  402bcc:	mov	x29, sp
  402bd0:	stp	x19, x20, [sp, #16]
  402bd4:	mov	x20, x0
  402bd8:	mov	w0, #0xffffffd0            	// #-48
  402bdc:	stp	x21, x22, [sp, #32]
  402be0:	mov	x21, x1
  402be4:	add	x22, sp, #0x80
  402be8:	add	x1, sp, #0x50
  402bec:	stp	x22, x22, [sp, #48]
  402bf0:	str	x1, [sp, #64]
  402bf4:	stp	w0, wzr, [sp, #72]
  402bf8:	stp	x2, x3, [sp, #80]
  402bfc:	stp	x4, x5, [sp, #96]
  402c00:	stp	x6, x7, [sp, #112]
  402c04:	b	402c50 <ferror@plt+0x1720>
  402c08:	ldr	x1, [x2]
  402c0c:	add	x0, x2, #0xf
  402c10:	and	x0, x0, #0xfffffffffffffff8
  402c14:	str	x0, [sp, #48]
  402c18:	cbz	x1, 402c90 <ferror@plt+0x1760>
  402c1c:	ldr	x2, [sp, #48]
  402c20:	add	x0, x2, #0xf
  402c24:	and	x0, x0, #0xfffffffffffffff8
  402c28:	str	x0, [sp, #48]
  402c2c:	ldr	x19, [x2]
  402c30:	cbz	x19, 402c90 <ferror@plt+0x1760>
  402c34:	mov	x0, x20
  402c38:	bl	4013e0 <strcmp@plt>
  402c3c:	cbz	w0, 402cac <ferror@plt+0x177c>
  402c40:	mov	x1, x19
  402c44:	mov	x0, x20
  402c48:	bl	4013e0 <strcmp@plt>
  402c4c:	cbz	w0, 402cb0 <ferror@plt+0x1780>
  402c50:	ldr	w3, [sp, #72]
  402c54:	ldr	x2, [sp, #48]
  402c58:	tbz	w3, #31, 402c08 <ferror@plt+0x16d8>
  402c5c:	add	w0, w3, #0x8
  402c60:	str	w0, [sp, #72]
  402c64:	cmp	w0, #0x0
  402c68:	b.gt	402c08 <ferror@plt+0x16d8>
  402c6c:	ldr	x1, [x22, w3, sxtw]
  402c70:	cbz	x1, 402c90 <ferror@plt+0x1760>
  402c74:	cbz	w0, 402c20 <ferror@plt+0x16f0>
  402c78:	add	w3, w3, #0x10
  402c7c:	str	w3, [sp, #72]
  402c80:	cmp	w3, #0x0
  402c84:	b.gt	402c20 <ferror@plt+0x16f0>
  402c88:	add	x2, x22, w0, sxtw
  402c8c:	b	402c2c <ferror@plt+0x16fc>
  402c90:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  402c94:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402c98:	mov	x3, x20
  402c9c:	mov	x2, x21
  402ca0:	ldr	w0, [x0, #432]
  402ca4:	add	x1, x1, #0x168
  402ca8:	bl	4014c0 <errx@plt>
  402cac:	mov	w0, #0x1                   	// #1
  402cb0:	ldp	x19, x20, [sp, #16]
  402cb4:	ldp	x21, x22, [sp, #32]
  402cb8:	ldp	x29, x30, [sp], #128
  402cbc:	ret
  402cc0:	cbz	x1, 402cec <ferror@plt+0x17bc>
  402cc4:	add	x3, x0, x1
  402cc8:	sxtb	w2, w2
  402ccc:	b	402ce0 <ferror@plt+0x17b0>
  402cd0:	b.eq	402cf0 <ferror@plt+0x17c0>  // b.none
  402cd4:	add	x0, x0, #0x1
  402cd8:	cmp	x3, x0
  402cdc:	b.eq	402cec <ferror@plt+0x17bc>  // b.none
  402ce0:	ldrsb	w1, [x0]
  402ce4:	cmp	w2, w1
  402ce8:	cbnz	w1, 402cd0 <ferror@plt+0x17a0>
  402cec:	mov	x0, #0x0                   	// #0
  402cf0:	ret
  402cf4:	nop
  402cf8:	stp	x29, x30, [sp, #-32]!
  402cfc:	mov	w2, #0xa                   	// #10
  402d00:	mov	x29, sp
  402d04:	stp	x19, x20, [sp, #16]
  402d08:	mov	x20, x1
  402d0c:	mov	x19, x0
  402d10:	bl	402678 <ferror@plt+0x1148>
  402d14:	mov	w1, #0xffff                	// #65535
  402d18:	cmp	w0, w1
  402d1c:	b.hi	402d2c <ferror@plt+0x17fc>  // b.pmore
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x29, x30, [sp], #32
  402d28:	ret
  402d2c:	mov	x1, x20
  402d30:	mov	x0, x19
  402d34:	bl	402638 <ferror@plt+0x1108>
  402d38:	stp	x29, x30, [sp, #-32]!
  402d3c:	mov	w2, #0x10                  	// #16
  402d40:	mov	x29, sp
  402d44:	stp	x19, x20, [sp, #16]
  402d48:	mov	x20, x1
  402d4c:	mov	x19, x0
  402d50:	bl	402678 <ferror@plt+0x1148>
  402d54:	mov	w1, #0xffff                	// #65535
  402d58:	cmp	w0, w1
  402d5c:	b.hi	402d6c <ferror@plt+0x183c>  // b.pmore
  402d60:	ldp	x19, x20, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #32
  402d68:	ret
  402d6c:	mov	x1, x20
  402d70:	mov	x0, x19
  402d74:	bl	402638 <ferror@plt+0x1108>
  402d78:	mov	w2, #0xa                   	// #10
  402d7c:	b	402678 <ferror@plt+0x1148>
  402d80:	mov	w2, #0x10                  	// #16
  402d84:	b	402678 <ferror@plt+0x1148>
  402d88:	stp	x29, x30, [sp, #-64]!
  402d8c:	mov	x29, sp
  402d90:	stp	x19, x20, [sp, #16]
  402d94:	mov	x19, x0
  402d98:	stp	x21, x22, [sp, #32]
  402d9c:	mov	x21, x1
  402da0:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  402da4:	str	xzr, [sp, #56]
  402da8:	bl	4014f0 <__errno_location@plt>
  402dac:	str	wzr, [x0]
  402db0:	cbz	x19, 402dc4 <ferror@plt+0x1894>
  402db4:	mov	x20, x0
  402db8:	ldrsb	w0, [x19]
  402dbc:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  402dc0:	cbnz	w0, 402ddc <ferror@plt+0x18ac>
  402dc4:	ldr	w0, [x22, #432]
  402dc8:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402dcc:	mov	x3, x19
  402dd0:	mov	x2, x21
  402dd4:	add	x1, x1, #0x168
  402dd8:	bl	4014c0 <errx@plt>
  402ddc:	add	x1, sp, #0x38
  402de0:	mov	x0, x19
  402de4:	mov	w3, #0x0                   	// #0
  402de8:	mov	w2, #0xa                   	// #10
  402dec:	bl	401310 <__strtol_internal@plt>
  402df0:	ldr	w1, [x20]
  402df4:	cbnz	w1, 402e20 <ferror@plt+0x18f0>
  402df8:	ldr	x1, [sp, #56]
  402dfc:	cmp	x1, x19
  402e00:	b.eq	402dc4 <ferror@plt+0x1894>  // b.none
  402e04:	cbz	x1, 402e10 <ferror@plt+0x18e0>
  402e08:	ldrsb	w1, [x1]
  402e0c:	cbnz	w1, 402dc4 <ferror@plt+0x1894>
  402e10:	ldp	x19, x20, [sp, #16]
  402e14:	ldp	x21, x22, [sp, #32]
  402e18:	ldp	x29, x30, [sp], #64
  402e1c:	ret
  402e20:	ldr	w0, [x22, #432]
  402e24:	cmp	w1, #0x22
  402e28:	b.ne	402dc4 <ferror@plt+0x1894>  // b.any
  402e2c:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402e30:	mov	x3, x19
  402e34:	mov	x2, x21
  402e38:	add	x1, x1, #0x168
  402e3c:	bl	401510 <err@plt>
  402e40:	stp	x29, x30, [sp, #-32]!
  402e44:	mov	x29, sp
  402e48:	stp	x19, x20, [sp, #16]
  402e4c:	mov	x19, x1
  402e50:	mov	x20, x0
  402e54:	bl	402d88 <ferror@plt+0x1858>
  402e58:	mov	x2, #0x80000000            	// #2147483648
  402e5c:	add	x2, x0, x2
  402e60:	mov	x1, #0xffffffff            	// #4294967295
  402e64:	cmp	x2, x1
  402e68:	b.hi	402e78 <ferror@plt+0x1948>  // b.pmore
  402e6c:	ldp	x19, x20, [sp, #16]
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	bl	4014f0 <__errno_location@plt>
  402e7c:	mov	x4, x0
  402e80:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  402e84:	mov	w5, #0x22                  	// #34
  402e88:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402e8c:	mov	x3, x20
  402e90:	ldr	w0, [x0, #432]
  402e94:	mov	x2, x19
  402e98:	str	w5, [x4]
  402e9c:	add	x1, x1, #0x168
  402ea0:	bl	401510 <err@plt>
  402ea4:	nop
  402ea8:	stp	x29, x30, [sp, #-32]!
  402eac:	mov	x29, sp
  402eb0:	stp	x19, x20, [sp, #16]
  402eb4:	mov	x19, x1
  402eb8:	mov	x20, x0
  402ebc:	bl	402e40 <ferror@plt+0x1910>
  402ec0:	add	w2, w0, #0x8, lsl #12
  402ec4:	mov	w1, #0xffff                	// #65535
  402ec8:	cmp	w2, w1
  402ecc:	b.hi	402edc <ferror@plt+0x19ac>  // b.pmore
  402ed0:	ldp	x19, x20, [sp, #16]
  402ed4:	ldp	x29, x30, [sp], #32
  402ed8:	ret
  402edc:	bl	4014f0 <__errno_location@plt>
  402ee0:	mov	x4, x0
  402ee4:	adrp	x0, 416000 <ferror@plt+0x14ad0>
  402ee8:	mov	w5, #0x22                  	// #34
  402eec:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402ef0:	mov	x3, x20
  402ef4:	ldr	w0, [x0, #432]
  402ef8:	mov	x2, x19
  402efc:	str	w5, [x4]
  402f00:	add	x1, x1, #0x168
  402f04:	bl	401510 <err@plt>
  402f08:	mov	w2, #0xa                   	// #10
  402f0c:	b	402570 <ferror@plt+0x1040>
  402f10:	mov	w2, #0x10                  	// #16
  402f14:	b	402570 <ferror@plt+0x1040>
  402f18:	stp	x29, x30, [sp, #-64]!
  402f1c:	mov	x29, sp
  402f20:	stp	x19, x20, [sp, #16]
  402f24:	mov	x19, x0
  402f28:	stp	x21, x22, [sp, #32]
  402f2c:	mov	x21, x1
  402f30:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  402f34:	str	xzr, [sp, #56]
  402f38:	bl	4014f0 <__errno_location@plt>
  402f3c:	str	wzr, [x0]
  402f40:	cbz	x19, 402f54 <ferror@plt+0x1a24>
  402f44:	mov	x20, x0
  402f48:	ldrsb	w0, [x19]
  402f4c:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  402f50:	cbnz	w0, 402f6c <ferror@plt+0x1a3c>
  402f54:	ldr	w0, [x22, #432]
  402f58:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402f5c:	mov	x3, x19
  402f60:	mov	x2, x21
  402f64:	add	x1, x1, #0x168
  402f68:	bl	4014c0 <errx@plt>
  402f6c:	mov	x0, x19
  402f70:	add	x1, sp, #0x38
  402f74:	bl	401270 <strtod@plt>
  402f78:	ldr	w0, [x20]
  402f7c:	cbnz	w0, 402fa8 <ferror@plt+0x1a78>
  402f80:	ldr	x0, [sp, #56]
  402f84:	cmp	x0, x19
  402f88:	b.eq	402f54 <ferror@plt+0x1a24>  // b.none
  402f8c:	cbz	x0, 402f98 <ferror@plt+0x1a68>
  402f90:	ldrsb	w0, [x0]
  402f94:	cbnz	w0, 402f54 <ferror@plt+0x1a24>
  402f98:	ldp	x19, x20, [sp, #16]
  402f9c:	ldp	x21, x22, [sp, #32]
  402fa0:	ldp	x29, x30, [sp], #64
  402fa4:	ret
  402fa8:	cmp	w0, #0x22
  402fac:	ldr	w0, [x22, #432]
  402fb0:	b.ne	402f54 <ferror@plt+0x1a24>  // b.any
  402fb4:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  402fb8:	mov	x3, x19
  402fbc:	mov	x2, x21
  402fc0:	add	x1, x1, #0x168
  402fc4:	bl	401510 <err@plt>
  402fc8:	stp	x29, x30, [sp, #-64]!
  402fcc:	mov	x29, sp
  402fd0:	stp	x19, x20, [sp, #16]
  402fd4:	mov	x19, x0
  402fd8:	stp	x21, x22, [sp, #32]
  402fdc:	mov	x21, x1
  402fe0:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  402fe4:	str	xzr, [sp, #56]
  402fe8:	bl	4014f0 <__errno_location@plt>
  402fec:	str	wzr, [x0]
  402ff0:	cbz	x19, 403004 <ferror@plt+0x1ad4>
  402ff4:	mov	x20, x0
  402ff8:	ldrsb	w0, [x19]
  402ffc:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  403000:	cbnz	w0, 40301c <ferror@plt+0x1aec>
  403004:	ldr	w0, [x22, #432]
  403008:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  40300c:	mov	x3, x19
  403010:	mov	x2, x21
  403014:	add	x1, x1, #0x168
  403018:	bl	4014c0 <errx@plt>
  40301c:	add	x1, sp, #0x38
  403020:	mov	x0, x19
  403024:	mov	w2, #0xa                   	// #10
  403028:	bl	401420 <strtol@plt>
  40302c:	ldr	w1, [x20]
  403030:	cbnz	w1, 40305c <ferror@plt+0x1b2c>
  403034:	ldr	x1, [sp, #56]
  403038:	cmp	x1, x19
  40303c:	b.eq	403004 <ferror@plt+0x1ad4>  // b.none
  403040:	cbz	x1, 40304c <ferror@plt+0x1b1c>
  403044:	ldrsb	w1, [x1]
  403048:	cbnz	w1, 403004 <ferror@plt+0x1ad4>
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	ldp	x21, x22, [sp, #32]
  403054:	ldp	x29, x30, [sp], #64
  403058:	ret
  40305c:	ldr	w0, [x22, #432]
  403060:	cmp	w1, #0x22
  403064:	b.ne	403004 <ferror@plt+0x1ad4>  // b.any
  403068:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  40306c:	mov	x3, x19
  403070:	mov	x2, x21
  403074:	add	x1, x1, #0x168
  403078:	bl	401510 <err@plt>
  40307c:	nop
  403080:	stp	x29, x30, [sp, #-64]!
  403084:	mov	x29, sp
  403088:	stp	x19, x20, [sp, #16]
  40308c:	mov	x19, x0
  403090:	stp	x21, x22, [sp, #32]
  403094:	mov	x21, x1
  403098:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  40309c:	str	xzr, [sp, #56]
  4030a0:	bl	4014f0 <__errno_location@plt>
  4030a4:	str	wzr, [x0]
  4030a8:	cbz	x19, 4030bc <ferror@plt+0x1b8c>
  4030ac:	mov	x20, x0
  4030b0:	ldrsb	w0, [x19]
  4030b4:	adrp	x22, 416000 <ferror@plt+0x14ad0>
  4030b8:	cbnz	w0, 4030d4 <ferror@plt+0x1ba4>
  4030bc:	ldr	w0, [x22, #432]
  4030c0:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  4030c4:	mov	x3, x19
  4030c8:	mov	x2, x21
  4030cc:	add	x1, x1, #0x168
  4030d0:	bl	4014c0 <errx@plt>
  4030d4:	add	x1, sp, #0x38
  4030d8:	mov	x0, x19
  4030dc:	mov	w2, #0xa                   	// #10
  4030e0:	bl	401220 <strtoul@plt>
  4030e4:	ldr	w1, [x20]
  4030e8:	cbnz	w1, 403114 <ferror@plt+0x1be4>
  4030ec:	ldr	x1, [sp, #56]
  4030f0:	cmp	x1, x19
  4030f4:	b.eq	4030bc <ferror@plt+0x1b8c>  // b.none
  4030f8:	cbz	x1, 403104 <ferror@plt+0x1bd4>
  4030fc:	ldrsb	w1, [x1]
  403100:	cbnz	w1, 4030bc <ferror@plt+0x1b8c>
  403104:	ldp	x19, x20, [sp, #16]
  403108:	ldp	x21, x22, [sp, #32]
  40310c:	ldp	x29, x30, [sp], #64
  403110:	ret
  403114:	ldr	w0, [x22, #432]
  403118:	cmp	w1, #0x22
  40311c:	b.ne	4030bc <ferror@plt+0x1b8c>  // b.any
  403120:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  403124:	mov	x3, x19
  403128:	mov	x2, x21
  40312c:	add	x1, x1, #0x168
  403130:	bl	401510 <err@plt>
  403134:	nop
  403138:	stp	x29, x30, [sp, #-48]!
  40313c:	mov	x29, sp
  403140:	stp	x19, x20, [sp, #16]
  403144:	mov	x19, x1
  403148:	mov	x20, x0
  40314c:	add	x1, sp, #0x28
  403150:	bl	402a90 <ferror@plt+0x1560>
  403154:	cbz	w0, 40318c <ferror@plt+0x1c5c>
  403158:	bl	4014f0 <__errno_location@plt>
  40315c:	ldr	w1, [x0]
  403160:	adrp	x2, 416000 <ferror@plt+0x14ad0>
  403164:	mov	x3, x20
  403168:	ldr	w0, [x2, #432]
  40316c:	mov	x2, x19
  403170:	cbz	w1, 403180 <ferror@plt+0x1c50>
  403174:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  403178:	add	x1, x1, #0x168
  40317c:	bl	401510 <err@plt>
  403180:	adrp	x1, 404000 <ferror@plt+0x2ad0>
  403184:	add	x1, x1, #0x168
  403188:	bl	4014c0 <errx@plt>
  40318c:	ldp	x19, x20, [sp, #16]
  403190:	ldr	x0, [sp, #40]
  403194:	ldp	x29, x30, [sp], #48
  403198:	ret
  40319c:	nop
  4031a0:	stp	x29, x30, [sp, #-32]!
  4031a4:	mov	x29, sp
  4031a8:	str	x19, [sp, #16]
  4031ac:	mov	x19, x1
  4031b0:	mov	x1, x2
  4031b4:	bl	402f18 <ferror@plt+0x19e8>
  4031b8:	fcvtzs	d2, d0
  4031bc:	mov	x0, #0x848000000000        	// #145685290680320
  4031c0:	movk	x0, #0x412e, lsl #48
  4031c4:	fmov	d1, x0
  4031c8:	scvtf	d3, d2
  4031cc:	fsub	d0, d0, d3
  4031d0:	fmul	d0, d0, d1
  4031d4:	fcvtzs	d0, d0
  4031d8:	stp	d2, d0, [x19]
  4031dc:	ldr	x19, [sp, #16]
  4031e0:	ldp	x29, x30, [sp], #32
  4031e4:	ret
  4031e8:	mov	w2, w0
  4031ec:	mov	x0, x1
  4031f0:	and	w1, w2, #0xf000
  4031f4:	add	x14, x0, #0x1
  4031f8:	cmp	w1, #0x4, lsl #12
  4031fc:	add	x13, x0, #0x2
  403200:	add	x12, x0, #0x3
  403204:	add	x11, x0, #0x4
  403208:	add	x10, x0, #0x5
  40320c:	add	x9, x0, #0x6
  403210:	add	x8, x0, #0x7
  403214:	add	x7, x0, #0x8
  403218:	add	x6, x0, #0x9
  40321c:	b.eq	403388 <ferror@plt+0x1e58>  // b.none
  403220:	cmp	w1, #0xa, lsl #12
  403224:	b.eq	40327c <ferror@plt+0x1d4c>  // b.none
  403228:	cmp	w1, #0x2, lsl #12
  40322c:	b.eq	4033a8 <ferror@plt+0x1e78>  // b.none
  403230:	cmp	w1, #0x6, lsl #12
  403234:	b.eq	403398 <ferror@plt+0x1e68>  // b.none
  403238:	cmp	w1, #0xc, lsl #12
  40323c:	b.eq	4033b8 <ferror@plt+0x1e88>  // b.none
  403240:	cmp	w1, #0x1, lsl #12
  403244:	b.eq	4033c8 <ferror@plt+0x1e98>  // b.none
  403248:	cmp	w1, #0x8, lsl #12
  40324c:	b.eq	4033d8 <ferror@plt+0x1ea8>  // b.none
  403250:	mov	x4, x6
  403254:	mov	x6, x7
  403258:	mov	x7, x8
  40325c:	mov	x8, x9
  403260:	mov	x9, x10
  403264:	mov	x10, x11
  403268:	mov	x11, x12
  40326c:	mov	x12, x13
  403270:	mov	x13, x14
  403274:	mov	x14, x0
  403278:	b	403288 <ferror@plt+0x1d58>
  40327c:	mov	x4, x0
  403280:	mov	w1, #0x6c                  	// #108
  403284:	strb	w1, [x4], #10
  403288:	tst	x2, #0x100
  40328c:	mov	w5, #0x2d                  	// #45
  403290:	mov	w3, #0x72                  	// #114
  403294:	csel	w3, w3, w5, ne  // ne = any
  403298:	tst	x2, #0x80
  40329c:	strb	w3, [x14]
  4032a0:	mov	w3, #0x77                  	// #119
  4032a4:	csel	w3, w3, w5, ne  // ne = any
  4032a8:	strb	w3, [x13]
  4032ac:	and	w1, w2, #0x40
  4032b0:	tbz	w2, #11, 403350 <ferror@plt+0x1e20>
  4032b4:	cmp	w1, #0x0
  4032b8:	mov	w3, #0x53                  	// #83
  4032bc:	mov	w1, #0x73                  	// #115
  4032c0:	csel	w1, w1, w3, ne  // ne = any
  4032c4:	tst	x2, #0x20
  4032c8:	strb	w1, [x12]
  4032cc:	mov	w5, #0x2d                  	// #45
  4032d0:	mov	w3, #0x72                  	// #114
  4032d4:	csel	w3, w3, w5, ne  // ne = any
  4032d8:	tst	x2, #0x10
  4032dc:	strb	w3, [x11]
  4032e0:	mov	w3, #0x77                  	// #119
  4032e4:	csel	w3, w3, w5, ne  // ne = any
  4032e8:	strb	w3, [x10]
  4032ec:	and	w1, w2, #0x8
  4032f0:	tbz	w2, #10, 403378 <ferror@plt+0x1e48>
  4032f4:	cmp	w1, #0x0
  4032f8:	mov	w3, #0x53                  	// #83
  4032fc:	mov	w1, #0x73                  	// #115
  403300:	csel	w1, w1, w3, ne  // ne = any
  403304:	tst	x2, #0x4
  403308:	strb	w1, [x9]
  40330c:	mov	w5, #0x2d                  	// #45
  403310:	mov	w3, #0x72                  	// #114
  403314:	csel	w3, w3, w5, ne  // ne = any
  403318:	tst	x2, #0x2
  40331c:	strb	w3, [x8]
  403320:	mov	w3, #0x77                  	// #119
  403324:	csel	w3, w3, w5, ne  // ne = any
  403328:	strb	w3, [x7]
  40332c:	and	w1, w2, #0x1
  403330:	tbz	w2, #9, 403360 <ferror@plt+0x1e30>
  403334:	cmp	w1, #0x0
  403338:	mov	w2, #0x54                  	// #84
  40333c:	mov	w1, #0x74                  	// #116
  403340:	csel	w1, w1, w2, ne  // ne = any
  403344:	strb	w1, [x6]
  403348:	strb	wzr, [x4]
  40334c:	ret
  403350:	cmp	w1, #0x0
  403354:	mov	w1, #0x78                  	// #120
  403358:	csel	w1, w1, w5, ne  // ne = any
  40335c:	b	4032c4 <ferror@plt+0x1d94>
  403360:	cmp	w1, #0x0
  403364:	mov	w1, #0x78                  	// #120
  403368:	csel	w1, w1, w5, ne  // ne = any
  40336c:	strb	w1, [x6]
  403370:	strb	wzr, [x4]
  403374:	ret
  403378:	cmp	w1, #0x0
  40337c:	mov	w1, #0x78                  	// #120
  403380:	csel	w1, w1, w5, ne  // ne = any
  403384:	b	403304 <ferror@plt+0x1dd4>
  403388:	mov	x4, x0
  40338c:	mov	w1, #0x64                  	// #100
  403390:	strb	w1, [x4], #10
  403394:	b	403288 <ferror@plt+0x1d58>
  403398:	mov	x4, x0
  40339c:	mov	w1, #0x62                  	// #98
  4033a0:	strb	w1, [x4], #10
  4033a4:	b	403288 <ferror@plt+0x1d58>
  4033a8:	mov	x4, x0
  4033ac:	mov	w1, #0x63                  	// #99
  4033b0:	strb	w1, [x4], #10
  4033b4:	b	403288 <ferror@plt+0x1d58>
  4033b8:	mov	x4, x0
  4033bc:	mov	w1, #0x73                  	// #115
  4033c0:	strb	w1, [x4], #10
  4033c4:	b	403288 <ferror@plt+0x1d58>
  4033c8:	mov	x4, x0
  4033cc:	mov	w1, #0x70                  	// #112
  4033d0:	strb	w1, [x4], #10
  4033d4:	b	403288 <ferror@plt+0x1d58>
  4033d8:	mov	x4, x0
  4033dc:	mov	w1, #0x2d                  	// #45
  4033e0:	strb	w1, [x4], #10
  4033e4:	b	403288 <ferror@plt+0x1d58>
  4033e8:	stp	x29, x30, [sp, #-96]!
  4033ec:	mov	x29, sp
  4033f0:	stp	x19, x20, [sp, #16]
  4033f4:	stp	x21, x22, [sp, #32]
  4033f8:	add	x21, sp, #0x38
  4033fc:	mov	x4, x21
  403400:	tbz	w0, #1, 403410 <ferror@plt+0x1ee0>
  403404:	add	x4, x21, #0x1
  403408:	mov	w2, #0x20                  	// #32
  40340c:	strb	w2, [sp, #56]
  403410:	mov	w2, #0xa                   	// #10
  403414:	mov	x5, #0x1                   	// #1
  403418:	lsl	x3, x5, x2
  40341c:	cmp	x1, x3
  403420:	b.cc	403534 <ferror@plt+0x2004>  // b.lo, b.ul, b.last
  403424:	add	w2, w2, #0xa
  403428:	cmp	w2, #0x46
  40342c:	b.ne	403418 <ferror@plt+0x1ee8>  // b.any
  403430:	mov	w19, #0x3c                  	// #60
  403434:	mov	w8, #0xcccd                	// #52429
  403438:	adrp	x6, 404000 <ferror@plt+0x2ad0>
  40343c:	movk	w8, #0xcccc, lsl #16
  403440:	add	x6, x6, #0x798
  403444:	mov	x5, #0xffffffffffffffff    	// #-1
  403448:	and	w7, w0, #0x1
  40344c:	umull	x8, w19, w8
  403450:	lsl	x5, x5, x19
  403454:	lsr	x19, x1, x19
  403458:	bic	x5, x1, x5
  40345c:	mov	w3, w19
  403460:	lsr	x8, x8, #35
  403464:	ldrsb	w1, [x6, w8, sxtw]
  403468:	strb	w1, [x4]
  40346c:	cmp	w1, #0x42
  403470:	add	x1, x4, #0x1
  403474:	csel	w7, w7, wzr, ne  // ne = any
  403478:	cbz	w7, 403488 <ferror@plt+0x1f58>
  40347c:	add	x1, x4, #0x3
  403480:	mov	w6, #0x4269                	// #17001
  403484:	sturh	w6, [x4, #1]
  403488:	strb	wzr, [x1]
  40348c:	cbz	x5, 403548 <ferror@plt+0x2018>
  403490:	sub	w2, w2, #0x14
  403494:	lsr	x2, x5, x2
  403498:	tbz	w0, #2, 40357c <ferror@plt+0x204c>
  40349c:	add	x2, x2, #0x5
  4034a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4034a4:	movk	x0, #0xcccd
  4034a8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4034ac:	movk	x4, #0x1999, lsl #48
  4034b0:	umulh	x20, x2, x0
  4034b4:	lsr	x20, x20, #3
  4034b8:	mul	x1, x20, x0
  4034bc:	umulh	x0, x20, x0
  4034c0:	ror	x1, x1, #1
  4034c4:	lsr	x0, x0, #3
  4034c8:	cmp	x1, x4
  4034cc:	csel	x20, x20, x0, hi  // hi = pmore
  4034d0:	cbz	x20, 403548 <ferror@plt+0x2018>
  4034d4:	bl	4012d0 <localeconv@plt>
  4034d8:	cbz	x0, 4035ac <ferror@plt+0x207c>
  4034dc:	ldr	x4, [x0]
  4034e0:	cbz	x4, 4035ac <ferror@plt+0x207c>
  4034e4:	ldrsb	w1, [x4]
  4034e8:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  4034ec:	add	x0, x0, #0x790
  4034f0:	cmp	w1, #0x0
  4034f4:	csel	x4, x0, x4, eq  // eq = none
  4034f8:	mov	x6, x21
  4034fc:	mov	x5, x20
  403500:	mov	w3, w19
  403504:	adrp	x2, 404000 <ferror@plt+0x2ad0>
  403508:	add	x2, x2, #0x7a0
  40350c:	add	x22, sp, #0x40
  403510:	mov	x1, #0x20                  	// #32
  403514:	mov	x0, x22
  403518:	bl	4012c0 <snprintf@plt>
  40351c:	mov	x0, x22
  403520:	bl	401370 <strdup@plt>
  403524:	ldp	x19, x20, [sp, #16]
  403528:	ldp	x21, x22, [sp, #32]
  40352c:	ldp	x29, x30, [sp], #96
  403530:	ret
  403534:	subs	w19, w2, #0xa
  403538:	b.ne	403434 <ferror@plt+0x1f04>  // b.any
  40353c:	mov	w3, w1
  403540:	mov	w0, #0x42                  	// #66
  403544:	strh	w0, [x4]
  403548:	mov	x4, x21
  40354c:	adrp	x2, 404000 <ferror@plt+0x2ad0>
  403550:	add	x2, x2, #0x7b0
  403554:	add	x22, sp, #0x40
  403558:	mov	x1, #0x20                  	// #32
  40355c:	mov	x0, x22
  403560:	bl	4012c0 <snprintf@plt>
  403564:	mov	x0, x22
  403568:	bl	401370 <strdup@plt>
  40356c:	ldp	x19, x20, [sp, #16]
  403570:	ldp	x21, x22, [sp, #32]
  403574:	ldp	x29, x30, [sp], #96
  403578:	ret
  40357c:	add	x2, x2, #0x32
  403580:	mov	x5, #0xf5c3                	// #62915
  403584:	movk	x5, #0x5c28, lsl #16
  403588:	lsr	x20, x2, #2
  40358c:	movk	x5, #0xc28f, lsl #32
  403590:	movk	x5, #0x28f5, lsl #48
  403594:	umulh	x20, x20, x5
  403598:	lsr	x20, x20, #2
  40359c:	cmp	x20, #0xa
  4035a0:	b.ne	4034d0 <ferror@plt+0x1fa0>  // b.any
  4035a4:	add	w3, w19, #0x1
  4035a8:	b	403548 <ferror@plt+0x2018>
  4035ac:	adrp	x4, 404000 <ferror@plt+0x2ad0>
  4035b0:	add	x4, x4, #0x790
  4035b4:	b	4034f8 <ferror@plt+0x1fc8>
  4035b8:	cbz	x0, 4036b4 <ferror@plt+0x2184>
  4035bc:	stp	x29, x30, [sp, #-64]!
  4035c0:	mov	x29, sp
  4035c4:	stp	x19, x20, [sp, #16]
  4035c8:	mov	x20, x0
  4035cc:	ldrsb	w4, [x0]
  4035d0:	cbz	w4, 4036a4 <ferror@plt+0x2174>
  4035d4:	cmp	x1, #0x0
  4035d8:	stp	x21, x22, [sp, #32]
  4035dc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4035e0:	stp	x23, x24, [sp, #48]
  4035e4:	mov	x21, x2
  4035e8:	mov	x23, x1
  4035ec:	mov	x22, x3
  4035f0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4035f4:	b.eq	40369c <ferror@plt+0x216c>  // b.none
  4035f8:	mov	x19, #0x0                   	// #0
  4035fc:	nop
  403600:	cmp	w4, #0x2c
  403604:	ldrsb	w4, [x20, #1]
  403608:	b.eq	403634 <ferror@plt+0x2104>  // b.none
  40360c:	cbz	w4, 40363c <ferror@plt+0x210c>
  403610:	add	x20, x20, #0x1
  403614:	cmp	x21, x19
  403618:	b.hi	403600 <ferror@plt+0x20d0>  // b.pmore
  40361c:	mov	w0, #0xfffffffe            	// #-2
  403620:	ldp	x19, x20, [sp, #16]
  403624:	ldp	x21, x22, [sp, #32]
  403628:	ldp	x23, x24, [sp, #48]
  40362c:	ldp	x29, x30, [sp], #64
  403630:	ret
  403634:	mov	x24, x20
  403638:	cbnz	w4, 403640 <ferror@plt+0x2110>
  40363c:	add	x24, x20, #0x1
  403640:	cmp	x0, x24
  403644:	b.cs	40369c <ferror@plt+0x216c>  // b.hs, b.nlast
  403648:	sub	x1, x24, x0
  40364c:	blr	x22
  403650:	cmn	w0, #0x1
  403654:	b.eq	40369c <ferror@plt+0x216c>  // b.none
  403658:	str	w0, [x23, x19, lsl #2]
  40365c:	add	x19, x19, #0x1
  403660:	ldrsb	w0, [x24]
  403664:	cbz	w0, 403684 <ferror@plt+0x2154>
  403668:	mov	x0, x20
  40366c:	ldrsb	w4, [x0, #1]!
  403670:	cbz	w4, 403684 <ferror@plt+0x2154>
  403674:	cmp	x21, x19
  403678:	b.ls	40361c <ferror@plt+0x20ec>  // b.plast
  40367c:	mov	x20, x0
  403680:	b	403600 <ferror@plt+0x20d0>
  403684:	mov	w0, w19
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldp	x21, x22, [sp, #32]
  403690:	ldp	x23, x24, [sp, #48]
  403694:	ldp	x29, x30, [sp], #64
  403698:	ret
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x23, x24, [sp, #48]
  4036a4:	mov	w0, #0xffffffff            	// #-1
  4036a8:	ldp	x19, x20, [sp, #16]
  4036ac:	ldp	x29, x30, [sp], #64
  4036b0:	ret
  4036b4:	mov	w0, #0xffffffff            	// #-1
  4036b8:	ret
  4036bc:	nop
  4036c0:	cbz	x0, 40373c <ferror@plt+0x220c>
  4036c4:	stp	x29, x30, [sp, #-32]!
  4036c8:	mov	x29, sp
  4036cc:	str	x19, [sp, #16]
  4036d0:	mov	x19, x3
  4036d4:	mov	x3, x4
  4036d8:	cmp	x19, #0x0
  4036dc:	ldrsb	w4, [x0]
  4036e0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4036e4:	b.eq	403734 <ferror@plt+0x2204>  // b.none
  4036e8:	ldr	x5, [x19]
  4036ec:	cmp	x5, x2
  4036f0:	b.hi	403734 <ferror@plt+0x2204>  // b.pmore
  4036f4:	cmp	w4, #0x2b
  4036f8:	b.eq	403724 <ferror@plt+0x21f4>  // b.none
  4036fc:	str	xzr, [x19]
  403700:	bl	4035b8 <ferror@plt+0x2088>
  403704:	cmp	w0, #0x0
  403708:	b.le	403718 <ferror@plt+0x21e8>
  40370c:	ldr	x1, [x19]
  403710:	add	x1, x1, w0, sxtw
  403714:	str	x1, [x19]
  403718:	ldr	x19, [sp, #16]
  40371c:	ldp	x29, x30, [sp], #32
  403720:	ret
  403724:	add	x0, x0, #0x1
  403728:	add	x1, x1, x5, lsl #2
  40372c:	sub	x2, x2, x5
  403730:	b	403700 <ferror@plt+0x21d0>
  403734:	mov	w0, #0xffffffff            	// #-1
  403738:	b	403718 <ferror@plt+0x21e8>
  40373c:	mov	w0, #0xffffffff            	// #-1
  403740:	ret
  403744:	nop
  403748:	cmp	x2, #0x0
  40374c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403750:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403754:	b.eq	403830 <ferror@plt+0x2300>  // b.none
  403758:	stp	x29, x30, [sp, #-64]!
  40375c:	mov	x29, sp
  403760:	stp	x19, x20, [sp, #16]
  403764:	mov	x20, x2
  403768:	mov	x19, x0
  40376c:	stp	x21, x22, [sp, #32]
  403770:	mov	w21, #0x1                   	// #1
  403774:	str	x23, [sp, #48]
  403778:	mov	x23, x1
  40377c:	ldrsb	w3, [x0]
  403780:	cbz	w3, 403818 <ferror@plt+0x22e8>
  403784:	nop
  403788:	cmp	w3, #0x2c
  40378c:	ldrsb	w3, [x19, #1]
  403790:	b.eq	4037a8 <ferror@plt+0x2278>  // b.none
  403794:	cbz	w3, 4037f4 <ferror@plt+0x22c4>
  403798:	add	x19, x19, #0x1
  40379c:	cmp	w3, #0x2c
  4037a0:	ldrsb	w3, [x19, #1]
  4037a4:	b.ne	403794 <ferror@plt+0x2264>  // b.any
  4037a8:	mov	x22, x19
  4037ac:	cbz	w3, 4037f4 <ferror@plt+0x22c4>
  4037b0:	cmp	x0, x22
  4037b4:	b.cs	403800 <ferror@plt+0x22d0>  // b.hs, b.nlast
  4037b8:	sub	x1, x22, x0
  4037bc:	blr	x20
  4037c0:	tbnz	w0, #31, 403804 <ferror@plt+0x22d4>
  4037c4:	asr	w2, w0, #3
  4037c8:	and	w0, w0, #0x7
  4037cc:	lsl	w0, w21, w0
  4037d0:	ldrb	w1, [x23, w2, sxtw]
  4037d4:	orr	w0, w0, w1
  4037d8:	strb	w0, [x23, w2, sxtw]
  4037dc:	ldrsb	w0, [x22]
  4037e0:	cbz	w0, 403818 <ferror@plt+0x22e8>
  4037e4:	ldrsb	w3, [x19, #1]!
  4037e8:	cbz	w3, 403818 <ferror@plt+0x22e8>
  4037ec:	mov	x0, x19
  4037f0:	b	403788 <ferror@plt+0x2258>
  4037f4:	add	x22, x19, #0x1
  4037f8:	cmp	x0, x22
  4037fc:	b.cc	4037b8 <ferror@plt+0x2288>  // b.lo, b.ul, b.last
  403800:	mov	w0, #0xffffffff            	// #-1
  403804:	ldp	x19, x20, [sp, #16]
  403808:	ldp	x21, x22, [sp, #32]
  40380c:	ldr	x23, [sp, #48]
  403810:	ldp	x29, x30, [sp], #64
  403814:	ret
  403818:	mov	w0, #0x0                   	// #0
  40381c:	ldp	x19, x20, [sp, #16]
  403820:	ldp	x21, x22, [sp, #32]
  403824:	ldr	x23, [sp, #48]
  403828:	ldp	x29, x30, [sp], #64
  40382c:	ret
  403830:	mov	w0, #0xffffffea            	// #-22
  403834:	ret
  403838:	cmp	x2, #0x0
  40383c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403840:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403844:	b.eq	403904 <ferror@plt+0x23d4>  // b.none
  403848:	stp	x29, x30, [sp, #-48]!
  40384c:	mov	x29, sp
  403850:	stp	x19, x20, [sp, #16]
  403854:	mov	x19, x0
  403858:	stp	x21, x22, [sp, #32]
  40385c:	mov	x21, x2
  403860:	mov	x22, x1
  403864:	ldrsb	w3, [x0]
  403868:	cbz	w3, 4038f0 <ferror@plt+0x23c0>
  40386c:	nop
  403870:	cmp	w3, #0x2c
  403874:	ldrsb	w3, [x19, #1]
  403878:	b.eq	403890 <ferror@plt+0x2360>  // b.none
  40387c:	cbz	w3, 4038d0 <ferror@plt+0x23a0>
  403880:	add	x19, x19, #0x1
  403884:	cmp	w3, #0x2c
  403888:	ldrsb	w3, [x19, #1]
  40388c:	b.ne	40387c <ferror@plt+0x234c>  // b.any
  403890:	mov	x20, x19
  403894:	cbz	w3, 4038d0 <ferror@plt+0x23a0>
  403898:	cmp	x0, x20
  40389c:	b.cs	4038dc <ferror@plt+0x23ac>  // b.hs, b.nlast
  4038a0:	sub	x1, x20, x0
  4038a4:	blr	x21
  4038a8:	tbnz	x0, #63, 4038e0 <ferror@plt+0x23b0>
  4038ac:	ldr	x2, [x22]
  4038b0:	orr	x0, x2, x0
  4038b4:	str	x0, [x22]
  4038b8:	ldrsb	w0, [x20]
  4038bc:	cbz	w0, 4038f0 <ferror@plt+0x23c0>
  4038c0:	ldrsb	w3, [x19, #1]!
  4038c4:	cbz	w3, 4038f0 <ferror@plt+0x23c0>
  4038c8:	mov	x0, x19
  4038cc:	b	403870 <ferror@plt+0x2340>
  4038d0:	add	x20, x19, #0x1
  4038d4:	cmp	x0, x20
  4038d8:	b.cc	4038a0 <ferror@plt+0x2370>  // b.lo, b.ul, b.last
  4038dc:	mov	w0, #0xffffffff            	// #-1
  4038e0:	ldp	x19, x20, [sp, #16]
  4038e4:	ldp	x21, x22, [sp, #32]
  4038e8:	ldp	x29, x30, [sp], #48
  4038ec:	ret
  4038f0:	mov	w0, #0x0                   	// #0
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldp	x21, x22, [sp, #32]
  4038fc:	ldp	x29, x30, [sp], #48
  403900:	ret
  403904:	mov	w0, #0xffffffea            	// #-22
  403908:	ret
  40390c:	nop
  403910:	stp	x29, x30, [sp, #-80]!
  403914:	mov	x29, sp
  403918:	str	xzr, [sp, #72]
  40391c:	cbz	x0, 4039b0 <ferror@plt+0x2480>
  403920:	stp	x19, x20, [sp, #16]
  403924:	mov	x19, x0
  403928:	mov	x20, x2
  40392c:	stp	x21, x22, [sp, #32]
  403930:	mov	w21, w3
  403934:	stp	x23, x24, [sp, #48]
  403938:	mov	x23, x1
  40393c:	str	w3, [x1]
  403940:	str	w3, [x2]
  403944:	bl	4014f0 <__errno_location@plt>
  403948:	str	wzr, [x0]
  40394c:	mov	x22, x0
  403950:	ldrsb	w0, [x19]
  403954:	cmp	w0, #0x3a
  403958:	b.eq	4039bc <ferror@plt+0x248c>  // b.none
  40395c:	add	x24, sp, #0x48
  403960:	mov	x0, x19
  403964:	mov	x1, x24
  403968:	mov	w2, #0xa                   	// #10
  40396c:	bl	401420 <strtol@plt>
  403970:	str	w0, [x23]
  403974:	str	w0, [x20]
  403978:	ldr	w0, [x22]
  40397c:	cbnz	w0, 4039f4 <ferror@plt+0x24c4>
  403980:	ldr	x2, [sp, #72]
  403984:	cmp	x2, #0x0
  403988:	ccmp	x2, x19, #0x4, ne  // ne = any
  40398c:	b.eq	4039f4 <ferror@plt+0x24c4>  // b.none
  403990:	ldrsb	w3, [x2]
  403994:	cmp	w3, #0x3a
  403998:	b.eq	403a08 <ferror@plt+0x24d8>  // b.none
  40399c:	cmp	w3, #0x2d
  4039a0:	b.eq	403a24 <ferror@plt+0x24f4>  // b.none
  4039a4:	ldp	x19, x20, [sp, #16]
  4039a8:	ldp	x21, x22, [sp, #32]
  4039ac:	ldp	x23, x24, [sp, #48]
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	ldp	x29, x30, [sp], #80
  4039b8:	ret
  4039bc:	add	x19, x19, #0x1
  4039c0:	add	x1, sp, #0x48
  4039c4:	mov	x0, x19
  4039c8:	mov	w2, #0xa                   	// #10
  4039cc:	bl	401420 <strtol@plt>
  4039d0:	str	w0, [x20]
  4039d4:	ldr	w0, [x22]
  4039d8:	cbnz	w0, 4039f4 <ferror@plt+0x24c4>
  4039dc:	ldr	x0, [sp, #72]
  4039e0:	cbz	x0, 4039f4 <ferror@plt+0x24c4>
  4039e4:	ldrsb	w1, [x0]
  4039e8:	cmp	w1, #0x0
  4039ec:	ccmp	x0, x19, #0x4, eq  // eq = none
  4039f0:	b.ne	4039a4 <ferror@plt+0x2474>  // b.any
  4039f4:	mov	w0, #0xffffffff            	// #-1
  4039f8:	ldp	x19, x20, [sp, #16]
  4039fc:	ldp	x21, x22, [sp, #32]
  403a00:	ldp	x23, x24, [sp, #48]
  403a04:	b	4039b4 <ferror@plt+0x2484>
  403a08:	ldrsb	w1, [x2, #1]
  403a0c:	cbnz	w1, 403a24 <ferror@plt+0x24f4>
  403a10:	ldp	x23, x24, [sp, #48]
  403a14:	str	w21, [x20]
  403a18:	ldp	x19, x20, [sp, #16]
  403a1c:	ldp	x21, x22, [sp, #32]
  403a20:	b	4039b4 <ferror@plt+0x2484>
  403a24:	str	wzr, [x22]
  403a28:	add	x19, x2, #0x1
  403a2c:	mov	x1, x24
  403a30:	mov	x0, x19
  403a34:	mov	w2, #0xa                   	// #10
  403a38:	str	xzr, [sp, #72]
  403a3c:	bl	401420 <strtol@plt>
  403a40:	str	w0, [x20]
  403a44:	ldr	w0, [x22]
  403a48:	cbz	w0, 4039dc <ferror@plt+0x24ac>
  403a4c:	b	4039f4 <ferror@plt+0x24c4>
  403a50:	cmp	x1, #0x0
  403a54:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a58:	b.eq	403b2c <ferror@plt+0x25fc>  // b.none
  403a5c:	stp	x29, x30, [sp, #-80]!
  403a60:	mov	x29, sp
  403a64:	stp	x19, x20, [sp, #16]
  403a68:	mov	x19, x1
  403a6c:	stp	x21, x22, [sp, #32]
  403a70:	add	x22, sp, #0x48
  403a74:	str	x23, [sp, #48]
  403a78:	add	x23, sp, #0x40
  403a7c:	b	403aa0 <ferror@plt+0x2570>
  403a80:	cmp	x20, #0x0
  403a84:	add	x19, x3, x4
  403a88:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403a8c:	ccmp	x21, x4, #0x0, ne  // ne = any
  403a90:	b.ne	403b14 <ferror@plt+0x25e4>  // b.any
  403a94:	bl	401320 <strncmp@plt>
  403a98:	cbnz	w0, 403b14 <ferror@plt+0x25e4>
  403a9c:	add	x0, x20, x21
  403aa0:	mov	x1, x23
  403aa4:	bl	402448 <ferror@plt+0xf18>
  403aa8:	mov	x1, x22
  403aac:	mov	x20, x0
  403ab0:	mov	x0, x19
  403ab4:	bl	402448 <ferror@plt+0xf18>
  403ab8:	ldp	x21, x4, [sp, #64]
  403abc:	mov	x3, x0
  403ac0:	mov	x1, x3
  403ac4:	mov	x0, x20
  403ac8:	mov	x2, x21
  403acc:	adds	x5, x21, x4
  403ad0:	b.eq	403afc <ferror@plt+0x25cc>  // b.none
  403ad4:	cmp	x5, #0x1
  403ad8:	b.ne	403a80 <ferror@plt+0x2550>  // b.any
  403adc:	cbz	x20, 403aec <ferror@plt+0x25bc>
  403ae0:	ldrsb	w5, [x20]
  403ae4:	cmp	w5, #0x2f
  403ae8:	b.eq	403afc <ferror@plt+0x25cc>  // b.none
  403aec:	cbz	x3, 403b14 <ferror@plt+0x25e4>
  403af0:	ldrsb	w5, [x3]
  403af4:	cmp	w5, #0x2f
  403af8:	b.ne	403a80 <ferror@plt+0x2550>  // b.any
  403afc:	mov	w0, #0x1                   	// #1
  403b00:	ldp	x19, x20, [sp, #16]
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldr	x23, [sp, #48]
  403b0c:	ldp	x29, x30, [sp], #80
  403b10:	ret
  403b14:	mov	w0, #0x0                   	// #0
  403b18:	ldp	x19, x20, [sp, #16]
  403b1c:	ldp	x21, x22, [sp, #32]
  403b20:	ldr	x23, [sp, #48]
  403b24:	ldp	x29, x30, [sp], #80
  403b28:	ret
  403b2c:	mov	w0, #0x0                   	// #0
  403b30:	ret
  403b34:	nop
  403b38:	stp	x29, x30, [sp, #-64]!
  403b3c:	mov	x29, sp
  403b40:	stp	x19, x20, [sp, #16]
  403b44:	mov	x19, x1
  403b48:	orr	x1, x0, x1
  403b4c:	cbz	x1, 403bcc <ferror@plt+0x269c>
  403b50:	stp	x21, x22, [sp, #32]
  403b54:	mov	x20, x0
  403b58:	mov	x21, x2
  403b5c:	cbz	x0, 403be0 <ferror@plt+0x26b0>
  403b60:	cbz	x19, 403bf8 <ferror@plt+0x26c8>
  403b64:	stp	x23, x24, [sp, #48]
  403b68:	bl	401230 <strlen@plt>
  403b6c:	mov	x23, x0
  403b70:	mvn	x0, x0
  403b74:	mov	x22, #0x0                   	// #0
  403b78:	cmp	x21, x0
  403b7c:	b.hi	403bb4 <ferror@plt+0x2684>  // b.pmore
  403b80:	add	x24, x21, x23
  403b84:	add	x0, x24, #0x1
  403b88:	bl	401300 <malloc@plt>
  403b8c:	mov	x22, x0
  403b90:	cbz	x0, 403bb4 <ferror@plt+0x2684>
  403b94:	mov	x1, x20
  403b98:	mov	x2, x23
  403b9c:	bl	401200 <memcpy@plt>
  403ba0:	mov	x2, x21
  403ba4:	mov	x1, x19
  403ba8:	add	x0, x22, x23
  403bac:	bl	401200 <memcpy@plt>
  403bb0:	strb	wzr, [x22, x24]
  403bb4:	mov	x0, x22
  403bb8:	ldp	x19, x20, [sp, #16]
  403bbc:	ldp	x21, x22, [sp, #32]
  403bc0:	ldp	x23, x24, [sp, #48]
  403bc4:	ldp	x29, x30, [sp], #64
  403bc8:	ret
  403bcc:	ldp	x19, x20, [sp, #16]
  403bd0:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  403bd4:	ldp	x29, x30, [sp], #64
  403bd8:	add	x0, x0, #0x270
  403bdc:	b	401370 <strdup@plt>
  403be0:	mov	x0, x19
  403be4:	mov	x1, x2
  403be8:	ldp	x19, x20, [sp, #16]
  403bec:	ldp	x21, x22, [sp, #32]
  403bf0:	ldp	x29, x30, [sp], #64
  403bf4:	b	401460 <strndup@plt>
  403bf8:	ldp	x19, x20, [sp, #16]
  403bfc:	ldp	x21, x22, [sp, #32]
  403c00:	ldp	x29, x30, [sp], #64
  403c04:	b	401370 <strdup@plt>
  403c08:	stp	x29, x30, [sp, #-32]!
  403c0c:	mov	x2, #0x0                   	// #0
  403c10:	mov	x29, sp
  403c14:	stp	x19, x20, [sp, #16]
  403c18:	mov	x20, x0
  403c1c:	mov	x19, x1
  403c20:	cbz	x1, 403c30 <ferror@plt+0x2700>
  403c24:	mov	x0, x1
  403c28:	bl	401230 <strlen@plt>
  403c2c:	mov	x2, x0
  403c30:	mov	x1, x19
  403c34:	mov	x0, x20
  403c38:	ldp	x19, x20, [sp, #16]
  403c3c:	ldp	x29, x30, [sp], #32
  403c40:	b	403b38 <ferror@plt+0x2608>
  403c44:	nop
  403c48:	stp	x29, x30, [sp, #-288]!
  403c4c:	mov	w9, #0xffffffd0            	// #-48
  403c50:	mov	w8, #0xffffff80            	// #-128
  403c54:	mov	x29, sp
  403c58:	add	x10, sp, #0xf0
  403c5c:	add	x11, sp, #0x120
  403c60:	stp	x11, x11, [sp, #80]
  403c64:	str	x10, [sp, #96]
  403c68:	stp	w9, w8, [sp, #104]
  403c6c:	ldp	x10, x11, [sp, #80]
  403c70:	str	x19, [sp, #16]
  403c74:	ldp	x8, x9, [sp, #96]
  403c78:	mov	x19, x0
  403c7c:	add	x0, sp, #0x48
  403c80:	stp	x10, x11, [sp, #32]
  403c84:	stp	x8, x9, [sp, #48]
  403c88:	str	q0, [sp, #112]
  403c8c:	str	q1, [sp, #128]
  403c90:	str	q2, [sp, #144]
  403c94:	str	q3, [sp, #160]
  403c98:	str	q4, [sp, #176]
  403c9c:	str	q5, [sp, #192]
  403ca0:	str	q6, [sp, #208]
  403ca4:	str	q7, [sp, #224]
  403ca8:	stp	x2, x3, [sp, #240]
  403cac:	add	x2, sp, #0x20
  403cb0:	stp	x4, x5, [sp, #256]
  403cb4:	stp	x6, x7, [sp, #272]
  403cb8:	bl	401450 <vasprintf@plt>
  403cbc:	tbnz	w0, #31, 403cec <ferror@plt+0x27bc>
  403cc0:	ldr	x1, [sp, #72]
  403cc4:	sxtw	x2, w0
  403cc8:	mov	x0, x19
  403ccc:	bl	403b38 <ferror@plt+0x2608>
  403cd0:	mov	x19, x0
  403cd4:	ldr	x0, [sp, #72]
  403cd8:	bl	401430 <free@plt>
  403cdc:	mov	x0, x19
  403ce0:	ldr	x19, [sp, #16]
  403ce4:	ldp	x29, x30, [sp], #288
  403ce8:	ret
  403cec:	mov	x19, #0x0                   	// #0
  403cf0:	mov	x0, x19
  403cf4:	ldr	x19, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #288
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-80]!
  403d04:	mov	x29, sp
  403d08:	stp	x21, x22, [sp, #32]
  403d0c:	ldr	x21, [x0]
  403d10:	stp	x19, x20, [sp, #16]
  403d14:	mov	x19, x0
  403d18:	ldrsb	w0, [x21]
  403d1c:	cbz	w0, 403e60 <ferror@plt+0x2930>
  403d20:	mov	x0, x21
  403d24:	mov	x22, x2
  403d28:	stp	x23, x24, [sp, #48]
  403d2c:	mov	x24, x1
  403d30:	mov	w23, w3
  403d34:	mov	x1, x2
  403d38:	bl	401470 <strspn@plt>
  403d3c:	add	x20, x21, x0
  403d40:	ldrsb	w21, [x21, x0]
  403d44:	cbz	w21, 403e24 <ferror@plt+0x28f4>
  403d48:	cbz	w23, 403dcc <ferror@plt+0x289c>
  403d4c:	adrp	x0, 404000 <ferror@plt+0x2ad0>
  403d50:	mov	w1, w21
  403d54:	add	x0, x0, #0x7b8
  403d58:	bl	401480 <strchr@plt>
  403d5c:	cbz	x0, 403dfc <ferror@plt+0x28cc>
  403d60:	add	x1, sp, #0x48
  403d64:	add	x23, x20, #0x1
  403d68:	mov	x0, x23
  403d6c:	strb	w21, [sp, #72]
  403d70:	strb	wzr, [sp, #73]
  403d74:	bl	4024d0 <ferror@plt+0xfa0>
  403d78:	add	x1, x20, x0
  403d7c:	str	x0, [x24]
  403d80:	ldrsb	w1, [x1, #1]
  403d84:	cmp	w1, #0x0
  403d88:	ccmp	w21, w1, #0x0, ne  // ne = any
  403d8c:	b.ne	403e24 <ferror@plt+0x28f4>  // b.any
  403d90:	add	x0, x0, #0x2
  403d94:	add	x21, x20, x0
  403d98:	ldrsb	w1, [x20, x0]
  403d9c:	cbz	w1, 403dac <ferror@plt+0x287c>
  403da0:	mov	x0, x22
  403da4:	bl	401480 <strchr@plt>
  403da8:	cbz	x0, 403e24 <ferror@plt+0x28f4>
  403dac:	mov	x20, x23
  403db0:	ldp	x23, x24, [sp, #48]
  403db4:	str	x21, [x19]
  403db8:	mov	x0, x20
  403dbc:	ldp	x19, x20, [sp, #16]
  403dc0:	ldp	x21, x22, [sp, #32]
  403dc4:	ldp	x29, x30, [sp], #80
  403dc8:	ret
  403dcc:	mov	x1, x22
  403dd0:	mov	x0, x20
  403dd4:	bl	4014d0 <strcspn@plt>
  403dd8:	str	x0, [x24]
  403ddc:	add	x0, x20, x0
  403de0:	ldp	x23, x24, [sp, #48]
  403de4:	str	x0, [x19]
  403de8:	mov	x0, x20
  403dec:	ldp	x19, x20, [sp, #16]
  403df0:	ldp	x21, x22, [sp, #32]
  403df4:	ldp	x29, x30, [sp], #80
  403df8:	ret
  403dfc:	mov	x1, x22
  403e00:	mov	x0, x20
  403e04:	bl	4024d0 <ferror@plt+0xfa0>
  403e08:	str	x0, [x24]
  403e0c:	add	x21, x20, x0
  403e10:	ldrsb	w1, [x20, x0]
  403e14:	cbz	w1, 403e44 <ferror@plt+0x2914>
  403e18:	mov	x0, x22
  403e1c:	bl	401480 <strchr@plt>
  403e20:	cbnz	x0, 403e44 <ferror@plt+0x2914>
  403e24:	ldp	x23, x24, [sp, #48]
  403e28:	str	x20, [x19]
  403e2c:	mov	x20, #0x0                   	// #0
  403e30:	mov	x0, x20
  403e34:	ldp	x19, x20, [sp, #16]
  403e38:	ldp	x21, x22, [sp, #32]
  403e3c:	ldp	x29, x30, [sp], #80
  403e40:	ret
  403e44:	ldp	x23, x24, [sp, #48]
  403e48:	str	x21, [x19]
  403e4c:	mov	x0, x20
  403e50:	ldp	x19, x20, [sp, #16]
  403e54:	ldp	x21, x22, [sp, #32]
  403e58:	ldp	x29, x30, [sp], #80
  403e5c:	ret
  403e60:	mov	x20, #0x0                   	// #0
  403e64:	mov	x0, x20
  403e68:	ldp	x19, x20, [sp, #16]
  403e6c:	ldp	x21, x22, [sp, #32]
  403e70:	ldp	x29, x30, [sp], #80
  403e74:	ret
  403e78:	stp	x29, x30, [sp, #-32]!
  403e7c:	mov	x29, sp
  403e80:	str	x19, [sp, #16]
  403e84:	mov	x19, x0
  403e88:	b	403e94 <ferror@plt+0x2964>
  403e8c:	cmp	w0, #0xa
  403e90:	b.eq	403eb4 <ferror@plt+0x2984>  // b.none
  403e94:	mov	x0, x19
  403e98:	bl	401350 <fgetc@plt>
  403e9c:	cmn	w0, #0x1
  403ea0:	b.ne	403e8c <ferror@plt+0x295c>  // b.any
  403ea4:	mov	w0, #0x1                   	// #1
  403ea8:	ldr	x19, [sp, #16]
  403eac:	ldp	x29, x30, [sp], #32
  403eb0:	ret
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	ldr	x19, [sp, #16]
  403ebc:	ldp	x29, x30, [sp], #32
  403ec0:	ret
  403ec4:	nop
  403ec8:	stp	x29, x30, [sp, #-64]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x19, x20, [sp, #16]
  403ed4:	adrp	x20, 415000 <ferror@plt+0x13ad0>
  403ed8:	add	x20, x20, #0xdf0
  403edc:	stp	x21, x22, [sp, #32]
  403ee0:	adrp	x21, 415000 <ferror@plt+0x13ad0>
  403ee4:	add	x21, x21, #0xde8
  403ee8:	sub	x20, x20, x21
  403eec:	mov	w22, w0
  403ef0:	stp	x23, x24, [sp, #48]
  403ef4:	mov	x23, x1
  403ef8:	mov	x24, x2
  403efc:	bl	4011c8 <memcpy@plt-0x38>
  403f00:	cmp	xzr, x20, asr #3
  403f04:	b.eq	403f30 <ferror@plt+0x2a00>  // b.none
  403f08:	asr	x20, x20, #3
  403f0c:	mov	x19, #0x0                   	// #0
  403f10:	ldr	x3, [x21, x19, lsl #3]
  403f14:	mov	x2, x24
  403f18:	add	x19, x19, #0x1
  403f1c:	mov	x1, x23
  403f20:	mov	w0, w22
  403f24:	blr	x3
  403f28:	cmp	x20, x19
  403f2c:	b.ne	403f10 <ferror@plt+0x29e0>  // b.any
  403f30:	ldp	x19, x20, [sp, #16]
  403f34:	ldp	x21, x22, [sp, #32]
  403f38:	ldp	x23, x24, [sp, #48]
  403f3c:	ldp	x29, x30, [sp], #64
  403f40:	ret
  403f44:	nop
  403f48:	ret
  403f4c:	nop
  403f50:	adrp	x2, 416000 <ferror@plt+0x14ad0>
  403f54:	mov	x1, #0x0                   	// #0
  403f58:	ldr	x2, [x2, #424]
  403f5c:	b	4012a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403f60 <.fini>:
  403f60:	stp	x29, x30, [sp, #-16]!
  403f64:	mov	x29, sp
  403f68:	ldp	x29, x30, [sp], #16
  403f6c:	ret
