<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPURegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizationArtifactCombiner_8h.html">llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   30</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// This file will be TableGen&#39;ed at some point.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span>MIPatternMatch;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// Observer to apply a register bank to new registers created by LegalizerHelper.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>ApplyRegBankMapping final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *NewBank;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NewInsts;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  ApplyRegBankMapping(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI_,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI_, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    : RBI(RBI_), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MRI_), NewBank(RB) {}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  ~ApplyRegBankMapping() {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : NewInsts)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      applyBank(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// Set any registers that don&#39;t have a set register class or bank to SALU.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> applyBank(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::G_ANYEXT || Opc == AMDGPU::G_ZEXT ||</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        Opc == AMDGPU::G_SEXT) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <span class="comment">// LegalizerHelper wants to use the basic legalization artifacts when</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <span class="comment">// widening etc. We don&#39;t handle selection with vcc in artifact sources,</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      <span class="comment">// so we need to use a sslect instead to handle these properly.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">if</span> (SrcBank == &amp;AMDGPU::VCCRegBank) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg) == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg) == S32);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">// Replace the extension with a select, which really uses the boolean</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="comment">// source.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keyword">auto</span> True = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, Opc == AMDGPU::G_SEXT ? -1 : 1);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keyword">auto</span> False = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(DstReg, SrcReg, True, False);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(True.getReg(0), *NewBank);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(False.getReg(0), *NewBank);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(DstReg));</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, *NewBank);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::G_TRUNC) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstBank != &amp;AMDGPU::VCCRegBank);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(Reg))</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = NewBank;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg) == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1)) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;               <span class="stringliteral">&quot;s1 operands should only be used for vector bools&quot;</span>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::G_TRUNC &amp;&amp;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::G_ANYEXT) &amp;&amp;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;               <span class="stringliteral">&quot;not expecting legalization artifacts here&quot;</span>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        RB = &amp;AMDGPU::VCCRegBank;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Reg, *RB);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">void</span> erasingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">void</span> createdInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// At this point, the instruction was just inserted and has no operands.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    NewInsts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;MI);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">void</span> changingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">void</span> changedInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">  134</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    : <a class="code" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">AMDGPUGenRegisterBankInfo</a>(),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Subtarget(ST),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(Subtarget.getRegisterInfo()),</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(Subtarget.getInstrInfo()) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> AlreadyInit = <span class="keyword">false</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">if</span> (AlreadyInit)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  AlreadyInit = <span class="keyword">true</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::SGPRRegBankID) == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         &amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::VGPRRegBankID) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;         &amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::AGPRRegBankID) == &amp;AMDGPU::AGPRRegBank);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">  152</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">unsigned</span> BankID = Bank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">return</span> BankID == AMDGPU::VGPRRegBankID || BankID == AMDGPU::AGPRRegBankID;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">  157</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">AMDGPURegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                          <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (Dst.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID &amp;&amp;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src)) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Bool values are tricky, because the meaning is based on context. The SCC</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// and VCC banks are for the natural scalar and vector conditions produced by</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// a compare.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// Legalization doesn&#39;t know about the necessary context, so an s1 use may</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// have been a truncate from an arbitrary value, in which case a copy (lowered</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// as a compare with 0) needs to be inserted.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (Size == 1 &amp;&amp;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      (Dst.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) &amp;&amp;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      (<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src) ||</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;       Src.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID ||</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;       Src.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID))</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID)</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// There is no direct copy between AGPRs.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">if</span> (Dst.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::AGPRRegBankID &amp;&amp;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      Src.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::AGPRRegBankID)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(Dst, Src, Size);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">  191</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">AMDGPURegisterBankInfo::getBreakDownCost</a>(</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank)<span class="keyword"> const </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// VGPR.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// FIXME: Is there a better way to do this?</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> &gt;= 2 || ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> &gt;= 64)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> 10; <span class="comment">// This is expensive.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> == 2 &amp;&amp;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 0 &amp;&amp;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 32 &amp;&amp;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a> == ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// 32-bit extract of a 64-bit value is just access of a subregister, so free.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// TODO: Cost of 0 hits assert, though it&#39;s not clear it&#39;s what we really</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// want.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// alignment restrictions, but this probably isn&#39;t important.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">  217</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">AMDGPURegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                               <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty)<span class="keyword"> const </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span> (&amp;RC == &amp;AMDGPU::SReg_1RegClass)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VCCRegBank;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// We promote real scalar booleans to SReg_32. Any SGPR using s1 is really a</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// VCC-like use.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(&amp;RC)) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// FIXME: This probably came from a copy from a physical register, which</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// should be inferrrable from the copied to-type. We don&#39;t have many boolean</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// physical register constraints so just assume a normal SGPR for now.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordflow">return</span> AMDGPU::SGPRRegBank;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> Ty == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1) ? AMDGPU::VCCRegBank : AMDGPU::SGPRRegBank;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#af33c851383c73dc2913f1461d5e42068">isAGPRClass</a>(&amp;RC) ? AMDGPU::AGPRRegBank : AMDGPU::VGPRRegBank;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab56c620be1d666d3be7f03c77a81a6c4">  239</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">AMDGPURegisterBankInfo::addMappingFromTable</a>(</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, NumOps&gt; RegSrcOpIdx,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;NumOps&gt;</a>&gt; Table)<span class="keyword"> const </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 10&gt;</a> <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">unsigned</span> Sizes[NumOps];</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(RegSrcOpIdx[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    Sizes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordtype">unsigned</span> SizeI = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, SizeI);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// getInstrMapping&#39;s default mapping uses ID 1, so start at 2.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">unsigned</span> MappingID = 2;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a> : Table) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordtype">int</span> OpIdx = RegSrcOpIdx[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[OpIdx] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(<a class="code" href="structllvm_1_1Entry.html">Entry</a>.RegBanks[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], Sizes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(MappingID++, <a class="code" href="structllvm_1_1Entry.html">Entry</a>.Cost,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                                 <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>),</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                 <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>.size()));</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">  276</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a>(</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>()) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="comment">// Need a readfirstlane for the index.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    };</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;4&gt;</a> Table[4] = {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="comment">// Need readfirstlane of first op</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="comment">// Need readfirstlane of second op</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="comment">// Need readfirstlane of both ops</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 3 }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    };</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// rsrc, voffset, offset</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 4&gt; RegSrcOpIdx = { { 0, 2, 3, 4 } };</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;4&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(MI);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">  316</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a>(</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>()) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[4] = {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="comment">// Waterfall loop needed for rsrc. In the worst case this will execute</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="comment">// approximately an extra 10 * wavesize + 2 instructions.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1000 }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    };</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">// rsrc, voffset, offset</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 2, 3, 4 } };</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;2&gt;</a> Table[4] = {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="comment">// Only need 1 register in loop</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 300 },</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="comment">// Have to waterfall the resource.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="comment">// Have to waterfall the resource, and the offset.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1500 }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    };</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// rsrc, offset</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 2&gt; RegSrcOpIdx = { { 2, 3 } };</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;2&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">// VGPR = M0, VGPR</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID  }, 1 },</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="comment">// Need a readfirstlane for m0</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    };</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// FIXME: Should have no register for immediate</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="comment">// Perfectly legal.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      { { AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="comment">// Need readlane</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      { { AMDGPU::VGPRRegBankID }, 3 }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    };</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 1&gt; RegSrcOpIdx = { { 2 } };</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(MI);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">  388</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = dyn_cast_or_null&lt;Instruction&gt;(MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">getValue</a>());</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">return</span> I &amp;&amp; I-&gt;<a class="code" href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">getMetadata</a>(<span class="stringliteral">&quot;amdgpu.noclobber&quot;</span>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// FIXME: Returns uniform if there&#39;s no source value information. This is</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// probably wrong.</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">  395</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AS = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>();</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#aa25f7e1207f9595348bab62b54a3821d">IsConst</a> = AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                       AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">// There are no extending SMRD/SMEM loads, and they require 4-byte alignment.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">return</span> MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>() &gt;= 4 &amp;&amp; MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a427efe022b387d0cd19ef2a4fd9e3a37">getAlignment</a>() &gt;= 4 &amp;&amp;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// Can&#39;t do a scalar atomic load.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">isAtomic</a>() &amp;&amp;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">// Don&#39;t use scalar loads for volatile accesses to non-constant address</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">// spaces.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    (IsConst || !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">isVolatile</a>()) &amp;&amp;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="comment">// Memory must be known constant, or not written before this load.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    (IsConst || MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">isInvariant</a>() || <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a>(MMO)) &amp;&amp;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(MMO);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">  417</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">AMDGPURegisterBankInfo::getInstrAlternativeMappings</a>(</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[3] = {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        { { AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        { { AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        { { AMDGPU::VCCRegBankID }, 1 }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      };</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      { { AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      { { AMDGPU::SGPRRegBankID }, 1 }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    };</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_XOR: {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="comment">// s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SCCMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;          {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32),</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;           <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32),</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;           <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32)}),</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SCCMapping);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VCCMapping0 = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        2, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;          {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, Size),</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;           <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, Size),</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;           <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, Size)}),</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VCCMapping0);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (Size != 64)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size)}),</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      2, 2, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      3, 3, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SVMapping);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// SGPR in LHS is slightly preferrable, so make it VS more expensive than</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// SV.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      3, 4, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, Size)}),</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      3); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VSMapping);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXTLOAD: {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordtype">unsigned</span> PtrSize = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordtype">unsigned</span> AS = PtrTy.getAddressSpace();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">if</span> ((AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;         AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) &amp;&amp;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(MI)) {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;          1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                    {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                     <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, PtrSize)}),</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;          2); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        2, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;          {AMDGPU::getValueMappingLoadSGPROnly(AMDGPU::VGPRRegBankID, LoadTy),</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;           <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, PtrSize)}),</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        2); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// It may be possible to have a vgpr = load sgpr mapping here, because</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">// the mubuf instructions support this kind of load, but probably for only</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// gfx7 and older.  However, the addressing mode matching in the instruction</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// selector should be able to do a better job of detecting and selecting</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">// these kinds of loads from the vgpr = load vgpr mapping.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  }</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ICMP: {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// TODO: Should report 32-bit for scalar output type.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 1),</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size)}),</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(2, 1,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1),</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size)}),</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SVMapping);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(3, 1,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1),</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size)}),</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VSMapping);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(4, 1,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1),</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size)}),</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 1),</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size)}),</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(2, 1,</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1),</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      4); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMIN:</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMAX:</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMIN:</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMAX: {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[4] = {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="comment">// Scalar requires cmp+select, and extends if 16-bit.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      <span class="comment">// FIXME: Should there be separate costs for 32 and 16-bit</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 3 }</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    };</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 1, 2 } };</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Table));</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SADDE:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SSUBE: {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 1),</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size),</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;         <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 1)}),</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      5); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(2, 1,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1),</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size),</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                          <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1)}),</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      5); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  }</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 1);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">// TODO: Change type to 32 for scalar</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 1), <span class="keyword">nullptr</span>}),</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      2); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SMapping);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        {<a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1), <span class="keyword">nullptr</span> }),</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      2); <span class="comment">// Num Operands</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VMapping);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a>(MI, MRI);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(MI, MRI);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(MI);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">  675</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">AMDGPURegisterBankInfo::split64BitValueForMapping</a>(</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> &amp;Regs,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HalfTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LoLHS = MRI-&gt;createGenericVirtualRegister(HalfTy);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> HiLHS = MRI-&gt;createGenericVirtualRegister(HalfTy);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, *MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  MRI-&gt;setRegBank(LoLHS, *Bank);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  MRI-&gt;setRegBank(HiLHS, *Bank);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LoLHS);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(HiLHS);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::G_UNMERGE_VALUES)</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(LoLHS)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(HiLHS)</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Reg);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;}</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/// Replace the current type each register in \p Regs has with \p NewTy</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">  698</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                          <a class="code" href="classllvm_1_1LLT.html">LLT</a> NewTy) {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Regs) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == NewTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, NewTy);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">  706</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() % 2 == 0);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">LLT::scalarOrVector</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() / 2, Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>());</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 2 == 0);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() / 2);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;}</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">/// Legalize instruction \p MI where operands in \p OpIndices must be SGPRs. If</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/// execute the instruction for each unique combination of values in all lanes</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/// in the wave. The block will be split such that rest of the instructions are</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/// moved to a new block.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/// Essentially performs this loop:</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"></span><span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/// Save Execution Mask</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/// For (Lane : Wavefront) {</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">///   Enable Lane, Disable all other lanes</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">///   SGPR = read SGPR value for current lane from VGPR</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">///   VGPRResult[Lane] = use_op SGPR</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/// }</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/// Restore Execution Mask</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/// There is additional complexity to try for compare values to identify the</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/// unique values used.</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">  734</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;MachineBasicBlock::iterator&gt;</a> Range,</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs,</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> ResultRegs;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> InitResultRegs;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> PhiRegs;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = &amp;B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *WaveRC = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> WaveAndOpc = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    AMDGPU::S_AND_B32 : AMDGPU::S_AND_B64;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovTermOpc = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    AMDGPU::S_MOV_B32_term : AMDGPU::S_MOV_B64_term;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> XorTermOpc = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    AMDGPU::S_XOR_B32_term : AMDGPU::S_XOR_B64_term;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AndSaveExecOpc =  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    AMDGPU::S_AND_SAVEEXEC_B32 : AMDGPU::S_AND_SAVEEXEC_B64;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ExecReg =  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Range) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.defs()) {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> ResTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DefBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      ResultRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> InitReg = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(ResTy).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> PhiReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(ResTy);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      InitResultRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(InitReg);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      PhiRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhiReg);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(PhiReg, *DefBank);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(InitReg, *DefBank);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    }</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SaveExecReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InitSaveExecReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">// Don&#39;t bother using generic instructions/registers for the exec mask.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::IMPLICIT_DEF)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(InitSaveExecReg);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">// To insert the loop we need to split the block. Move everything before this</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">// point to a new block, and insert a new empty block before this instruction.</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RestoreExecBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> MBBI(MBB);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  ++MBBI;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, LoopBB);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RestoreExecBB);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RemainderBB);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RestoreExecBB);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">// Move the rest of the block into a new block.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;MBB);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, Range.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  RestoreExecBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*LoopBB, LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::PHI)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(PhiExec)</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InitSaveExecReg)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;MBB)</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewExec)</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(LoopBB);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Result : <a class="code" href="namespacellvm.html#ab40ed7b4f3983c26e06c9f17e0f47761">zip</a>(InitResultRegs, ResultRegs, PhiRegs)) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_PHI)</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(std::get&lt;2&gt;(Result))</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(std::get&lt;0&gt;(Result)) <span class="comment">// Initial value / implicit_def</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;MBB)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(std::get&lt;1&gt;(Result)) <span class="comment">// Mid-loop value.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(LoopBB);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">getDL</a>();</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">// Figure out the iterator range after splicing the instructions.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keyword">auto</span> NewBegin = std::prev(LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">// Move the instruction into the loop. Note we moved everything after</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// Range.end() already into a new block, so Range.end() is no longer valid.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), &amp;MBB, Range.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keyword">auto</span> NewEnd = LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Range.begin();</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*LoopBB, I);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(NewBegin, NewEnd)) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses()) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <span class="keywordflow">if</span> (SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg())) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        <a class="code" href="classllvm_1_1LLT.html">LLT</a> OpTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keywordtype">unsigned</span> OpSize = OpTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <span class="comment">// Can only do a readlane of 32-bit pieces.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        <span class="keywordflow">if</span> (OpSize == 32) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;          <span class="comment">// Avoid extra copies in the simple case of one 32-bit register.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpReg</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;            = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(CurrentLaneOpReg, OpTy);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), AMDGPU::VGPR_32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;          <span class="comment">// Read the next variant &lt;- also loop target.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                  CurrentLaneOpReg)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;            .addReg(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;          <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;          <span class="keywordflow">if</span> (First)</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;            CondReg = NewCondReg;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;          <span class="comment">// Compare the just read M0 value to all possible Idx values.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_CMP_EQ_U32_e64)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(NewCondReg)</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CurrentLaneOpReg)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(CurrentLaneOpReg);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;          <span class="keywordflow">if</span> (!First) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> AndReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;            B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(WaveAndOpc)</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(AndReg)</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewCondReg)</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CondReg);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;            CondReg = AndReg;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          }</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;          <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> ReadlanePieces;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;          <span class="comment">// in 32-bit pieces.</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;          <span class="keywordtype">bool</span> Is64 = OpSize % 64 == 0;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;          <a class="code" href="classllvm_1_1LLT.html">LLT</a> UnmergeTy = OpSize % 64 == 0 ? <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;          <span class="keywordtype">unsigned</span> CmpOp = OpSize % 64 == 0 ? AMDGPU::V_CMP_EQ_U64_e64</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;            : AMDGPU::V_CMP_EQ_U32_e64;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;          <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;          <span class="comment">// in 32-bit pieces.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;          <span class="comment">// Insert the unmerge before the loop.</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;          B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(MBB);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;          <span class="keyword">auto</span> Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(UnmergeTy, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*I);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;          <span class="keywordtype">unsigned</span> NumPieces = Unmerge-&gt;getNumOperands() - 1;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> PieceIdx = 0; PieceIdx != NumPieces; ++PieceIdx) {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> UnmergePiece = Unmerge.getReg(PieceIdx);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpReg;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;            <span class="keywordflow">if</span> (Is64) {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpRegLo = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpRegHi = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(UnmergePiece, &amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CurrentLaneOpRegLo, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CurrentLaneOpRegHi, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;              <span class="comment">// Read the next variant &lt;- also loop target.</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                      CurrentLaneOpRegLo)</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                .addReg(UnmergePiece, 0, AMDGPU::sub0);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;              <span class="comment">// Read the next variant &lt;- also loop target.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                      CurrentLaneOpRegHi)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                .addReg(UnmergePiece, 0, AMDGPU::sub1);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;              CurrentLaneOpReg =</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64),</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                             {CurrentLaneOpRegLo, CurrentLaneOpRegHi})</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CurrentLaneOpReg, &amp;AMDGPU::SReg_64_XEXECRegClass);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;              <span class="keywordflow">if</span> (OpTy.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>() == 64) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                <span class="comment">// If we need to produce a 64-bit element vector, so use the</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                <span class="comment">// merged pieces</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                ReadlanePieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpReg);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                <span class="comment">// 32-bit element type.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                ReadlanePieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpRegLo);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                ReadlanePieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpRegHi);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;              }</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;              CurrentLaneOpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(UnmergePiece, &amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;              MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(CurrentLaneOpReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;              <span class="comment">// Read the next variant &lt;- also loop target.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, I, DL, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                      CurrentLaneOpReg)</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                .addReg(UnmergePiece);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;              ReadlanePieces.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpReg);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;            }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;            <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;            <span class="keywordflow">if</span> (First)</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;              CondReg = NewCondReg;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(CmpOp)</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(NewCondReg)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CurrentLaneOpReg)</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(UnmergePiece);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            <span class="keywordflow">if</span> (!First) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> AndReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;              <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;              B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(WaveAndOpc)</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(AndReg)</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewCondReg)</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CondReg);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;              CondReg = AndReg;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;          }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;          <span class="comment">// FIXME: Build merge seems to switch to CONCAT_VECTORS but not</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;          <span class="comment">// BUILD_VECTOR</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;          <span class="keywordflow">if</span> (OpTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            <span class="keyword">auto</span> <a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(OpTy, ReadlanePieces);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(<a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            <span class="keyword">auto</span> <a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(OpTy, ReadlanePieces);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(<a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;          }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        }</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      }</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    }</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  }</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*LoopBB, LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="comment">// Update EXEC, save the original EXEC value to VCC.</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AndSaveExecOpc)</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(NewExec)</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CondReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a>(NewExec, CondReg);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(XorTermOpc)</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(ExecReg)</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ExecReg)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewExec);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="comment">// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">// s_cbranch_scc0?</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="comment">// Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_CBRANCH_EXECNZ)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(LoopBB);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">// Save the EXEC mask before the loop.</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), DL, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(MovTermOpc), SaveExecReg)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    .addReg(ExecReg);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">// Restore the EXEC mask after the loop.</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(*RestoreExecBB);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(MovTermOpc)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(ExecReg)</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SaveExecReg);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="comment">// Set the insert point after the original instruction, so any new</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="comment">// instructions will be in the remainder.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*RemainderBB, RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">// Return any unique registers used by \p MI at \p OpIndices that need to be</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">// handled in a waterfall loop. Returns these registers in \p</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// SGPROperandRegs. Returns true if there are any operansd to handle and a</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">// waterfall loop is necessary.</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea"> 1035</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">AMDGPURegisterBankInfo::collectWaterfallOperands</a>(</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : OpIndices) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>());</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">if</span> (OpBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID)</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Reg);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="comment">// No operands need to be replaced, so no need to loop.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">return</span> !SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#ab2b90a04bf69cd8f2c1ded5c43aee94f">empty</a>();</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8054fd66e07e0d1b528b890a8554a290"> 1050</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="comment">// Use a set to avoid extra readfirstlanes in the case where multiple operands</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">// are the same register.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> SGPROperandRegs;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(SGPROperandRegs, MI, MRI, OpIndices))</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(B, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(I, std::next(I)),</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                SGPROperandRegs, MRI);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;}</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af24440df02989c99abd91167e9e143e1"> 1065</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(B, MI, MRI, OpIndices);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;}</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// Legalize an operand that must be an SGPR by inserting a readfirstlane.</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d"> 1073</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a>(</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">if</span> (Bank != &amp;AMDGPU::VGPRRegBank)</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SGPR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_READFIRSTLANE_B32)</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(SGPR)</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(SGPR, MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg));</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Constrained =</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Reg, AMDGPU::VGPR_32RegClass, MRI);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  (void)Constrained;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Constrained &amp;&amp; <span class="stringliteral">&quot;Failed to constrain readfirstlane src reg&quot;</span>);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;}</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">// When regbankselect repairs registers, it will insert a repair instruction</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// which defines the repaired register.  Then it calls applyMapping and expects</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">// that the targets will either delete or rewrite the originally wrote to the</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">// repaired registers.  Beccause of this, we end up in a situation where</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">// we have 2 instructions defining the same registers.</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a10e723695dfad464ff1e117e4b0b2256"> 1101</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a10e723695dfad464ff1e117e4b0b2256">getOtherVRegDef</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="comment">// Is there some way we can assert that there are exactly 2 def instructions?</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a> : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">def_instructions</a>(Reg)) {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">if</span> (&amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a> != &amp;MI)</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="keywordflow">return</span> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aef343538f514af9f537db195fe4b4c09"> 1113</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aef343538f514af9f537db195fe4b4c09">AMDGPURegisterBankInfo::applyMappingWideLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadTy =  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordtype">unsigned</span> LoadSize = LoadTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxNonSmrdLoadSize = 128;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">// 128-bit loads are supported for all instruction types.</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">if</span> (LoadSize &lt;= MaxNonSmrdLoadSize)</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">// If the pointer is an SGPR, we have nothing to do.</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">if</span> (SrcRegs.empty()) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *PtrBank =</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">if</span> (PtrBank == &amp;AMDGPU::SGPRRegBank)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    SrcRegs.push_back(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadSize % MaxNonSmrdLoadSize == 0);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// We want to get the repair instruction now, because it will help us</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// determine which instruction the legalizer inserts that will also</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">// write to DstReg.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RepairInst = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a10e723695dfad464ff1e117e4b0b2256">getOtherVRegDef</a>(MRI, DstReg, MI);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="comment">// RegBankSelect only emits scalar types, so we need to reset the pointer</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="comment">// operand to a pointer type.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BasePtrReg = SrcRegs[0];</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(BasePtrReg, PtrTy);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordtype">unsigned</span> SplitElts =</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      MaxNonSmrdLoadSize / LoadTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadSplitTy =  <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(SplitElts, LoadTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>());</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  ApplyRegBankMapping <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(*<span class="keyword">this</span>, MRI, &amp;AMDGPU::VGPRRegBank);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;O);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a4201fa4724da873758c296dca1f0dac4">setChangeObserver</a>(Observer);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>(), Observer, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">if</span> (Helper.fewerElementsVector(MI, 0, LoadSplitTy) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="comment">// At this point, the legalizer has split the original load into smaller</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">// loads.  At the end of lowering, it inserts an instruction (LegalizedInst)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="comment">// that combines the outputs of the lower loads and writes it to DstReg.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">// The register bank selector has also added the RepairInst which writes to</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="comment">// DstReg as well.</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LegalizedInst = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a10e723695dfad464ff1e117e4b0b2256">getOtherVRegDef</a>(MRI, DstReg, *RepairInst);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="comment">// Replace the output of the LegalizedInst with a temporary register, since</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="comment">// RepairInst already defines DstReg.</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg));</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  LegalizedInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(TmpReg);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*RepairInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), RepairInst);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> DefIdx = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DefRegs.size(); DefIdx != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++DefIdx) {</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32));</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(IdxReg, DefIdx);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(IdxReg, AMDGPU::VGPRRegBank);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">buildExtractVectorElement</a>(DefRegs[DefIdx], TmpReg, IdxReg);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a784b7fe346269e08027c02394906590c"> 1186</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a784b7fe346269e08027c02394906590c">AMDGPURegisterBankInfo::applyMappingImage</a>(</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">int</span> RsrcIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumDefs = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>();</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  RsrcIdx += NumDefs + 1;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="comment">// Insert copies to VGPR arguments.</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="comment">// Fixup any SGPR arguments.</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> SGPRIndexes;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NumDefs, NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="comment">// If this intrinsic has a sampler, it immediately follows rsrc.</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx + 1)</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      SGPRIndexes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, SGPRIndexes);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">// FIXME: Duplicated from LegalizerHelper</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a96bf442f65306b9a5ffda8ca473f0ce1"> 1214</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a96bf442f65306b9a5ffda8ca473f0ce1">minMaxToCompare</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMIN:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMAX:</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMIN:</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMAX:</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not in integer min/max&quot;</span>);</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;}</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">// FIXME: Duplicated from LegalizerHelper, except changing the boolean type.</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d"> 1230</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d">AMDGPURegisterBankInfo::lowerScalarMinMax</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a96bf442f65306b9a5ffda8ca473f0ce1">minMaxToCompare</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> CmpType = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keyword">auto</span> Cmp = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(Pred, CmpType, Src0, Src1);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(Dst, Cmp, Src0, Src1);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Cmp.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;}</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">// For cases where only a single copy is inserted for matching register banks.</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// Replace the register in the instruction operand</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e"> 1248</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keyword">const</span> AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, <span class="keywordtype">unsigned</span> OpIdx) {</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcReg(OpdMapper.getVRegs(OpIdx));</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">if</span> (!SrcReg.empty()) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.size() == 1);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    OpdMapper.getMI().getOperand(OpIdx).setReg(SrcReg[0]);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  }</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/// Handle register layout difference for f16 images for some subtargets.</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0"> 1258</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">AMDGPURegisterBankInfo::handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                                                <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> StoreVT = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">if</span> (!StoreVT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || StoreVT.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() != S16)</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keyword">auto</span> Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S16, Reg);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> WideRegs;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Unmerge-&gt;getNumOperands() - 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    WideRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Unmerge.getReg(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordtype">int</span> NumElts = StoreVT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">return</span> B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(<a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(NumElts, S32), WideRegs).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="keyword">static</span> std::pair&lt;Register, unsigned&gt;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121"> 1283</a></span>&#160;<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  int64_t Const;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Const)))</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">return</span> std::make_pair(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(), Const);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1Base.html">Base</a>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a084265f50ae31dd0e36c2d0206c474f6">m_GAdd</a>(<a class="code" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Base), <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Const))))</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">return</span> std::make_pair(Base, Const);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="comment">// TODO: Handle G_OR used for add case</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Reg, 0);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;}</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;std::pair&lt;Register, unsigned&gt;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c"> 1297</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">AMDGPURegisterBankInfo::splitBufferOffsets</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                           <a class="code" href="classllvm_1_1Register.html">Register</a> OrigOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxImm = 4095;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordtype">unsigned</span> ImmOffset;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  std::tie(BaseReg, ImmOffset) = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a>(*B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>(),</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                                           OrigOffset);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordtype">unsigned</span> C1 = 0;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">if</span> (ImmOffset != 0) {</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="comment">// If the immediate value is too big for the immoffset field, put the value</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="comment">// and -4096 into the immoffset field so that the value that is copied/added</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="comment">// for the voffset field is a multiple of 4096, and it stands more chance</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="comment">// of being CSEd with the copy/add for another similar load/store.</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="comment">// However, do not do that rounding down to a multiple of 4096 if that is a</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="comment">// negative number, as it appears to be illegal to have a negative offset</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="comment">// in the vgpr, even if adding the immediate offset makes it positive.</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordtype">unsigned</span> Overflow = ImmOffset &amp; ~MaxImm;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    ImmOffset -= Overflow;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordflow">if</span> ((int32_t)Overflow &lt; 0) {</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      Overflow += ImmOffset;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      ImmOffset = 0;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    }</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    C1 = ImmOffset;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <span class="keywordflow">if</span> (Overflow != 0) {</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;      <span class="keywordflow">if</span> (!BaseReg)</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;        BaseReg = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, Overflow).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;        <span class="keyword">auto</span> OverflowVal = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, Overflow);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;        BaseReg = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">buildAdd</a>(S32, BaseReg, OverflowVal).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      }</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    }</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">if</span> (!BaseReg)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    BaseReg = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">return</span> {BaseReg, C1};</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;}</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2"> 1340</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  int64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, MRI, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(C)) &amp;&amp; C == 0;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;}</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#ae33d84a14da07edfa006adc3efc77eae"> 1345</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#ae33d84a14da07edfa006adc3efc77eae">extractGLC</a>(<span class="keywordtype">unsigned</span> CachePolicy) {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">return</span> CachePolicy &amp; 1;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;}</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a384dc807337eed8abec10341c89dda39"> 1349</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a384dc807337eed8abec10341c89dda39">extractSLC</a>(<span class="keywordtype">unsigned</span> CachePolicy) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">return</span> (CachePolicy &gt;&gt; 1) &amp; 1;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#aad2991f8765e296684a57f822f3a363c"> 1353</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aad2991f8765e296684a57f822f3a363c">extractDLC</a>(<span class="keywordtype">unsigned</span> CachePolicy) {</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">return</span> (CachePolicy &gt;&gt; 2) &amp; 1;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;}</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69"> 1358</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69">AMDGPURegisterBankInfo::selectStoreIntrinsic</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;   <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(B, MI, MRI, {2, 4});</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// FIXME: DAG lowering brokenly changes opcode based on FP vs. integer.</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VData = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VData);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordtype">int</span> EltSize = Ty.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>();</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="comment">// FIXME: Broken integer truncstore.</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">if</span> (EltSize != 32)</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unhandled intrinsic store&quot;</span>);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="comment">// FIXME: Verifier should enforce 1 MMO for these intrinsics.</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> MemSize = (*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getSize();</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RSrc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VOffset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SOffset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordtype">unsigned</span> CachePolicy = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordtype">unsigned</span> ImmOffset;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  std::tie(VOffset, ImmOffset) = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a>(B, VOffset);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> Offen = !<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a>(VOffset, MRI);</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordtype">unsigned</span> Opc = AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keywordflow">switch</span> (8 * MemSize) {</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    Opc = Offen ? AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact :</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                  AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    Opc = Offen ? AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact :</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                  AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    Opc = Offen ? AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact :</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                  AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">if</span> (Size &gt; 32)</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">AMDGPU::getMUBUFOpcode</a>(Opc, Size / 32);</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  }</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="comment">// Set the insertion point back to the instruction in case it was moved into a</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="comment">// loop.</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc)</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(VData);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">if</span> (Offen)</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(VOffset);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RSrc)</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SOffset)</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ImmOffset)</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#ae33d84a14da07edfa006adc3efc77eae">extractGLC</a>(CachePolicy))</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a384dc807337eed8abec10341c89dda39">extractSLC</a>(CachePolicy))</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe: FIXME: Remove from inst</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aad2991f8765e296684a57f822f3a363c">extractDLC</a>(CachePolicy))</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="comment">// FIXME: We need a way to report failure from applyMappingImpl.</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="comment">// Insert constrain copies before inserting the loop.</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, *<span class="keyword">this</span>))</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to constrain selected store intrinsic&quot;</span>);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;}</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0"> 1435</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">AMDGPURegisterBankInfo::buildVCopy</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32) {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_MOV_B32_e32)</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DstReg)</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VGPR_32RegClass, MRI) &amp;&amp;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;           <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_32RegClass, MRI);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  }</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_MOV_B32_e32)</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(TmpReg0)</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg, 0, AMDGPU::sub0);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::V_MOV_B32_e32)</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(TmpReg1)</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg, 0, AMDGPU::sub1);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::REG_SEQUENCE)</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DstReg)</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(TmpReg0)</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(TmpReg1)</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_64RegClass, MRI) &amp;&amp;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;         <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VReg_64RegClass, MRI);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;}</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e"> 1468</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">AMDGPURegisterBankInfo::applyMappingImpl</a>(</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PHI: {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank) {</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      <span class="comment">// The standard handling only considers the result register bank for</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <span class="comment">// phis. For VCC, blindly inserting a copy when the phi is lowered will</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;      <span class="comment">// produce an invalid copy. We can only copy with some kind of compare to</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="comment">// get a vector boolean result. Insert a regitser bank copy that will be</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      <span class="comment">// correctly lowered to a compare.</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        <span class="keywordflow">if</span> (SrcBank != &amp;AMDGPU::VCCRegBank) {</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SrcMBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;          <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*SrcMBB, SrcMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>());</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;          <span class="keyword">auto</span> Copy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1), SrcReg);</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Copy.getReg(0), AMDGPU::VCCRegBank);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Copy.getReg(0));</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        }</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      }</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    }</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <span class="comment">// Phi handling is strange and only considers the bank of the destination.</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 0);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <span class="comment">// Promote SGPR/VGPR booleans to s32</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, MRI, DstBank);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplyBank);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, B);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(MI, 0, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  }</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ICMP:</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SSUBE: {</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordtype">unsigned</span> BoolDstOp = Opc == AMDGPU::G_ICMP ? 0 : 1;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(BoolDstOp).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="keywordflow">if</span> (DstBank != &amp;AMDGPU::SGPRRegBank)</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> HasCarryIn = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 5;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="comment">// If this is a scalar compare, promote the result to s32, as the selection</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <span class="comment">// will end up using a copy to a 32-bit vreg.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(NewDstReg, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(BoolDstOp).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewDstReg);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">if</span> (HasCarryIn) {</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewSrcReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(NewSrcReg, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(NewSrcReg, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewSrcReg);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    }</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*MBB, std::next(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(DstReg, NewDstReg);</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  }</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> CondRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">if</span> (CondRegs.empty())</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      CondRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondRegs.size() == 1);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    }</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CondBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(CondRegs[0], MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    <span class="keywordflow">if</span> (CondBank == &amp;AMDGPU::SGPRRegBank) {</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(NewCondReg, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewCondReg);</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(NewCondReg, CondRegs[0]);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    }</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src2Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3));</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty()) {</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    }</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="keywordflow">if</span> (Src1Regs.empty())</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(B, Src1Regs, HalfTy, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, Src1Regs, HalfTy);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    }</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keywordflow">if</span> (Src2Regs.empty())</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(B, Src2Regs, HalfTy, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, Src2Regs, HalfTy);</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, DefRegs, HalfTy);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(DefRegs[0], CondRegs[0], Src1Regs[0], Src2Regs[0]);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(DefRegs[1], CondRegs[0], Src1Regs[1], Src2Regs[1]);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  }</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <span class="comment">// FIXME: Should use legalizer helper, but should change bool ext type.</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CondBank =</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keywordflow">if</span> (CondBank == &amp;AMDGPU::SGPRRegBank) {</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(NewCondReg, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewCondReg);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(NewCondReg, CondReg);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    }</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  }</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AND:</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_OR:</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="comment">// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <span class="comment">// there is a VGPR input.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;        OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;      <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank)</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;      ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, MRI, DstBank);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;      <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplyBank);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, B);</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;      <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(MI, 0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32)) !=</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;          <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    }</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src0Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty()) {</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    }</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefRegs.size() == 2);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.size() == Src1Regs.size() &amp;&amp;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;           (Src0Regs.empty() || Src0Regs.size() == 2));</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="comment">// Depending on where the source registers came from, the generic code may</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="comment">// have decided to split the inputs already or not. If not, we still need to</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="comment">// extract the values.</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">if</span> (Src0Regs.empty())</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(B, Src0Regs, HalfTy, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, Src0Regs, HalfTy);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">if</span> (Src1Regs.empty())</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(B, Src1Regs, HalfTy, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, Src1Regs, HalfTy);</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(MRI, DefRegs, HalfTy);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc)</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DefRegs[0])</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src0Regs[0])</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src1Regs[0]);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc)</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DefRegs[1])</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src0Regs[1])</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src1Regs[1]);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MUL: {</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16))</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank)</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="comment">// 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    ApplyRegBankMapping ApplySALU(*<span class="keyword">this</span>, MRI, &amp;AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplySALU);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, B);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(MI, 0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32)) !=</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;        <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  }</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMAX: {</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank)</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="comment">// Turn scalar min/max into a compare and select.</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordflow">if</span> (Ty == S16) {</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;      ApplyRegBankMapping ApplySALU(*<span class="keyword">this</span>, MRI, &amp;AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;      <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplySALU);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;      <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, B);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      <span class="comment">// Need to widen to s32, and expand as cmp + select.</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;      <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(MI, 0, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widenScalar should have succeeded&quot;</span>);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;      <span class="comment">// FIXME: This is relying on widenScalar leaving MI in place.</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d">lowerScalarMinMax</a>(B, MI);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d">lowerScalarMinMax</a>(B, MI);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  }</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXT: {</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = Opc == AMDGPU::G_SEXT;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;        SrcBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;        SrcBank != &amp;AMDGPU::VCCRegBank &amp;&amp;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        <span class="comment">// FIXME: Should handle any type that round to s64 when irregular</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;        <span class="comment">// breakdowns supported.</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;        DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;        SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 32) {</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;      <span class="comment">// Extend to 32-bit, and then extend the low half.</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <span class="keywordflow">if</span> (Signed) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        <span class="comment">// TODO: Should really be buildSExtOrCopy</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a437e7190e38ee7e10daee0f4909d5066">buildSExtOrTrunc</a>(DefRegs[0], SrcReg);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        <span class="comment">// Replicate sign bit from 32-bit extended part.</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 31);</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftAmt.getReg(0), *SrcBank);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a>(DefRegs[1], DefRegs[0], ShiftAmt);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7ac5295bdfdd480a2c66ee54273ebe21">buildZExtOrTrunc</a>(DefRegs[0], SrcReg);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(DefRegs[1], 0);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      }</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, *SrcBank);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    }</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    <span class="keywordflow">if</span> (SrcTy != <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">if</span> (SrcBank == &amp;AMDGPU::VCCRegBank) {</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = &amp;AMDGPU::VGPRRegBank;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;      <span class="comment">// 64-bit select is SGPR only</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> UseSel64 = DstSize &gt; 32 &amp;&amp;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;        SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;      <span class="comment">// TODO: Should s16 select be legal?</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> SelType = UseSel64 ? <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      <span class="keyword">auto</span> True = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(SelType, Signed ? -1 : 1);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      <span class="keyword">auto</span> False = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(SelType, 0);</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(True.getReg(0), *DstBank);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(False.getReg(0), *DstBank);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, *DstBank);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      <span class="keywordflow">if</span> (DstSize &gt; 32) {</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(DefRegs[0], SrcReg, True, False);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(DefRegs[1], DefRegs[0]);</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstSize &lt; 32) {</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;        <span class="keyword">auto</span> Sel = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(SelType, SrcReg, True, False);</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Sel.getReg(0), *DstBank);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(DstReg, Sel);</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(DstReg, SrcReg, True, False);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;      }</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    }</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="comment">// Fixup the case with an s1 src that isn&#39;t a condition register. Use shifts</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="comment">// instead of introducing a compare to avoid an unnecessary condition</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">// register (and since there&#39;s no scalar 16-bit compares).</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(DstTy, SrcReg);</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() - 1);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keyword">auto</span> Shl = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(DstTy, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>, ShiftAmt);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_SEXT)</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a>(DstReg, Shl, ShiftAmt);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">buildLShr</a>(DstReg, Shl, ShiftAmt);</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, *SrcBank);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>.getReg(0), *SrcBank);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftAmt.getReg(0), *SrcBank);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Shl.getReg(0), *SrcBank);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  }</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR_TRUNC: {</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 16))</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 3 &amp;&amp; OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 1);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 2);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::SGPRRegBank)</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;      <span class="keywordflow">break</span>; <span class="comment">// Can use S_PACK_* instructions.</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *BankLo =</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *BankHi =</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(2).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ZextLo;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftHi;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::G_BUILD_VECTOR) {</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;      ZextLo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(S32, Lo).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ZextLo, *BankLo);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> ZextHi = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(S32, Hi).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ZextHi, *BankHi);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;      <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 16);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftAmt.getReg(0), *BankHi);</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;      ShiftHi = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(S32, ZextHi, ShiftAmt).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftHi, *BankHi);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> MaskLo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0xffff).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(MaskLo, *BankLo);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;      <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 16);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftAmt.getReg(0), *BankHi);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      ShiftHi = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(S32, Hi, ShiftAmt).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ShiftHi, *BankHi);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      ZextLo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(S32, Lo, MaskLo).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(ZextLo, *BankLo);</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    }</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="keyword">auto</span> <a class="code" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">buildOr</a>(S32, ZextLo, ShiftHi);</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(<a class="code" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a>.getReg(0), *DstBank);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">buildBitcast</a>(DstReg, <a class="code" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a>);</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  }</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DstRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1).empty() &amp;&amp; OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2).empty());</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;DstMapping</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0);</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = DstMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="comment">// If this is a VGPR result only because the index was a VGPR result, the</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="comment">// actual indexing will be done on the SGPR source vector, which will</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="comment">// produce a scalar result. We need to copy to the VGPR result inside the</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <span class="comment">// waterfall loop.</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> NeedCopyToVGPR = DstBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                                SrcBank == &amp;AMDGPU::SGPRRegBank;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="keywordflow">if</span> (DstRegs.empty()) {</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, { 2 });</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;      <span class="keywordflow">if</span> (NeedCopyToVGPR) {</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;        <span class="comment">// We don&#39;t want a phi for this temporary reg.</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(DstTy);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(TmpReg, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(TmpReg);</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), ++MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;        <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;        <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(B, DstReg, TmpReg);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;      }</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    }</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstTy.getSizeInBits() == 64);</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Vec32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2 * SrcTy.getNumElements(), 32);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <span class="keyword">auto</span> CastSrc = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">buildBitcast</a>(Vec32, SrcReg);</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keyword">auto</span> One = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 1);</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> Span(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(&amp;MI), &amp;B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>());</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keyword">auto</span> IdxLo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(S32, IdxReg, One);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    <span class="keyword">auto</span> IdxHi = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">buildAdd</a>(S32, IdxLo, One);</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <span class="keyword">auto</span> Extract0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">buildExtractVectorElement</a>(DstRegs[0], CastSrc, IdxLo);</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <span class="keyword">auto</span> Extract1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">buildExtractVectorElement</a>(DstRegs[1], CastSrc, IdxHi);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(DstReg, *DstBank);</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(CastSrc.getReg(0), *SrcBank);</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(One.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> OpsToWaterfall;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(OpsToWaterfall, MI, MRI, { 2 })) {</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    }</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="comment">// Remove the original instruction to avoid potentially confusing the</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">// waterfall loop logic.</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*Span.begin());</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(B, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Span.begin(), Span.end()),</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;                           OpsToWaterfall, MRI);</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="keywordflow">if</span> (NeedCopyToVGPR) {</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = Extract1-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(TmpReg0, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(TmpReg1, AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;      Extract0-&gt;getOperand(0).setReg(TmpReg0);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;      Extract1-&gt;getOperand(0).setReg(TmpReg1);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(*LoopBB, ++Extract1-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(B, DstRegs[0], TmpReg0);</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(B, DstRegs[1], TmpReg1);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    }</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  }</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> InsRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1).empty());</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    <span class="keywordflow">if</span> (InsRegs.empty()) {</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, { 3 });</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InsReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> InsTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(InsReg);</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    (void)InsTy;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InsTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Vec32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2 * SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>(), 32);</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(MI);</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="keyword">auto</span> CastSrc = B.buildBitcast(Vec32, SrcReg);</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="keyword">auto</span> One = B.buildConstant(S32, 1);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> Span(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(&amp;MI), &amp;B.getMBB());</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="keyword">auto</span> IdxLo = B.buildShl(S32, IdxReg, One);</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="keyword">auto</span> IdxHi = B.buildAdd(S32, IdxLo, One);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    <span class="keyword">auto</span> InsLo = B.buildInsertVectorElement(Vec32, CastSrc, InsRegs[0], IdxLo);</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    <span class="keyword">auto</span> InsHi = B.buildInsertVectorElement(Vec32, InsLo, InsRegs[1], IdxHi);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    B.buildBitcast(DstReg, InsHi);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *InsSrcBank =</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(2).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(InsReg, *InsSrcBank);</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(CastSrc.getReg(0), *SrcBank);</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(InsLo.getReg(0), *DstBank);</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(InsHi.getReg(0), *DstBank);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(One.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> OpsToWaterfall;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(OpsToWaterfall, MI, MRI, { 3 })) {</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    }</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    B.setInstr(*Span.begin());</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(B, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Span.begin(), Span.end()),</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;                           OpsToWaterfall, MRI);</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  }</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>()) {</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;      <span class="comment">// FIXME: Move to G_INTRINSIC_W_SIDE_EFFECTS</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, { 2, 3 });</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    }</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 2);</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;      <span class="comment">// Make sure the index is an SGPR. It doesn&#39;t make sense to run this in a</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;      <span class="comment">// waterfall loop, so assume it&#39;s a uniform value.</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 3); <span class="comment">// Index</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    }</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2).empty());</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 4); <span class="comment">// VGPR input val</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 2); <span class="comment">// Source value</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 3); <span class="comment">// Index</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    }</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    }</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  }</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keyword">auto</span> IntrID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>();</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, { 2 });</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    }</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;      <span class="comment">// This is only allowed to execute with 1 lane, so readfirstlane is safe.</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 3);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 2); <span class="comment">// M0</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    }</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 1);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 2); <span class="comment">// M0</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    }</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 1); <span class="comment">// M0</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    }</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;      <span class="comment">// FIXME: Should this use a waterfall loop?</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MI, MRI, 2); <span class="comment">// M0</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    }</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load:</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load_format:</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_load:</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_store: {</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, {2, 4});</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    }</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load:</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store:</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_load:</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_store: {</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MI, MRI, {2, 5});</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    }</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">default</span>: {</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RSrcIntrin =</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;              <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(IntrID)) {</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;        <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;        <span class="keywordflow">if</span> (RSrcIntrin-&gt;IsImage) {</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a784b7fe346269e08027c02394906590c">applyMappingImage</a>(MI, OpdMapper, MRI, RSrcIntrin-&gt;RsrcArg);</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        }</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;      }</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    }</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    }</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  }</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD: {</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aef343538f514af9f537db195fe4b4c09">applyMappingWideLoad</a>(MI, OpdMapper, MRI))</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  }</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  }</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;}</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4"> 2225</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">AMDGPURegisterBankInfo::isSALUMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      <span class="keywordflow">if</span> (Bank-&gt;getID() != AMDGPU::SGPRRegBankID)</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    }</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  }</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92"> 2241</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">AMDGPURegisterBankInfo::getDefaultMappingSOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    OpdsMapping[i] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  }</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;                               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;}</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160"> 2255</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">AMDGPURegisterBankInfo::getDefaultMappingVOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="keywordtype">unsigned</span> OpdIdx = 0;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordtype">unsigned</span> Size0 = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  OpdsMapping[OpdIdx++] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size0);</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpdIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a44f92ba840149cc7f75e38279341257a">isIntrinsicID</a>())</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    OpdsMapping[OpdIdx++] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpdIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordtype">unsigned</span> Size1 = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Reg1, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="keywordtype">unsigned</span> DefaultBankID = Size1 == 1 ?</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordtype">unsigned</span> Bank1 = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Reg1, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, DefaultBankID);</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  OpdsMapping[OpdIdx++] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank1, Size1);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpdIdx != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++OpdIdx) {</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpdIdx);</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <span class="keywordtype">unsigned</span> BankID = Size == 1 ? AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    OpdsMapping[OpdIdx] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, Size);</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  }</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;                               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;}</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749"> 2291</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  }</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;                               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;}</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401"> 2310</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">AMDGPURegisterBankInfo::getImageMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;                                        <span class="keywordtype">int</span> RsrcIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  RsrcIdx += MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>() + 1;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOps);</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="comment">// TODO: Should packed/unpacked D16 difference be reported here as part of</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="comment">// the value mapping?</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OpReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(OpReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="comment">// FIXME: Probably need a new intrinsic register bank searchable table to</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <span class="comment">// handle arbitrary intrinsics easily.</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="comment">// If this has a sampler, it immediately follows rsrc.</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> MustBeSGPR = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx + 1;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keywordflow">if</span> (MustBeSGPR) {</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      <span class="comment">// If this must be an SGPR, so we must report whatever it is as legal.</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      <span class="keywordtype">unsigned</span> NewBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(OpReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(NewBank, Size);</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;      <span class="comment">// Some operands must be VGPR, and these are easy to copy to.</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    }</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  }</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOps);</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;}</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363"> 2349</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">AMDGPURegisterBankInfo::getInstrMappingForLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 2&gt;</a> OpdsMapping(2);</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(PtrReg);</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <span class="keywordtype">unsigned</span> PtrSize = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *ValMapping;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *PtrMapping;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *PtrBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(PtrReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;  <span class="keywordflow">if</span> (PtrBank == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;      (AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a> &amp;&amp;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;       AS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) &amp;&amp;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(MI)) {</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="comment">// We have a uniform instruction so we want to use an SMRD load</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    ValMapping = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    PtrMapping = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, PtrSize);</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    ValMapping = AMDGPU::getValueMappingLoadSGPROnly(AMDGPU::VGPRRegBankID, LoadTy);</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    PtrMapping = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, PtrSize);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  }</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  OpdsMapping[0] = ValMapping;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  OpdsMapping[1] = PtrMapping;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <span class="comment">// FIXME: Do we want to add a mapping for FLAT load, or should we just</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="comment">// handle that during instruction selection?</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171"> 2389</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">AMDGPURegisterBankInfo::getRegBankID</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, MRI, TRI);</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="keywordflow">return</span> Bank ? Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() : <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;}</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7"> 2398</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<span class="keywordtype">unsigned</span> RB0, <span class="keywordtype">unsigned</span> RB1) {</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="keywordflow">return</span> (RB0 == AMDGPU::SGPRRegBankID &amp;&amp; RB1 == AMDGPU::SGPRRegBankID) ?</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;    AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;}</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a610091578294314498a58a1eddfe9632"> 2403</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a610091578294314498a58a1eddfe9632">regBankBoolUnion</a>(<span class="keywordtype">int</span> RB0, <span class="keywordtype">int</span> RB1) {</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="keywordflow">if</span> (RB0 == -1)</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    <span class="keywordflow">return</span> RB1;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">if</span> (RB1 == -1)</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    <span class="keywordflow">return</span> RB0;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="comment">// vcc, vcc -&gt; vcc</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="comment">// vcc, sgpr -&gt; vcc</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <span class="comment">// vcc, vgpr -&gt; vcc</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::VCCRegBankID || RB1 == AMDGPU::VCCRegBankID)</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="comment">// vcc, vgpr -&gt; vgpr</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(RB0, RB1);</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;}</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf"> 2420</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">AMDGPURegisterBankInfo::getSGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="comment">// Lie and claim anything is legal, even though this needs to be an SGPR</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="comment">// applyMapping will have to deal with it as a waterfall loop.</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Reg, MRI, TRI, AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Reg, MRI, TRI);</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, Size);</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;}</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243"> 2431</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">AMDGPURegisterBankInfo::getVGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Reg, MRI, TRI);</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;}</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724"> 2439</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">AMDGPURegisterBankInfo::getAGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Reg, MRI, TRI);</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::AGPRRegBankID, Size);</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;}</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/// This function must return a legal mapping, because</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">/// VGPR to SGPR generated is illegal.</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba"> 2453</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">AMDGPURegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">isRegSequence</a>()) {</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    <span class="comment">// If any input is a VGPR, the result must be a VGPR. The default handling</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    <span class="comment">// assumes any copy between banks is legal.</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <span class="keywordtype">unsigned</span> BankID = AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;      <span class="keyword">auto</span> OpBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;      <span class="comment">// It doesn&#39;t make sense to use vcc or scc banks here, so just ignore</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;      <span class="comment">// them.</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;      <span class="keywordflow">if</span> (OpBank != AMDGPU::SGPRRegBankID) {</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;        BankID = AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;      }</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    }</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, Size, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(BankID));</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;        1, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;        <span class="comment">/*OperandsMapping*/</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  }</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <span class="comment">// The default handling is broken and doesn&#39;t handle illegal SGPR-&gt;VGPR copies</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  <span class="comment">// properly.</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="comment">// TODO: There are additional exec masking dependencies to analyze.</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_PHI) {</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="comment">// TODO: Generate proper invalid bank enum.</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="keywordtype">int</span> ResultBank = -1;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="comment">// Sometimes the result may have already been assigned a bank.</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>))</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      ResultBank = DstBank-&gt;getID();</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;      <span class="comment">// FIXME: Assuming VGPR for any undetermined inputs.</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      <span class="keywordflow">if</span> (!Bank || Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;        ResultBank = AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      }</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      <span class="comment">// FIXME: Need to promote SGPR case to s32</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      <span class="keywordtype">unsigned</span> OpBank = Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;      ResultBank = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a610091578294314498a58a1eddfe9632">regBankBoolUnion</a>(ResultBank, OpBank);</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    }</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResultBank != -1);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap =</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, Size, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ResultBank));</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;        1, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        <span class="comment">/*OperandsMapping*/</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  }</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AND:</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_OR:</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;        = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      <span class="keywordtype">unsigned</span> TargetBankID = -1;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;      <span class="keywordtype">unsigned</span> BankLHS = -1;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;      <span class="keywordtype">unsigned</span> BankRHS = -1;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;      <span class="keywordflow">if</span> (DstBank) {</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;        TargetBankID = DstBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;        <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank) {</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;          TargetBankID = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;          BankLHS = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;          BankRHS = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;          BankLHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                                 AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;          BankRHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;                                 AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;        }</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        BankLHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;                               AMDGPU::VCCRegBankID);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;        BankRHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;                               AMDGPU::VCCRegBankID);</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;        <span class="comment">// Both inputs should be true booleans to produce a boolean result.</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;        <span class="keywordflow">if</span> (BankLHS == AMDGPU::VGPRRegBankID || BankRHS == AMDGPU::VGPRRegBankID) {</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;          TargetBankID = AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::VCCRegBankID || BankRHS == AMDGPU::VCCRegBankID) {</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;          TargetBankID = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;          BankLHS = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;          BankRHS = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::SGPRRegBankID &amp;&amp; BankRHS == AMDGPU::SGPRRegBankID) {</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;          TargetBankID = AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;        }</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;      }</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(TargetBankID, Size);</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankLHS, Size);</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankRHS, Size);</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    }</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <span class="keywordflow">if</span> (Size == 64) {</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI)) {</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;        OpdsMapping[1] = OpdsMapping[2] = OpdsMapping[0];</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        <span class="keywordtype">unsigned</span> Bank1 = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a><span class="comment">/*, DefaultBankID*/</span>);</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank1, Size);</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <span class="keywordtype">unsigned</span> Bank2 = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a><span class="comment">/*, DefaultBankID*/</span>);</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;        OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank2, Size);</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;      }</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    }</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  }</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PTR_ADD:</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SSUBE:</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI))</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(MI);</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FADD:</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FSUB:</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTOSI:</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTOUI:</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMUL:</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMA:</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAD:</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FSQRT:</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FFLOOR:</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCEIL:</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FRINT:</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SITOFP:</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UITOFP:</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC:</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPEXT:</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FEXP2:</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FLOG2:</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM:</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM:</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM_IEEE:</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM_IEEE:</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCANONICALIZE:</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_TRUNC:</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBH_U32:</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(MI);</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMULH:</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMULH: {</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">hasScalarMulHiInsts</a>() &amp;&amp; <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI))</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(MI);</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(MI);</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  }</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_IMPLICIT_DEF: {</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  }</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCONSTANT:</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CONSTANT:</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_GLOBAL_VALUE:</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BLOCK_ADDR:</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_READCYCLECOUNTER: {</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  }</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FRAME_INDEX: {</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="comment">// TODO: This should be the same as other constants, but eliminateFrameIndex</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="comment">// currently assumes VALU uses.</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  }</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT: {</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI) ? AMDGPU::SGPRRegBankID :</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;                                          AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="keywordtype">unsigned</span> EltSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, DstSize);</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, SrcSize);</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, EltSize);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    OpdsMapping[3] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  }</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT: {</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, DstSize);</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, SrcSize);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    OpdsMapping[2] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  }</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR_TRUNC: {</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;    <span class="keywordflow">if</span> (DstTy == <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 16)) {</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;      <span class="keywordtype">unsigned</span> Src0BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;      <span class="keywordtype">unsigned</span> Src1BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;      <span class="keywordtype">unsigned</span> DstBankID = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(Src0BankID, Src1BankID);</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(DstBankID, DstSize);</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Src0BankID, SrcSize);</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Src1BankID, SrcSize);</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    }</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  }</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MERGE_VALUES:</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CONCAT_VECTORS: {</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI) ?</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, DstSize);</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;    <span class="comment">// Op1 and Dst should use the same register bank.</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;      OpdsMapping[i] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, SrcSize);</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  }</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BITCAST:</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTTOPTR:</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PTRTOINT:</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTLZ:</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTTZ:</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF:</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTPOP:</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BSWAP:</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BITREVERSE:</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FABS:</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FNEG: {</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    OpdsMapping[0] = OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(BankID, Size);</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  }</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_TRUNC: {</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Src, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Dst, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Src, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    OpdsMapping[0] = DstSize == 1 &amp;&amp; Bank != AMDGPU::SGPRRegBankID ?</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;      <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, DstSize) :</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;      <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, DstSize);</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, SrcSize);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  }</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT: {</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Dst, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(Src, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordtype">unsigned</span> DstBank;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcBank);</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="keywordflow">switch</span> (SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;      DstBank = AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;      DstBank = AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    }</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="comment">// TODO: Should anyext be split into 32-bit part as well?</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_ANYEXT) {</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(DstBank, DstSize);</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcSize);</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;      <span class="comment">// Scalar extend can use 64-bit BFE, but VGPRs require extending to</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;      <span class="comment">// 32-bits, and then to 64.</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(DstBank, DstSize);</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(),</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                                         SrcSize);</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    }</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  }</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCMP: {</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op2Bank, Size);</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  }</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STORE: {</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <span class="comment">// FIXME: We need to specify a different reg bank once scalar stores</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <span class="comment">// are supported.</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *ValMapping =</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;        <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size);</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="comment">// FIXME: Depending on the type of store, the pointer could be in</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    <span class="comment">// the SGPR Reg bank.</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="comment">// FIXME: Pointer size should be based on the address space.</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *PtrMapping =</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;        <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 64);</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    OpdsMapping[0] = ValMapping;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    OpdsMapping[1] = PtrMapping;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  }</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ICMP: {</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a><span class="keyword">&gt;</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>());</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <span class="keywordtype">unsigned</span> Op3Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    <span class="keywordtype">bool</span> CanUseSCC = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;                     Op3Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;      (Size == 32 || (Size == 64 &amp;&amp;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;                      (Pred == <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a> || Pred == <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>) &amp;&amp;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>()));</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <span class="keywordtype">unsigned</span> Op0Bank = CanUseSCC ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <span class="comment">// TODO: Use 32-bit for scalar output size.</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="comment">// SCC results will need to be copied to a 32-bit SGPR virtual register.</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ResultSize = 1;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op0Bank, ResultSize);</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op2Bank, Size);</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op3Bank, Size);</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  }</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    <span class="comment">// VGPR index can be used for waterfall when indexing a SGPR vector.</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <span class="keywordtype">unsigned</span> SrcBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    <span class="keywordtype">unsigned</span> IdxSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;    <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;    <span class="keywordtype">unsigned</span> OutputBankID = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(SrcBankID, IdxBank);</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(OutputBankID, DstSize);</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;    OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(SrcBankID, SrcSize);</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    <span class="comment">// The index can be either if the source vector is VGPR.</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(IdxBank, IdxSize);</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  }</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;    <span class="keywordtype">unsigned</span> OutputBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI) ?</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;    <span class="keywordtype">unsigned</span> VecSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <span class="keywordtype">unsigned</span> InsertSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    <span class="keywordtype">unsigned</span> IdxSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <span class="keywordtype">unsigned</span> SrcBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    <span class="keywordtype">unsigned</span> InsertEltBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;                                            <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    <span class="keywordtype">unsigned</span> IdxBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(OutputBankID, VecSize);</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;    OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(SrcBankID, VecSize);</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMappingSGPR64Only(InsertEltBankID,</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;                                                       InsertSize);</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="comment">// The index can be either if the source vector is VGPR.</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;    OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(IdxBankID, IdxSize);</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  }</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UNMERGE_VALUES: {</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(MI) ? AMDGPU::SGPRRegBankID :</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;      AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    <span class="comment">// Op1 and Dst should use the same register bank.</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="comment">// FIXME: Shouldn&#39;t this be the default? Why do we need to handle this?</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;      OpdsMapping[i] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, Size);</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    }</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  }</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>()) {</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fmas:</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fixup:</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_trig_preop:</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sin:</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cos:</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_log_clamp:</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp:</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp_legacy:</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq:</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_legacy:</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_clamp:</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ldexp:</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_mant:</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_exp:</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fract:</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16:</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmed3:</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubeid:</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubema:</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubesc:</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubetc:</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sffbh:</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmad_ftz:</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_lo:</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_hi:</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_u24:</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_i24:</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lerp:</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u8:</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_msad_u8:</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_hi_u8:</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u16:</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_qsad_pk_u16_u8:</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_pk_u16_u8:</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_u32_u8:</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u8_f32:</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbit:</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbyte:</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot2:</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot2:</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot4:</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot4:</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot8:</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot8:</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wwm:</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm:</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(MI);</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_swizzle:</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_permute:</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_bpermute:</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_update_dpp:</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(MI);</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr:</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getpc:</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize: {</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    }</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_vote: {</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;      OpdsMapping[0] = OpdsMapping[2]</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;        = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, Size);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    }</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;      <span class="comment">// FIXME: This should be moved to G_INTRINSIC_W_SIDE_EFFECTS</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> RSrc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();   <span class="comment">// SGPR</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(); <span class="comment">// SGPR/imm</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;      <span class="keywordtype">unsigned</span> Size0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;      <span class="keywordtype">unsigned</span> Size2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(RSrc).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;      <span class="keywordtype">unsigned</span> Size3 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Offset).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;      <span class="keywordtype">unsigned</span> RSrcBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(RSrc, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;      <span class="keywordtype">unsigned</span> OffsetBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Offset, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size0);</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;      OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// intrinsic id</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;      <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;      <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(RSrcBank, Size2); <span class="comment">// rsrc</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(OffsetBank, Size3);</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;      OpdsMapping[4] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    }</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale: {</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;      <span class="keywordtype">unsigned</span> Dst0Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;      <span class="keywordtype">unsigned</span> Dst1Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Dst0Size);</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, Dst1Size);</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;        <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>), SrcSize);</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;      OpdsMapping[4] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;        <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>), SrcSize);</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;    }</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_class: {</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;      <span class="keywordtype">unsigned</span> Src0Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src0Reg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;      <span class="keywordtype">unsigned</span> Src1Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src1Reg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, DstSize);</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Src0Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>),</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;                                               Src0Size);</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Src1Reg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>),</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;                                               Src1Size);</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    }</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp:</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fcmp: {</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;      <span class="comment">// This is not VCCRegBank because this is not used in boolean contexts.</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, DstSize);</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      <span class="keywordtype">unsigned</span> OpSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;      <span class="keywordtype">unsigned</span> Op1Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;      <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op1Bank, OpSize);</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Op2Bank, OpSize);</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;    }</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;      <span class="keywordtype">unsigned</span> IdxSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(IdxReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;      <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(IdxReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(IdxBank, IdxSize);</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;    }</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readfirstlane: {</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, DstSize);</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, SrcSize);</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    }</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;      <span class="keywordtype">unsigned</span> SrcBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(SrcReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;      <span class="keywordtype">unsigned</span> IdxSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(IdxReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;      <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(IdxReg, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, DstSize);</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;      <span class="comment">// These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;      <span class="comment">// to legalize.</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(SrcBank, SrcSize);</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(IdxBank, IdxSize);</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;      OpdsMapping[4] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, SrcSize);</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    }</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1);</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    }</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x1f32:</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x4f16:</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_4x4x4i8:</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x2bf16:</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x1f32:</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f32:</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f16:</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x16f16:</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x4i8:</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x16i8:</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x2bf16:</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x8bf16:</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x1f32:</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2f32:</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4f16:</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x8f16:</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x4i8:</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x8i8:</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2bf16:</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4bf16: {</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;      <span class="comment">// Default for MAI intrinsics.</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;      <span class="comment">// srcC can also be an immediate which can be folded later.</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;      <span class="comment">// FIXME: Should we eventually add an alternative mapping with AGPR src</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;      <span class="comment">// for srcA/srcB?</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;      <span class="comment">// vdst, srcA, srcB, srcC</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    }</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;    }</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  }</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    <span class="keyword">auto</span> IntrID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>();</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getreg:</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memtime:</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memrealtime:</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_get_waveid_in_workgroup: {</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;    }</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume:</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd:</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax:</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(MI);</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, DstSize);</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;      <span class="keywordtype">unsigned</span> M0Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;                                 AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(M0Bank, 32);</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    }</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr:</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      OpdsMapping[0] = <span class="keyword">nullptr</span>; <span class="comment">// IntrinsicID</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32);</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32);</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;      <span class="comment">// FIXME: Could we support packed types here?</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      OpdsMapping[4] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;      OpdsMapping[5] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32);</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;      OpdsMapping[6] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, 32);</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp:</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      <span class="comment">// FIXME: Could we support packed types here?</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;      OpdsMapping[4] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;      OpdsMapping[5] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;      OpdsMapping[6] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> RSrc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();   <span class="comment">// SGPR</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(); <span class="comment">// VGPR</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(); <span class="comment">// SGPR/VGPR/imm</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;      <span class="keywordtype">unsigned</span> Size0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;      <span class="keywordtype">unsigned</span> Size2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(RSrc).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;      <span class="keywordtype">unsigned</span> Size3 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VIndex).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;      <span class="keywordtype">unsigned</span> Size4 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Offset).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;      <span class="keywordtype">unsigned</span> RSrcBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(RSrc, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;      <span class="keywordtype">unsigned</span> OffsetBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Offset, MRI, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size0);</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;      OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// intrinsic id</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;      <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(RSrcBank, Size2); <span class="comment">// rsrc</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, Size3);</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;      OpdsMapping[4] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(OffsetBank, Size4);</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;      OpdsMapping[5] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;      OpdsMapping[6] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    }</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;                                   AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, 32);</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    }</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf:</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_init_exec: {</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;    }</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_else: {</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;      <span class="keywordtype">unsigned</span> WaveSize = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1);</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, WaveSize);</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, WaveSize);</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    }</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_kill: {</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VCCRegBankID, 1);</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;    }</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load:</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_load: {</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;      <span class="comment">// FIXME: Should make intrinsic ID the last operand of the instruction,</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      <span class="comment">// then this would be the same as store</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    }</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_store: {</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;    }</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load:</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_load: {</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    }</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store:</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_store: {</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    }</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_init_exec_from_input: {</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::SGPRRegBankID, Size);</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    }</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(AMDGPU::VGPRRegBankID, 32);</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;                                   AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, 32);</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    }</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;                                   AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, 32);</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    }</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RSrcIntrin =</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;              <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(IntrID)) {</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;        <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;        <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        <span class="keywordflow">if</span> (RSrcIntrin-&gt;IsImage)</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a>(MRI, MI, RSrcIntrin-&gt;RsrcArg);</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;      }</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    }</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  }</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;                                    AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    <span class="keywordtype">unsigned</span> Op3Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;                                    AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keywordtype">bool</span> SGPRSrcs = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;                    Op3Bank == AMDGPU::SGPRRegBankID;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;    <span class="keywordtype">unsigned</span> CondBankDefault = SGPRSrcs ?</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;    <span class="keywordtype">unsigned</span> CondBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;                                     CondBankDefault);</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;    <span class="keywordflow">if</span> (CondBank == AMDGPU::SGPRRegBankID)</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;      CondBank = SGPRSrcs ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CondBank == AMDGPU::VGPRRegBankID)</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;      CondBank = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;    <span class="keywordtype">unsigned</span> Bank = SGPRSrcs &amp;&amp; CondBank == AMDGPU::SGPRRegBankID ?</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondBank == AMDGPU::VCCRegBankID || CondBank == AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;    <span class="comment">// TODO: Should report 32-bit for scalar condition type.</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    <span class="keywordflow">if</span> (Size == 64) {</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(CondBank, 1);</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;      OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, Size);</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      OpdsMapping[1] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(CondBank, 1);</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;      OpdsMapping[2] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, Size);</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;      OpdsMapping[3] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, Size);</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    }</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  }</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD:</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a>(MI);</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XCHG:</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_ADD:</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_SUB:</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_AND:</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_OR:</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XOR:</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MAX:</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MIN:</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMAX:</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMIN:</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_FADD:</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMIC_CMPXCHG:</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG: {</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(MI);</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;  }</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>,</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;                                 AMDGPU::SGPRRegBankID);</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 1);</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    <span class="keywordflow">if</span> (Bank != AMDGPU::SGPRRegBankID)</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      Bank = AMDGPU::VCCRegBankID;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    OpdsMapping[0] = <a class="code" href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">AMDGPU::getValueMapping</a>(Bank, 1);</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  }</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  }</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<span class="comment">/*ID*/</span>1, <span class="comment">/*Cost*/</span>1,</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;                               <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;                               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>());</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_abb1babbd49300ea60d3fe16eb5472749"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingAllVGPR(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02291">AMDGPURegisterBankInfo.cpp:2291</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_abb21f77ed3dc15eb330b93b3efaa94ba"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">llvm::AMDGPURegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">This function must return a legal mapping, because AMDGPURegisterBankInfo::getInstrAlternativeMapping...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02453">AMDGPURegisterBankInfo.cpp:2453</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a909ca36ce602ebf9224694d163064009"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping</a></div><div class="ttdeci">void split64BitValueForMapping(MachineIRBuilder &amp;B, SmallVector&lt; Register, 2 &gt; &amp;Regs, LLT HalfTy, Register Reg) const</div><div class="ttdoc">Split 64-bit value Reg into two 32-bit halves and populate them into Regs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00675">AMDGPURegisterBankInfo.cpp:675</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00278">MachineIRBuilder.cpp:278</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_aa5e1be86d4ab22aaccc61651b329dc69"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic</a></div><div class="ttdeci">MachineInstr * selectStoreIntrinsic(MachineIRBuilder &amp;B, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">AMDGPURegisterBankInfo.cpp:1358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7ac5295bdfdd480a2c66ee54273ebe21"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7ac5295bdfdd480a2c66ee54273ebe21">llvm::MachineIRBuilder::buildZExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildZExtOrTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ZEXT Op, Res = G_TRUNC Op, or Res = COPY Op depending on the differing sizes...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00472">MachineIRBuilder.cpp:472</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a88b252120eea5192e81cf30e81eccbe9"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">llvm::MachineMemOperand::isInvariant</a></div><div class="ttdeci">bool isInvariant() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00263">MachineMemOperand.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1e9e055fc19307bc3c7c1be6ccd36812"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">llvm::MachineIRBuilder::buildUnmerge</a></div><div class="ttdeci">MachineInstrBuilder buildUnmerge(ArrayRef&lt; LLT &gt; Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00582">MachineIRBuilder.cpp:582</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00218">MachineMemOperand.h:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a8096db0f3faef0f2b85f2ed8c0975e2e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">llvm::AMDGPURegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">See RegisterBankInfo::applyMapping. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">AMDGPURegisterBankInfo.cpp:1468</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="MIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a437e7190e38ee7e10daee0f4909d5066"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a437e7190e38ee7e10daee0f4909d5066">llvm::MachineIRBuilder::buildSExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildSExtOrTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_SEXT Op, Res = G_TRUNC Op, or Res = COPY Op depending on the differing sizes...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00467">MachineIRBuilder.cpp:467</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_aef343538f514af9f537db195fe4b4c09"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aef343538f514af9f537db195fe4b4c09">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad</a></div><div class="ttdeci">bool applyMappingWideLoad(MachineInstr &amp;MI, const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">AMDGPURegisterBankInfo.cpp:1113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00085">MachineInstrBuilder.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00142">LowLevelTypeImpl.h:142</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a9472eb1a4710e767b9292063f952a171"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">llvm::AMDGPURegisterBankInfo::getRegBankID</a></div><div class="ttdeci">unsigned getRegBankID(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, unsigned Default=AMDGPU::VGPRRegBankID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02389">AMDGPURegisterBankInfo.cpp:2389</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00794">MachineBasicBlock.cpp:794</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a3d8badc0c5eeec688355e80d3f116ac3"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsicWSideEffects(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00316">AMDGPURegisterBankInfo.cpp:316</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aff41ac4e28ac3fd5c47cce40cc0383cc"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">llvm::RegisterBankInfo::OperandsMapper::getMRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; getMRI() const</div><div class="ttdoc">The MachineRegisterInfo we used to realize the mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00334">RegisterBankInfo.h:334</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a3317c089d24c192cacaa0e9bfdc5d121"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a></div><div class="ttdeci">static std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01283">AMDGPURegisterBankInfo.cpp:1283</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdoc">unsigned less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00757">InstrTypes.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a53b9e76bd709dd733a3b510685577a24"><div class="ttname"><a href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">llvm::LLT::getScalarType</a></div><div class="ttdeci">LLT getScalarType() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00120">LowLevelTypeImpl.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d97d09150ddcbcf5039f938111358ee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">llvm::MachineInstr::isRegSequence</a></div><div class="ttdeci">bool isRegSequence() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01107">MachineInstr.h:1107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad42e2ed93b33ca5a2c0b929a1441147e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">llvm::MachineIRBuilder::buildOr</a></div><div class="ttdeci">MachineInstrBuilder buildOr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_OR Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01327">MachineIRBuilder.h:1327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00024">MIPatternMatch.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a045d8b89fdced7e84e7fcef52843b087"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(unsigned Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00063">MachineRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a8c6b6408d508158782ddfaf264a20641"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a></div><div class="ttdeci">static bool isVectorRegisterBank(const RegisterBank &amp;Bank)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00152">AMDGPURegisterBankInfo.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_a084265f50ae31dd0e36c2d0206c474f6"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a084265f50ae31dd0e36c2d0206c474f6">llvm::MIPatternMatch::m_GAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_ADD, true &gt; m_GAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00195">MIPatternMatch.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ac4dd4cfc2dbcd57221490dfc8b265592"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">llvm::GCNSubtarget::hasScalarMulHiInsts</a></div><div class="ttdeci">bool hasScalarMulHiInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00561">AMDGPUSubtarget.h:561</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html_ae3003e8b89a759af674cb22ed2b67d2e"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">llvm::RegisterBankInfo::ValueMapping::BreakDown</a></div><div class="ttdeci">const PartialMapping * BreakDown</div><div class="ttdoc">How the value is broken down between the different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00146">RegisterBankInfo.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a6829ff090c767b553f2390e0785adf4a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">llvm::MachineMemOperand::isAtomic</a></div><div class="ttdeci">bool isAtomic() const</div><div class="ttdoc">Returns true if this operation has an atomic ordering requirement of unordered or higher...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00267">MachineMemOperand.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrSpan_html"><div class="ttname"><a href="classllvm_1_1MachineInstrSpan.html">llvm::MachineInstrSpan</a></div><div class="ttdoc">MachineInstrSpan provides an interface to get an iteration range containing the instruction it was in...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00922">MachineBasicBlock.h:922</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a44f92ba840149cc7f75e38279341257a"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a44f92ba840149cc7f75e38279341257a">llvm::MachineOperand::isIntrinsicID</a></div><div class="ttdeci">bool isIntrinsicID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00350">MachineOperand.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a08eccc4e20c9a72b79a429c6b3e23381"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">llvm::AMDGPURegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00157">AMDGPURegisterBankInfo.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_ab2b90a04bf69cd8f2c1ded5c43aee94f"><div class="ttname"><a href="classllvm_1_1SmallSet.html#ab2b90a04bf69cd8f2c1ded5c43aee94f">llvm::SmallSet::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00155">SmallSet.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a70acffa11485708727d21380f7b784d0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00051">MachineIRBuilder.cpp:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00409">MachineIRBuilder.cpp:409</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_aacc36b9bbb74a3cdb987aa8f28b269e3"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">llvm::LegalizerHelper::widenScalar</a></div><div class="ttdeci">LegalizeResult widenScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT WideTy)</div><div class="ttdoc">Legalize an instruction by performing the operation on a wider scalar type (for example a 16-bit addi...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l01429">LegalizerHelper.cpp:1429</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdoc">not equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a335fb9597dcba14470c14b1d6d05815d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax</a></div><div class="ttdeci">void lowerScalarMinMax(MachineIRBuilder &amp;B, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01230">AMDGPURegisterBankInfo.cpp:1230</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a698c58d9daa9d3c8534f31f8b1b23457"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping() const</div><div class="ttdoc">The final mapping of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00331">RegisterBankInfo.h:331</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_abb0fc37a646fdbbe1e832d3c7720e915"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a></div><div class="ttdeci">static bool isScalarLoadLegal(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00395">AMDGPURegisterBankInfo.cpp:395</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_a0c55804243f2f158a9afa64f0f764c35"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">llvm::RegisterBankInfo::PartialMapping::StartIdx</a></div><div class="ttdeci">unsigned StartIdx</div><div class="ttdoc">Number of bits at which this partial mapping starts in the original value. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00052">RegisterBankInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="LegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdoc">Address space for 32-bit constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00279">AMDGPU.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a1d07cda64e7150bb7f330057c41a2965"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">llvm::MachineMemOperand::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00260">MachineMemOperand.h:260</a></div></div>
<div class="ttc" id="MIRNamerPass_8cpp_html_a05e4be4ec3e2c3587dda0e376bb6822c"><div class="ttname"><a href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a></div><div class="ttdeci">mir Rename Register Operands</div><div class="ttdef"><b>Definition:</b> <a href="MIRNamerPass_8cpp_source.html#l00078">MIRNamerPass.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00129">SIRegisterInfo.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1MIPatternMatch_1_1Or_html"><div class="ttname"><a href="structllvm_1_1MIPatternMatch_1_1Or.html">llvm::MIPatternMatch::Or</a></div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00091">MIPatternMatch.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector&amp;#39;s element type. Only valid for vector types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00167">LowLevelTypeImpl.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a0924254734e306adcc8cdcd0e2a3544c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">llvm::AMDGPURegisterBankInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01297">AMDGPURegisterBankInfo.cpp:1297</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdoc">Address space for region memory. (GDS) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00273">AMDGPU.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_af23faa9ae580c4a451da006e3567b297"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">llvm::RegisterBankInfo::OperandsMapper::getVRegs</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; Register &gt;::const_iterator &gt; getVRegs(unsigned OpIdx, bool ForDebug=false) const</div><div class="ttdoc">Get all the virtual registers required to map the OpIdx-th operand of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00733">RegisterBankInfo.cpp:733</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00217">AMDGPURegisterBankInfo.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1282bf3c5b6c6f3f1cc765a2dd7c11a3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">llvm::MachineIRBuilder::buildSelect</a></div><div class="ttdeci">MachineInstrBuilder buildSelect(const DstOp &amp;Res, const SrcOp &amp;Tst, const SrcOp &amp;Op0, const SrcOp &amp;Op1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert a Res = G_SELECT Tst, Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00714">MachineIRBuilder.cpp:714</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a54b5b48aa9ca3ada6f20fc231e31834e"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a></div><div class="ttdeci">static void substituteSimpleCopyRegs(const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, unsigned OpIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">AMDGPURegisterBankInfo.cpp:1248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_aad2991f8765e296684a57f822f3a363c"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#aad2991f8765e296684a57f822f3a363c">extractDLC</a></div><div class="ttdeci">static unsigned extractDLC(unsigned CachePolicy)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01353">AMDGPURegisterBankInfo.cpp:1353</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_ae22f493ba8327ce92e87d3b96bce7017"><div class="ttname"><a href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">llvm::Instruction::getMetadata</a></div><div class="ttdeci">MDNode * getMetadata(unsigned KindID) const</div><div class="ttdoc">Get the metadata of given kind attached to this Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00244">Instruction.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a03752c43b6a65fb98c54b17c1510660d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">llvm::MachineIRBuilder::buildLShr</a></div><div class="ttdeci">MachineInstrBuilder buildLShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01289">MachineIRBuilder.h:1289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a6dca2bae7706ebd6d1d1681137040243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">llvm::AMDGPURegisterBankInfo::getVGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getVGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02431">AMDGPURegisterBankInfo.cpp:2431</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_ac08f356ffc589b235ea7a767ed09331d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a></div><div class="ttdeci">void constrainOpWithReadfirstlane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, unsigned OpIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01073">AMDGPURegisterBankInfo.cpp:1073</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a784b7fe346269e08027c02394906590c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a784b7fe346269e08027c02394906590c">llvm::AMDGPURegisterBankInfo::applyMappingImage</a></div><div class="ttdeci">bool applyMappingImage(MachineInstr &amp;MI, const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI, int RSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01186">AMDGPURegisterBankInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_aba8269780a1b283db0509e18d3f99d92"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingSOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02241">AMDGPURegisterBankInfo.cpp:2241</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00402">MachineFunction.cpp:402</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7835e6cd3f1b340d3bb617304038d744"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">llvm::MachineIRBuilder::buildExtractVectorElement</a></div><div class="ttdeci">MachineInstrBuilder buildExtractVectorElement(const DstOp &amp;Res, const SrcOp &amp;Val, const SrcOp &amp;Idx)</div><div class="ttdoc">Build and insert Res = G_EXTRACT_VECTOR_ELT Val, Idx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00730">MachineIRBuilder.cpp:730</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a542fc1282cd157921c7f0900b73c63dd"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a></div><div class="ttdeci">AMDGPURegisterBankInfo(const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00134">AMDGPURegisterBankInfo.cpp:134</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_ae78f517f813c1983db970736287379e1"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">llvm::RegisterBankInfo::PartialMapping::RegBank</a></div><div class="ttdeci">const RegisterBank * RegBank</div><div class="ttdoc">Register bank where the partial value lives. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00060">RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a4201fa4724da873758c296dca1f0dac4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a4201fa4724da873758c296dca1f0dac4">llvm::MachineIRBuilder::setChangeObserver</a></div><div class="ttdeci">void setChangeObserver(GISelChangeObserver &amp;Observer)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00064">MachineIRBuilder.cpp:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a152bcf1324cf8cd743a20c879a77de5b"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00200">MachineMemOperand.h:200</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00946">AMDGPUSubtarget.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes. ...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6d546c793031adb1d95a68e6e0be2ebc"><div class="ttname"><a href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">llvm::LLT::scalarOrVector</a></div><div class="ttdeci">static LLT scalarOrVector(uint16_t NumElements, LLT ScalarTy)</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00073">LowLevelTypeImpl.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a9c983906f9c3c89cf8ab6b5ce081e48f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">llvm::MachineIRBuilder::buildZExt</a></div><div class="ttdeci">MachineInstrBuilder buildZExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ZEXT Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00419">MachineIRBuilder.cpp:419</a></div></div>
<div class="ttc" id="namespacellvm_html_ab40ed7b4f3983c26e06c9f17e0f47761"><div class="ttname"><a href="namespacellvm.html#ab40ed7b4f3983c26e06c9f17e0f47761">llvm::zip</a></div><div class="ttdeci">detail::zippy&lt; detail::zip_shortest, T, U, Args... &gt; zip(T &amp;&amp;t, U &amp;&amp;u, Args &amp;&amp;... args)</div><div class="ttdoc">zip iterator for two or more iteratable types. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00659">STLExtras.h:659</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a60609bd46d38414e2c9e2334f9740727"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">llvm::MachineIRBuilder::buildBuildVector</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVector(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00611">MachineIRBuilder.cpp:611</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af98b3cfe3f57ebba50badc6b64d2ac83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">llvm::AMDGPU::lookupRsrcIntrinsic</a></div><div class="ttdeci">const RsrcIntrinsic * lookupRsrcIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_acefa289ec10ccb3fb0a928a8609b3724"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">llvm::AMDGPURegisterBankInfo::getAGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getAGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02439">AMDGPURegisterBankInfo.cpp:2439</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00032">AMDGPUInstrInfo.cpp:32</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_afac28dfebeb6f31c2c87dd1acdcd038f"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">llvm::RegisterBankInfo::PartialMapping::Length</a></div><div class="ttdeci">unsigned Length</div><div class="ttdoc">Length of this mapping in bits. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00057">RegisterBankInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00192">AMDGPUBaseInfo.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html_abac886d2122d80b12e760cc24b8d8ec9"><div class="ttname"><a href="RegisterBankInfo_8h.html#abac886d2122d80b12e760cc24b8d8ec9">getValueMapping</a></div><div class="ttdeci">const ValueMapping &amp; getValueMapping(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</div><div class="ttdoc">The most common ValueMapping consists of a single PartialMapping. </div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_ae33d84a14da07edfa006adc3efc77eae"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#ae33d84a14da07edfa006adc3efc77eae">extractGLC</a></div><div class="ttdeci">static unsigned extractGLC(unsigned CachePolicy)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01345">AMDGPURegisterBankInfo.cpp:1345</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00036">LegalizerHelper.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00157">LowLevelTypeImpl.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a578172134538b718906c8255c4d0eb6a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop</a></div><div class="ttdeci">bool executeInWaterfallLoop(MachineIRBuilder &amp;B, iterator_range&lt; MachineBasicBlock::iterator &gt; Range, SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Legalize instruction MI where operands in OpIndices must be SGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">AMDGPURegisterBankInfo.cpp:734</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_ac390939d904c03a62f806bac6ae2626c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo::getBreakDownCost</a></div><div class="ttdeci">unsigned getBreakDownCost(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</div><div class="ttdoc">Get the cost of using ValMapping to decompose a register. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00191">AMDGPURegisterBankInfo.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a27d74d69cbd37e794e77ff37aa8d3401"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">llvm::AMDGPURegisterBankInfo::getImageMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getImageMapping(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI, int RsrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02310">AMDGPURegisterBankInfo.cpp:2310</a></div></div>
<div class="ttc" id="R600ClauseMergePass_8cpp_html_aba99928790de45fa7aa12b47fbd828ff"><div class="ttname"><a href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a></div><div class="ttdeci">R600 Clause Merge</div><div class="ttdef"><b>Definition:</b> <a href="R600ClauseMergePass_8cpp_source.html#l00077">R600ClauseMergePass.cpp:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00273">MachineIRBuilder.cpp:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad57555369f2dd451dd46e10cb3e4f1e9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">llvm::MachineIRBuilder::buildTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_TRUNC Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00687">MachineIRBuilder.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00081">MipsISelLowering.h:81</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a00b15b8fd8f6bdeb4d8660e432b751c2"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a></div><div class="ttdeci">static bool isZero(Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01340">AMDGPURegisterBankInfo.cpp:1340</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a427efe022b387d0cd19ef2a4fd9e3a37"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a427efe022b387d0cd19ef2a4fd9e3a37">llvm::MachineMemOperand::getAlignment</a></div><div class="ttdeci">uint64_t getAlignment() const</div><div class="ttdoc">Return the minimum known alignment in bytes of the actual memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01055">MachineOperand.cpp:1055</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1RsrcIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">llvm::AMDGPU::RsrcIntrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00038">AMDGPUInstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_afef42b99585e128b23a4980bc0bc1824"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">llvm::AMDGPURegisterBankInfo::TRI</a></div><div class="ttdeci">const SIRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00045">AMDGPURegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdoc">signed greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00759">InstrTypes.h:759</a></div></div>
<div class="ttc" id="LegalizationArtifactCombiner_8h_html"><div class="ttname"><a href="LegalizationArtifactCombiner_8h.html">LegalizationArtifactCombiner.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00771">AMDGPUSubtarget.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a61f99fec329ba9cbb633996ee0452363"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad</a></div><div class="ttdeci">const RegisterBankInfo::InstructionMapping &amp; getInstrMappingForLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02349">AMDGPURegisterBankInfo.cpp:2349</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_aa107212adb29846a878039871d4f23b5"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">llvm::AMDGPURegisterBankInfo::addMappingFromTable</a></div><div class="ttdeci">InstructionMappings addMappingFromTable(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt;&gt; Table) const</div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a34554bbf9cf7577f166fb01533dcd775"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">llvm::MachineIRBuilder::buildICmp</a></div><div class="ttdeci">MachineInstrBuilder buildICmp(CmpInst::Predicate Pred, const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert a Res = G_ICMP Pred, Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00698">MachineIRBuilder.cpp:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a610091578294314498a58a1eddfe9632"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a610091578294314498a58a1eddfe9632">regBankBoolUnion</a></div><div class="ttdeci">static int regBankBoolUnion(int RB0, int RB1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02403">AMDGPURegisterBankInfo.cpp:2403</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a7a37b09f19b8de5fc10685e0c6e16796"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a></div><div class="ttdeci">static bool memOpHasNoClobbered(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00388">AMDGPURegisterBankInfo.cpp:388</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_afa3232adbead0d5386a1e7636a9d772f"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a></div><div class="ttdeci">static LLT getHalfSizedType(LLT Ty)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00706">AMDGPURegisterBankInfo.cpp:706</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; MachineInstr *, 4 &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00439">RegisterBankInfo.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aa87ae4953a086de20147092c7c77784c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">llvm::RegisterBankInfo::OperandsMapper::getMI</a></div><div class="ttdeci">MachineInstr &amp; getMI() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00328">RegisterBankInfo.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdoc">signed less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00761">InstrTypes.h:761</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a10e723695dfad464ff1e117e4b0b2256"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a10e723695dfad464ff1e117e4b0b2256">getOtherVRegDef</a></div><div class="ttdeci">static MachineInstr * getOtherVRegDef(const MachineRegisterInfo &amp;MRI, Register Reg, const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01101">AMDGPURegisterBankInfo.cpp:1101</a></div></div>
<div class="ttc" id="namespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">Utils.cpp:111</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00144">RegisterBankInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7c783f32e30c9235a93f74e348f347cd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">llvm::MachineIRBuilder::buildAShr</a></div><div class="ttdeci">MachineInstrBuilder buildAShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01295">MachineIRBuilder.h:1295</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_ab65adad01ce4004d6fe95c5b740190ab"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00417">AMDGPURegisterBankInfo.cpp:417</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_ada542413c7089fe35272a9ec47c19116"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">llvm::AMDGPURegisterBankInfo::Subtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00044">AMDGPURegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">llvm::LegalizerHelper::Legalized</a></div><div class="ttdoc">Instruction has been legalized and the MachineFunction changed. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00044">LegalizerHelper.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_af5a764fec0343cb91d369059651a11e4"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">llvm::AMDGPURegisterBankInfo::isSALUMapping</a></div><div class="ttdeci">bool isSALUMapping(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02225">AMDGPURegisterBankInfo.cpp:2225</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a1d33fd387b81b22c1074a78d30192fea"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands</a></div><div class="ttdeci">bool collectWaterfallOperands(SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01035">AMDGPURegisterBankInfo.cpp:1035</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a774f70ec47e4b324901ebbb23573157d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">llvm::AMDGPURegisterBankInfo::TII</a></div><div class="ttdeci">const SIInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00046">AMDGPURegisterBankInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_a04d383e8f4a37abbd0f5e1b2870e1da3"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch m_ICst(int64_t &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00055">MIPatternMatch.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a15bf99a5e58931f430d7ac6ff44b6cdf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">llvm::MachineIRBuilder::buildAdd</a></div><div class="ttdeci">MachineInstrBuilder buildAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_ADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01226">MachineIRBuilder.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00613">RegisterBankInfo.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33f1a3699cda99bd2c1d11a8138116bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">llvm::MachineIRBuilder::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Set the insertion point to the end of MBB. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00036">MachineIRBuilder.cpp:36</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00077">MipsISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_aa25f7e1207f9595348bab62b54a3821d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#aa25f7e1207f9595348bab62b54a3821d">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::IsConst</a></div><div class="ttdeci">constexpr char IsConst[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mIsConst. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00178">AMDGPUMetadata.h:178</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">llvm::AMDGPURegisterBankInfo::OpRegBankEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00124">AMDGPURegisterBankInfo.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acf0f51041fbaaed06a39f2fe2686bb92"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">llvm::MachineIRBuilder::buildBitcast</a></div><div class="ttdeci">MachineInstrBuilder buildBitcast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Dst = G_BITCAST Src. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00539">MachineIRBuilder.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad309c94beeccfc4057dbb1cf0e9b52f8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">llvm::MachineRegisterInfo::setSimpleHint</a></div><div class="ttdeci">void setSimpleHint(unsigned VReg, unsigned PrefReg)</div><div class="ttdoc">Specify the preferred (target independent) register allocation hint for the specified virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00778">MachineRegisterInfo.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a9d554817cae8090009510677635a1c7b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsic(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00276">AMDGPURegisterBankInfo.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_ae6a779141ce10443d7b7d15b7ca76160"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingVOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02255">AMDGPURegisterBankInfo.cpp:2255</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9839b7e1d8811ea9d41f901ab6a0f23b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">llvm::MachineInstr::getNumExplicitDefs</a></div><div class="ttdeci">unsigned getNumExplicitDefs() const</div><div class="ttdoc">Returns the number of non-implicit definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00718">MachineInstr.cpp:718</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">llvm::AMDGPUGenRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00035">AMDGPURegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdoc">equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00275">SIRegisterInfo.h:275</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a9cf2c2b46650c2af4ba811f1b08156e7"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a></div><div class="ttdeci">static unsigned regBankUnion(unsigned RB0, unsigned RB1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02398">AMDGPURegisterBankInfo.cpp:2398</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00670">MachineFunction.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef3211d508bc541186b4e51a07ee3631"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">llvm::MachineInstr::getIntrinsicID</a></div><div class="ttdeci">unsigned getIntrinsicID() const</div><div class="ttdoc">Returns the Intrinsic::ID for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01664">MachineInstr.h:1664</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html_a83b9746150eb1c8820d65bca34b8d950"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a></div><div class="ttdeci">unsigned NumBreakDowns</div><div class="ttdoc">Number of partial mapping to break down this value. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00149">RegisterBankInfo.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1296be6b320f6245df7185e7f83bfc32"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">llvm::MachineRegisterInfo::def_instructions</a></div><div class="ttdeci">iterator_range&lt; def_instr_iterator &gt; def_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00405">MachineRegisterInfo.h:405</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00069">MIPatternMatch.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a46e43325cef6f0b2507d4c541847ed72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">llvm::MachineIRBuilder::buildShl</a></div><div class="ttdeci">MachineInstrBuilder buildShl(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01283">MachineIRBuilder.h:1283</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_abd86d813757b6a6e4b94c03a856002a4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a></div><div class="ttdeci">static void setRegsToType(MachineRegisterInfo &amp;MRI, ArrayRef&lt; Register &gt; Regs, LLT NewTy)</div><div class="ttdoc">Replace the current type each register in Regs has with NewTy. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00698">AMDGPURegisterBankInfo.cpp:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33eb6083767372c564ea4bcf6c06eaf1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">llvm::MachineIRBuilder::buildAnd</a></div><div class="ttdeci">MachineInstrBuilder buildAnd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_AND Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01312">MachineIRBuilder.h:1312</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a4a2188152bd06bdcbbbc6e200395a6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">llvm::AMDGPURegisterBankInfo::buildVCopy</a></div><div class="ttdeci">bool buildVCopy(MachineIRBuilder &amp;B, Register DstReg, Register SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">AMDGPURegisterBankInfo.cpp:1435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7f0631599c37535974448b6bf180dad1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">llvm::MachineIRBuilder::buildMerge</a></div><div class="ttdeci">MachineInstrBuilder buildMerge(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_MERGE_VALUES Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00572">MachineIRBuilder.cpp:572</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdoc">unsigned greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00755">InstrTypes.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00568">MachineIRBuilder.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a04e4c3b330e658709aeaae4b96e6980e"><div class="ttname"><a href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">llvm::LLT::vector</a></div><div class="ttdeci">static LLT vector(uint16_t NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level vector of some number of elements and element width. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00057">LowLevelTypeImpl.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00065">GISelChangeObserver.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_af33c851383c73dc2913f1461d5e42068"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af33c851383c73dc2913f1461d5e42068">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">bool isAGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00148">SIRegisterInfo.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad724b0c9cd37550f1526a3ada3118363"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">llvm::MachineIRBuilder::getDL</a></div><div class="ttdeci">const DebugLoc &amp; getDL()</div><div class="ttdoc">Getter for DebugLoc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00268">MachineIRBuilder.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a5f683dcd4b6530d6f1b29d50b92e2907"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a></div><div class="ttdeci">const ValueMapping &amp; getValueMapping(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</div><div class="ttdoc">The most common ValueMapping consists of a single PartialMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00297">RegisterBankInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a384dc807337eed8abec10341c89dda39"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a384dc807337eed8abec10341c89dda39">extractSLC</a></div><div class="ttdeci">static unsigned extractSLC(unsigned CachePolicy)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01349">AMDGPURegisterBankInfo.cpp:1349</a></div></div>
<div class="ttc" id="namespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">llvm::AMDGPURegisterBankInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01258">AMDGPURegisterBankInfo.cpp:1258</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8cpp_html_a96bf442f65306b9a5ffda8ca473f0ce1"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a96bf442f65306b9a5ffda8ca473f0ce1">minMaxToCompare</a></div><div class="ttdeci">static CmpInst::Predicate minMaxToCompare(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01214">AMDGPURegisterBankInfo.cpp:1214</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPURegisterBankInfo_html_a854d61301ea33c4f27021c50ae9e8bdf"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">llvm::AMDGPURegisterBankInfo::getSGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getSGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02420">AMDGPURegisterBankInfo.cpp:2420</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af0d32d967ac31c4e6149c2adb89aa947"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">llvm::MachineOperand::getPredicate</a></div><div class="ttdeci">unsigned getPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00586">MachineOperand.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
