// Seed: 2879229760
module module_0 ();
  logic [7:0] id_2;
  reg id_3;
  wire id_4;
  supply1 id_5;
  assign id_5 = 1;
  wire id_6;
  always $display;
  assign id_2[1] = id_5;
  reg id_7, id_8, id_9, id_10;
  wire id_11;
  initial id_3 <= id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  reg id_3, id_4;
  module_0();
  wire id_5;
  assign id_2 = id_3;
  wire id_6 = id_6;
  reg id_7 = 1'b0, id_8;
  tri0 id_9, id_10;
  assign id_4 = id_7;
  always begin
    begin
      cover (1);
      begin
        begin : id_11
          if (id_4) id_4 <= id_11;
        end
        id_4 <= 1;
      end
    end
    $display(1, 1, id_9);
  end
endmodule
