
*** Running vivado
    with args -log MatMul_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MatMul_v1_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov 12 23:29:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source MatMul_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/luke/Vivado_Bunker/Lab_2/lab2_tcl/lab2/ip_repo/MatMul_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/luke/Vivado_Bunker/2025.1/Vivado/data/ip'.
Command: synth_design -top MatMul_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136301
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1944.430 ; gain = 392.844 ; free physical = 383 ; free virtual = 5654
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MatMul_v1_0' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'MatMul_v1_0_S00_AXI' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0_S00_AXI.v:226]
INFO: [Synth 8-226] default block is never used [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0_S00_AXI.v:369]
INFO: [Synth 8-6155] done synthesizing module 'MatMul_v1_0_S00_AXI' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'mat_mul' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:12]
	Parameter DIM_LOG bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:237]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:237]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:140]
WARNING: [Synth 8-6090] variable 'data_local' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:190]
WARNING: [Synth 8-6090] variable 'data_local' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:190]
WARNING: [Synth 8-6090] variable 'data_local' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:190]
WARNING: [Synth 8-6090] variable 'data_local' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:190]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:140]
INFO: [Synth 8-6157] synthesizing module 'MAC' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:197]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:197]
WARNING: [Synth 8-7071] port 'clear' of module 'MAC' is unconnected for instance 'matr_mac' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:130]
WARNING: [Synth 8-7023] instance 'matr_mac' of module 'MAC' has 6 connections declared, but only 5 given [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:130]
INFO: [Synth 8-6155] done synthesizing module 'mat_mul' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'MatMul_v1_0' (0#1) [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/MatMul_v1_0.v:4]
WARNING: [Synth 8-7137] Register State_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:320]
WARNING: [Synth 8-7137] Register s00_axis_tready_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:324]
WARNING: [Synth 8-7137] Register en_A_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:339]
WARNING: [Synth 8-7137] Register rw_A_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:341]
WARNING: [Synth 8-7137] Register counter_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:346]
WARNING: [Synth 8-7137] Register en_B_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:352]
WARNING: [Synth 8-7137] Register rw_B_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:353]
WARNING: [Synth 8-7137] Register addr_A_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:355]
WARNING: [Synth 8-7137] Register en_R_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:379]
WARNING: [Synth 8-7137] Register rw_R_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:380]
WARNING: [Synth 8-7137] Register addr_B_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:383]
WARNING: [Synth 8-7137] Register addr_R_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:435]
WARNING: [Synth 8-7137] Register col_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:431]
WARNING: [Synth 8-7137] Register row_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:430]
WARNING: [Synth 8-7137] Register m00_axis_tvalid_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:466]
WARNING: [Synth 8-7137] Register m00_axis_tlast_reg in module AGU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:469]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity mat_mul does not have driver. [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:35]
WARNING: [Synth 8-7129] Port s00_axi_aclk in module MAC is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_aclk in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tready in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port start in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[3] in module mat_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[2] in module mat_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[1] in module mat_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[0] in module mat_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MatMul_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aclk in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module MatMul_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.398 ; gain = 469.812 ; free physical = 281 ; free virtual = 5553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2039.211 ; gain = 487.625 ; free physical = 281 ; free virtual = 5553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2039.211 ; gain = 487.625 ; free physical = 281 ; free virtual = 5553
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'data_local_reg[0]' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'data_local_reg[1]' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'data_local_reg[2]' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'data_local_reg[3]' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'data_Result_reg' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:218]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2056.125 ; gain = 504.539 ; free physical = 290 ; free virtual = 5548
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 8     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 42    
	   6 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP accelerator/matr_mac/data_Result1, operation Mode is: A*B.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: Generating DSP accelerator/matr_mac/data_Result1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: Generating DSP accelerator/matr_mac/data_Result1, operation Mode is: A*B.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: Generating DSP accelerator/matr_mac/data_Result1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
DSP Report: operator accelerator/matr_mac/data_Result1 is absorbed into DSP accelerator/matr_mac/data_Result1.
WARNING: [Synth 8-7129] Port s00_axis_tlast in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tready in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port start in module AGU is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[3] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[2] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[1] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tstrb[0] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aclk in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module MatMul_v1_0 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[31]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[30]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[29]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[28]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[27]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[26]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[25]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[24]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[23]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[22]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[21]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[20]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[19]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[18]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[17]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[16]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[15]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[14]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[13]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[12]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[11]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[10]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[9]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[8]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[7]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[6]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[5]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[4]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[3]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[2]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[1]) is unused and will be removed from module MatMul_v1_0.
WARNING: [Synth 8-3332] Sequential element (accelerator/matr_mac/data_Result_reg[0]) is unused and will be removed from module MatMul_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2227.109 ; gain = 675.523 ; free physical = 292 ; free virtual = 5399
---------------------------------------------------------------------------------
 Sort Area is  accelerator/matr_mac/data_Result1_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  accelerator/matr_mac/data_Result1_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  accelerator/matr_mac/data_Result1_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  accelerator/matr_mac/data_Result1_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MatMul_v1_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MatMul_v1_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MatMul_v1_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MatMul_v1_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2227.109 ; gain = 675.523 ; free physical = 292 ; free virtual = 5399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2227.109 ; gain = 675.523 ; free physical = 292 ; free virtual = 5399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MatMul_v1_0 | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MatMul_v1_0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MatMul_v1_0 | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |    52|
|3     |DSP48E1 |     3|
|4     |LUT1    |     5|
|5     |LUT2    |   152|
|6     |LUT3    |    42|
|7     |LUT4    |    43|
|8     |LUT5    |    10|
|9     |LUT6    |   155|
|10    |FDRE    |   283|
|11    |LDC     |   480|
|12    |IBUF    |    80|
|13    |OBUF    |    76|
|14    |OBUFT   |     4|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |  1397|
|2     |  MatMul_v1_0_S00_AXI_inst |MatMul_v1_0_S00_AXI |   225|
|3     |  accelerator              |mat_mul             |  1000|
|4     |    MatrA                  |bram                |   193|
|5     |    MatrB                  |bram_0              |   192|
|6     |    MatrR                  |bram_1              |   196|
|7     |    matr_agu               |AGU                 |   325|
|8     |    matr_mac               |MAC                 |    94|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.922 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.930 ; gain = 831.336 ; free physical = 316 ; free virtual = 5266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.797 ; gain = 0.000 ; free physical = 463 ; free virtual = 5414
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.629 ; gain = 0.000 ; free physical = 430 ; free virtual = 5331
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  LDC => LDCE: 480 instances

Synth Design complete | Checksum: cb6cedc6
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.664 ; gain = 957.078 ; free physical = 429 ; free virtual = 5330
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1710.220; main = 1710.220; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2508.633; main = 2508.633; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.641 ; gain = 0.000 ; free physical = 429 ; free virtual = 5331
INFO: [Common 17-1381] The checkpoint '/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/Lab2_MatMul/Lab2_MatMul.runs/synth_1/MatMul_v1_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MatMul_v1_0_utilization_synth.rpt -pb MatMul_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 23:29:15 2025...
