// Seed: 574075965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1 ~^ -1;
  supply0 id_6 = 1'b0 == id_3;
  logic id_7 = -1, id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output wire id_1;
  wire id_3;
  wire [id_2 : 1 'h0] id_4;
  wire [-1 : 1] id_5;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
