\documentclass[12pt]{article}
\usepackage[english]{babel}
\usepackage{url}
\usepackage[utf8x]{inputenc}
\usepackage{amsmath}
\usepackage{graphicx}
\graphicspath{{images/}}
\usepackage{parskip}
\usepackage{fancyhdr}
\usepackage{epsfig}
\usepackage{listings}
\include{import}
\usepackage[T1]{fontenc}
\usepackage{amsmath}
\usepackage{amssymb}
\lstset{basicstyle = \ttfamily}
\usepackage{vmargin}
\usepackage{float}
\usepackage{pdfpages,caption,geometry}
\usepackage[hidelinks]{hyperref}
\setmarginsrb{3 cm}{2.5 cm}{3 cm}{2.5 cm}{1 cm}{1.5 cm}{1 cm}{1.5 cm}
%\setcounter{secnumdepth}{0}         % Removes Section Numbering
\title{VLSI Lab Report}								% Title
\author{\begin{tabular}[t]{l l} 
		Anirudh BH  & 16EC105 \\
		Manan Sharma & 16EC118\\ 
\end{tabular}}								% Author
\date{\today}											% Date
\hypersetup{
	bookmarks=true,         
	unicode=true,         
	pdftoolbar=false,        
	pdfmenubar=false,        
	%pdffitwindow=false,     
	pdfstartview={FitH},    
	pdftitle={VLSI Lab Report}, 
	pdfauthor={Anirudh BH, Manan Sharma},
	pdfsubject={VLSI Lab},
	pdfnewwindow=true,      
}
\makeatletter
\let\thetitle\@title
\let\theauthor\@author
\let\thedate\@date
\makeatother

\pagestyle{fancy}
\fancyhf{}
\rhead{Anirudh BH, Manan Sharma}
\lhead{VLSI Lab Report}
\cfoot{\thepage}

\begin{document}
	\begin{titlepage}
		\centering
		\vspace*{0.4 cm}
		\includegraphics[width = 0.3\textwidth]{NITK_Logo.png}\\[1.0 cm]	% University Logo
		\textsc{\Large National Institute of Technology Karnataka, Surathkal}\\[1.5 cm]	% University Name
		\textsc{\Large EC372}\\[0.5 cm]				% Course Code
		\textsc{\Large VLSI Design Lab}\\[0.5 cm]				% Course Name
		\rule{\linewidth}{0.2 mm} \\[0.4 cm]
		\textbf{\textsc{ \huge  \thetitle}}\\
		\rule{\linewidth}{0.2 mm} \\[1.5 cm]
		\begin{flushleft} \large
			\hspace{0.45em}\emph{Authors:}\\
			\theauthor\\[2 cm]
		\end{flushleft}
		
		{\large \thedate}
		
		\vfill
	\end{titlepage}
	
	\tableofcontents
	\pagebreak
	
	\section{Study of MOS Inverter with Resistive Load}
	
	\subsection{Objective}
	To study the:
	\begin{enumerate}
		\item Transfer Function
		\item Noise Margin
		\item Risetime and Fall time
		\item Progation Delay
		\item Power and Energy consumed
	\end{enumerate}
	with variation in $\text{R}_\text{L}$ and W of the load resistor and pull-down transistor. Along with this, also calculate power and energy consumed for non ideal step input for resistive load inverter.
	\subsection{Introduction}
	Inverter is one that inverts the signal supplied at its input. If input is made high or logic level is 1, then the output has logic level 0 and vice-versa. A resistive load inverter is characterised by an resistive load between the pull down transistor and the voltage source. The output is taken at the junction of the load resistance and the pull down transistor. The pull-up circuit is constituted by the resistor and pull-down resistor by the NMOS. When the input is low, the NMOS is open circuited and the output capacitance is charged to $\text{V}_\text{DD}$ through $\text{R}_\text{L}$.
	
	\subsection{Circuit Diagram}
	\begin{figure}[H]
		\begin{center}
			\input{images/resistive_load.tex}
			\caption{Circuit Diagram of Resistive Load Inverter}
			\label{fig::resloadckt}
		\end{center}
	\end{figure}
	
	\subsection{Netlist}
	\begin{lstlisting}
	* transistor and other circuit components definition
	m0 out in 0 0 cmosn l=2.5u w=10u
	rl supply out 7k
	cl out meas 5n
	
	* voltage source
	vdd supply 0 dc 3.3
	vin in 0 dc 3.3 pulse(0 3.3 0 0.1n 0.1n 0.5m 1m)
	vcap meas 0 dc 0
	\end{lstlisting}
	
	\subsection{Analysis}
	
	Transfer characteristics were plotted for different values of $\text{R}_\text{L}$. and different W and L values for the driver NMOS. The plots obtained were as follows:
	
	The curves moving to the right imply that the threshold voltage is increasing and moving to the right. Figure(\ref{fig::varying_rl_dc}) indicates that as $\text{R}_\text{L}$. increases the voltage drop across it increases. This implies that the graph moves to the left as $\text{R}_\text{L}$. increases.\\
	Figure(\ref{fig::varying_rl_time}) indicates that as $\text{R}_\text{L}$ increases the pull up resistance to the load to the load increases. This results in the rise time increasing for an increase in $\text{R}_\text{L}$.\\
	Figure(\ref{fig::varying_rl_vcap}) indicates that as $\text{R}_\text{L}$. increases the peak current drawn by the capacitor decreases. Figure(\ref{fig::varying_rl_vdd}) indicates that the current drawn from $\text{V}_{\text{DD}}$ is the same.
	\begin{figure}[H]
		\begin{center}
			\includegraphics[scale=0.25]{images/inverter_Rl_dc.png}
			\caption{Transfer Characteristics Varying $\text{R}_\text{L}$(left to right: 10K, 7K, 5K)}
			\label{fig::varying_rl_dc}
		\end{center}
	\end{figure}
	\begin{figure}[H]
		\begin{center}
			\includegraphics[scale=0.25]{images/inverter_Rl_tran.png}
			\caption{Transient Response Varying $\text{R}_\text{L}$(left to right: 5K, 7K, 10K)}
			\label{fig::varying_rl_time}
		\end{center}
	\end{figure}
	
	\begin{figure}[H]
		\begin{center}
			\includegraphics[scale=0.25]{images/inverter_Rl_vcap.png}
			\caption{Capacitor Current Varying $\text{R}_\text{L}$}
			\label{fig::varying_rl_vcap}
		\end{center}
	\end{figure}
	
	\begin{figure}[H]
		\begin{center}
			\includegraphics[scale=0.25]{images/inverter_Rl_vdd.png}
			\caption{Transient Response Varying $\text{R}_\text{L}$}
			\label{fig::varying_rl_vdd}
		\end{center}
	\end{figure}
	
	
	
	\newpage
	\section{CMOS Inverter Layout and Characterisation} 
	\begin{figure}[H]
		\begin{center}
			\input{images/cmos_inverter.tex}
			\caption{Circuit Diagram of CMOS Inverter}
			\label{fig::cmosinvckt}
		\end{center}
	\end{figure}
	
	
\end{document}