{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619397895473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619397895484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 17:44:55 2021 " "Processing started: Sun Apr 25 17:44:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619397895484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397895484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397895484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619397896761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619397896762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/calc_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/calc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_module " "Found entity 1: calc_module" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/narrator_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/narrator_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 narrator_ctrl " "Found entity 1: narrator_ctrl" {  } { { "../../../Final project/final project 1/New folder/narrator_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/narrator_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/encoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/encoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8b10b " "Found entity 1: encoder_8b10b" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397919818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/decoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/decoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "../../../Final project/final project 1/New folder/key2ascii.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/sound_averaging.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/sound_averaging.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_averaging " "Found entity 1: sound_averaging" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919823 ""} { "Info" "ISGN_ENTITY_NAME" "2 accumulator " "Found entity 2: accumulator" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_project " "Found entity 1: Final_project" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/working_edge_trap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/working_edge_trap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_trap " "Found entity 1: edge_trap" {  } { { "../../../Final project/final project 1/working_edge_trap.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/working_edge_trap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/speedup_speeddown.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/speedup_speeddown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speedupspeeddown " "Found entity 1: speedupspeeddown" {  } { { "../../../Final project/final project 1/speedup_speeddown.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/speedup_speeddown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(84) " "Verilog HDL warning at picoblaze_template.v(84): extended using \"x\" or \"z\"" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1619397919833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "../../../Final project/final project 1/pacoblaze_instruction_memory.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/flashmemfsmtry1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/flashmemfsmtry1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flashfsm " "Found entity 1: flashfsm" {  } { { "../../../Final project/final project 1/flashmemfsmtry1.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/flashmemfsmtry1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect_gate " "Found entity 1: edge_detect_gate" {  } { { "../../../Final project/final project 1/edge_detect.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/edge_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/asyncsig.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/asyncsig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asyncsig " "Found entity 1: asyncsig" {  } { { "../../../Final project/final project 1/asyncsig.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/asyncsig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919841 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopr " "Found entity 2: flopr" {  } { { "../../../Final project/final project 1/asyncsig.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/asyncsig.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/address_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/address_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressfsm " "Found entity 1: addressfsm" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_scope_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_scope_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_LCD " "Found entity 1: Write_Kbd_To_LCD" {  } { { "Write_Kbd_To_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "widereg.v 1 1 " "Found 1 design units, including 1 entities, in source file widereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 widereg " "Found entity 1: widereg" {  } { { "widereg.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/widereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "Kbd_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_arbitrary_divided_clk32.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_arbitrary_divided_clk32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397919858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397919858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397920709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397920709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397922819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397922819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397923859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397923859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397924447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397924447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397924715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397924715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397925023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397925023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397925412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397925412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397925624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397925624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397926528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397926528 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(47) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(48) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(49) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(50) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(51) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(52) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(53) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926545 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(54) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1619397926545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_project " "Elaborating entity \"Final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619397927099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interrupt1 Final_project.sv(150) " "Verilog HDL or VHDL warning at Final_project.sv(150): object \"interrupt1\" assigned a value but never read" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927120 "|Final_project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Sample_Clk_Signal Final_project.sv(241) " "Verilog HDL warning at Final_project.sv(241): object Sample_Clk_Signal used but never assigned" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 241 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1619397927121 "|Final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mem_write Final_project.sv(395) " "Verilog HDL or VHDL warning at Final_project.sv(395): object \"flash_mem_write\" assigned a value but never read" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927121 "|Final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mem_writedata Final_project.sv(396) " "Verilog HDL or VHDL warning at Final_project.sv(396): object \"flash_mem_writedata\" assigned a value but never read" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927121 "|Final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mem_burstcount Final_project.sv(397) " "Verilog HDL or VHDL warning at Final_project.sv(397): object \"flash_mem_burstcount\" assigned a value but never read" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927121 "|Final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scope_sampling_clock_count Final_project.sv(739) " "Verilog HDL or VHDL warning at Final_project.sv(739): object \"scope_sampling_clock_count\" assigned a value but never read" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927121 "|Final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Final_project.sv(687) " "Verilog HDL assignment warning at Final_project.sv(687): truncated value with size 32 to match size of target (16)" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397927130 "|Final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Final_project.sv(745) " "Verilog HDL assignment warning at Final_project.sv(745): truncated value with size 32 to match size of target (16)" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397927130 "|Final_project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED\[1..0\] 0 Final_project.sv(145) " "Net \"LED\[1..0\]\" at Final_project.sv(145) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Sample_Clk_Signal 0 Final_project.sv(241) " "Net \"Sample_Clk_Signal\" at Final_project.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Final_project.sv(108) " "Output port \"DRAM_ADDR\" at Final_project.sv(108) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Final_project.sv(109) " "Output port \"DRAM_BA\" at Final_project.sv(109) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Final_project.sv(110) " "Output port \"DRAM_CAS_N\" at Final_project.sv(110) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Final_project.sv(111) " "Output port \"DRAM_CKE\" at Final_project.sv(111) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927148 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Final_project.sv(112) " "Output port \"DRAM_CLK\" at Final_project.sv(112) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927170 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Final_project.sv(113) " "Output port \"DRAM_CS_N\" at Final_project.sv(113) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927170 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Final_project.sv(115) " "Output port \"DRAM_LDQM\" at Final_project.sv(115) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927170 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Final_project.sv(116) " "Output port \"DRAM_UDQM\" at Final_project.sv(116) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927170 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Final_project.sv(117) " "Output port \"DRAM_RAS_N\" at Final_project.sv(117) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927180 "|Final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Final_project.sv(118) " "Output port \"DRAM_WE_N\" at Final_project.sv(118) has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927180 "|Final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:U12 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:U12\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "U12" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedupspeeddown speedupspeeddown:U5 " "Elaborating entity \"speedupspeeddown\" for hierarchy \"speedupspeeddown:U5\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "U5" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:U1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:U1\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "U1" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_8b10b encoder_8b10b:encoder_inst " "Elaborating entity \"encoder_8b10b\" for hierarchy \"encoder_8b10b:encoder_inst\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "encoder_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalk encoder_8b10b.v(93) " "Verilog HDL or VHDL warning at encoder_8b10b.v(93): object \"illegalk\" assigned a value but never read" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927558 "|Final_project|encoder_8b10b:encoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tst encoder_8b10b.v(112) " "Verilog HDL or VHDL warning at encoder_8b10b.v(112): object \"tst\" assigned a value but never read" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927559 "|Final_project|encoder_8b10b:encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8b10b decoder_8b10b:decoder_inst " "Elaborating entity \"decoder_8b10b\" for hierarchy \"decoder_8b10b:decoder_inst\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "decoder_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_averaging sound_averaging:sound_intensity_module " "Elaborating entity \"sound_averaging\" for hierarchy \"sound_averaging:sound_intensity_module\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "sound_intensity_module" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927765 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1..0\] sound_averaging.sv(6) " "Output port \"LED\[1..0\]\" at sound_averaging.sv(6) has no driver" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397927769 "|Final_project|sound_averaging:sound_intensity_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator sound_averaging:sound_intensity_module\|accumulator:U1 " "Elaborating entity \"accumulator\" for hierarchy \"sound_averaging:sound_intensity_module\|accumulator:U1\"" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "U1" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect_gate edge_detect_gate:U7 " "Elaborating entity \"edge_detect_gate\" for hierarchy \"edge_detect_gate:U7\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "U7" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashfsm flashfsm:U8 " "Elaborating entity \"flashfsm\" for hierarchy \"flashfsm:U8\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "U8" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressfsm flashfsm:U8\|addressfsm:U6 " "Elaborating entity \"addressfsm\" for hierarchy \"flashfsm:U8\|addressfsm:U6\"" {  } { { "../../../Final project/final project 1/flashmemfsmtry1.sv" "U6" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/flashmemfsmtry1.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397927935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_addressdiv4 address_fsm.sv(62) " "Verilog HDL or VHDL warning at address_fsm.sv(62): object \"end_addressdiv4\" assigned a value but never read" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397927936 "|Final_project|flashfsm:U8|addressfsm:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 address_fsm.sv(65) " "Verilog HDL assignment warning at address_fsm.sv(65): truncated value with size 32 to match size of target (2)" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397927936 "|Final_project|flashfsm:U8|addressfsm:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "narrator_ctrl flashfsm:U8\|addressfsm:U6\|narrator_ctrl:U1 " "Elaborating entity \"narrator_ctrl\" for hierarchy \"flashfsm:U8\|addressfsm:U6\|narrator_ctrl:U1\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "U1" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "flash_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_template picoblaze_template:picoblaze_inst " "Elaborating entity \"picoblaze_template\" for hierarchy \"picoblaze_template:picoblaze_inst\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "picoblaze_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 picoblaze_template.v(106) " "Verilog HDL assignment warning at picoblaze_template.v(106): truncated value with size 8 to match size of target (1)" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928186 "|Final_project|picoblaze_template:picoblaze_inst"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1619397928247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze3.v 6 6 " "Using design file /users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397928250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619397928250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "led_8seg_kcpsm" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397928262 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928264 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928265 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928265 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1619397928266 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928288 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1619397928289 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928332 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1619397928332 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397928441 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "c:/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397928544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_template:picoblaze_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_template:picoblaze_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "pacoblaze_instruction_memory_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "../../../Final project/final project 1/pacoblaze_instruction_memory.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397929057 "|Final_project|picoblaze_template:picoblaze_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_module calc_module:calculator " "Elaborating entity \"calc_module\" for hierarchy \"calc_module:calculator\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "calculator" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interrupt_flag calc_module.sv(44) " "Verilog HDL or VHDL warning at calc_module.sv(44): object \"interrupt_flag\" assigned a value but never read" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619397929451 "|Final_project|calc_module:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 calc_module.sv(166) " "Verilog HDL assignment warning at calc_module.sv(166): truncated value with size 8 to match size of target (6)" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397929466 "|Final_project|calc_module:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 calc_module.sv(167) " "Verilog HDL assignment warning at calc_module.sv(167): truncated value with size 8 to match size of target (6)" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397929468 "|Final_project|calc_module:calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_trap calc_module:calculator\|edge_trap:kbd_ready_signal " "Elaborating entity \"edge_trap\" for hierarchy \"calc_module:calculator\|edge_trap:kbd_ready_signal\"" {  } { { "../../../Final project/final project 1/calc_module.sv" "kbd_ready_signal" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "ps2c_doublsync" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "Kbd_Controller" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929506 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data Kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at Kbd_ctrl.v(31) has no driver" {  } { { "Kbd_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397929506 "|Final_project|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data Kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at Kbd_ctrl.v(32) has no driver" {  } { { "Kbd_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619397929506 "|Final_project|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "Kbd_ctrl.v" "ensure_data_ready_hold" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "kbd2ascii" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "Write_Kbd_To_LCD1" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Write_Kbd_To_Scope_LCD.v(104) " "Verilog HDL assignment warning at Write_Kbd_To_Scope_LCD.v(104): truncated value with size 17 to match size of target (16)" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397929677 "|Final_project|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Write_Kbd_To_Scope_LCD.v(125) " "Verilog HDL assignment warning at Write_Kbd_To_Scope_LCD.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619397929677 "|Final_project|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "Generate_LCD_scope_Clk" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "Div_Clk" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Generate_Arbitrary_Divided_Clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "LCD_scope_channelA" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "LCD_LED_scope" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397929961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397930031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "make_speedup_pulse" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397930131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "speed_reg_control_inst" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397930205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "interface_actual_audio_data_right" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397930241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "audio_control" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397930328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vee4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vee4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vee4 " "Found entity 1: altsyncram_vee4" {  } { { "db/altsyncram_vee4.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/altsyncram_vee4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397948969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397948969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397950399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397950399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397950825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397950825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cntr_rai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397951397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397951397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397951624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397951624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397951990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397951990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397952974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397952974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397953360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397953360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397953687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397953687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397954260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397954260 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397957730 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619397958266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.25.17:46:16 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl " "2021.04.25.17:46:16 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397976538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397981922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397982308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397984986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397985177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397985388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397985615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397985625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397985626 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619397986549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397986925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397986925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397987069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397987079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397987210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987373 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397987373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397987510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397987510 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1619397992419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619397995435 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 99 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619397995677 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619397995677 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[4\] flashfsm:U8\|addressfsm:U6\|address_out\[4\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[4\]~1 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[4\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[4\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[4\]~1\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[5\] flashfsm:U8\|addressfsm:U6\|address_out\[5\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[5\]~5 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[5\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[5\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[5\]~5\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[6\] flashfsm:U8\|addressfsm:U6\|address_out\[6\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[6\]~9 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[6\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[6\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[6\]~9\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[7\] flashfsm:U8\|addressfsm:U6\|address_out\[7\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[7\]~13 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[7\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[7\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[7\]~13\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[8\] flashfsm:U8\|addressfsm:U6\|address_out\[8\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[8\]~17 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[8\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[8\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[8\]~17\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[9\] flashfsm:U8\|addressfsm:U6\|address_out\[9\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[9\]~21 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[9\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[9\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[9\]~21\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[10\] flashfsm:U8\|addressfsm:U6\|address_out\[10\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[10\]~25 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[10\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[10\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[10\]~25\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[11\] flashfsm:U8\|addressfsm:U6\|address_out\[11\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[11\]~29 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[11\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[11\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[11\]~29\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[12\] flashfsm:U8\|addressfsm:U6\|address_out\[12\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[12\]~33 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[12\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[12\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[12\]~33\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|address_out\[13\] flashfsm:U8\|addressfsm:U6\|address_out\[13\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[13\]~37 " "Register \"flashfsm:U8\|addressfsm:U6\|address_out\[13\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|address_out\[13\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[13\]~37\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 152 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|address_out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[4\] flashfsm:U8\|addressfsm:U6\|nextaddress\[4\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[4\]~1 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[4\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[4\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[4\]~1\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[5\] flashfsm:U8\|addressfsm:U6\|nextaddress\[5\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[5\]~5 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[5\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[5\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[5\]~5\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[6\] flashfsm:U8\|addressfsm:U6\|nextaddress\[6\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[6\]~9 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[6\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[6\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[6\]~9\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[7\] flashfsm:U8\|addressfsm:U6\|nextaddress\[7\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[7\]~13 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[7\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[7\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[7\]~13\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[8\] flashfsm:U8\|addressfsm:U6\|nextaddress\[8\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[8\]~17 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[8\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[8\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[8\]~17\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[9\] flashfsm:U8\|addressfsm:U6\|nextaddress\[9\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[9\]~21 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[9\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[9\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[9\]~21\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[10\] flashfsm:U8\|addressfsm:U6\|nextaddress\[10\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[10\]~25 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[10\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[10\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[10\]~25\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[11\] flashfsm:U8\|addressfsm:U6\|nextaddress\[11\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[11\]~29 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[11\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[11\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[11\]~29\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[12\] flashfsm:U8\|addressfsm:U6\|nextaddress\[12\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[12\]~33 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[12\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[12\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[12\]~33\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flashfsm:U8\|addressfsm:U6\|nextaddress\[13\] flashfsm:U8\|addressfsm:U6\|nextaddress\[13\]~_emulated flashfsm:U8\|addressfsm:U6\|address_out\[13\]~37 " "Register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[13\]\" is converted into an equivalent circuit using register \"flashfsm:U8\|addressfsm:U6\|nextaddress\[13\]~_emulated\" and latch \"flashfsm:U8\|addressfsm:U6\|address_out\[13\]~37\"" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619397995702 "|Final_project|flashfsm:U8|addressfsm:U6|nextaddress[13]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1619397995702 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397997354 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619397997354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619397997356 "|Final_project|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619397997356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619397997897 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "calc_module:calculator\|state\[10\] High " "Register calc_module:calculator\|state\[10\] will power up to High" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1619397998243 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sound_averaging:sound_intensity_module\|CLR_ACC High " "Register sound_averaging:sound_intensity_module\|CLR_ACC will power up to High" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1619397998243 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1619397998243 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "ScopeChannelBSignal" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397999995 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "scope_clk" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 535 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619397999995 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619397999995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619398000522 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 836 920 0 0 84 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 836 of its 920 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 84 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1619398005564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619398007270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619398007270 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "201 " "Optimize away 201 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U12\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U12\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U13\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U13\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U14\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U14\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U15\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U15\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U16\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U16\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:U17\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:U17\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[2\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[2\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[4\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[4\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[5\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[5\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[6\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[6\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[7\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[7\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[8\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[8\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[9\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[9\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[10\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[10\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[11\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[11\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[12\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[12\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[14\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[14\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[0\] " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[0\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "Node: \"speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speed_reg_control:speed_reg_control_inst\|speed_control_val\[1\] " "Node: \"speed_reg_control:speed_reg_control_inst\|speed_control_val\[1\]\"" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398009754 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1619398009754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619398012164 "|Final_project|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619398012164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12196 " "Implemented 12196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619398012211 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619398012211 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619398012211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11533 " "Implemented 11533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619398012211 ""} { "Info" "ICUT_CUT_TM_RAMS" "469 " "Implemented 469 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619398012211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619398012211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619398012445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 17:46:52 2021 " "Processing ended: Sun Apr 25 17:46:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619398012445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619398012445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619398012445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619398012445 ""}
