===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.6528 seconds

  ----Wall Time----  ----Name----
    3.2884 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    2.7014 (  9.1%)    Parse modules
    0.5546 (  1.9%)    Verify circuit
   15.5671 ( 52.5%)  'firrtl.circuit' Pipeline
    1.1808 (  4.0%)    'firrtl.module' Pipeline
    1.1032 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0776 (  0.3%)      LowerCHIRRTLPass
    0.0990 (  0.3%)    InferWidths
    0.7036 (  2.4%)    InferResets
    0.0460 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0697 (  0.2%)    WireDFT
    0.0727 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6300 (  2.1%)    LowerFIRRTLTypes
    6.4025 ( 21.6%)    'firrtl.module' Pipeline
    0.6890 (  2.3%)      ExpandWhens
    0.0196 (  0.1%)      RemoveInvalid
    5.3353 ( 18.0%)      Canonicalizer
    0.3586 (  1.2%)      InferReadWrite
    0.4830 (  1.6%)    Inliner
    0.9659 (  3.3%)    IMConstProp
    0.0568 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0547 (  0.2%)    BlackBoxReader
    0.0547 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.0700 ( 13.7%)    'firrtl.module' Pipeline
    4.0700 ( 13.7%)      Canonicalizer
    0.3721 (  1.3%)    RemoveUnusedPorts
    0.0545 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3393 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.1264 ( 10.5%)  LowerFIRRTLToHW
    0.0535 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.5180 ( 11.9%)  'hw.module' Pipeline
    0.7772 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.1721 (  7.3%)    Canonicalizer
    0.5687 (  1.9%)    HWCleanup
    0.7249 (  2.4%)  'hw.module' Pipeline
    0.0681 (  0.2%)    HWLegalizeModules
    0.6568 (  2.2%)    PrettifyVerilog
    3.2488 ( 11.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   29.6528 (100.0%)  Total

{
  totalTime: 29.675,
  maxMemory: 697753600
}
