<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Contiki-NG: cc2538 Synchronous Serial Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a>  </div>
  <div class="headertitle">
<div class="title">cc2538 Synchronous Serial Interface<div class="ingroups"><a class="el" href="group__cc2538.html">The TI cc2538 System-on-Chip</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Driver for the cc2538 SPI peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:spi-arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi-arch_8h.html">spi-arch.h</a></td></tr>
<tr class="memdesc:spi-arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header file for the cc2538 SPI driver, including macros for the implementation of the low-level SPI primitives such as waiting for the TX FIFO to be ready, inserting into the TX FIFO, etc. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cc2538_2dev_2spi_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_2dev_2spi_8c.html">spi.c</a></td></tr>
<tr class="memdesc:cc2538_2dev_2spi_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the cc2538 SPI peripheral driver. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ssi_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ssi_8h.html">ssi.h</a></td></tr>
<tr class="memdesc:ssi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header file for the cc2538 Synchronous Serial Interface. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arch-specific SPI functions</h2></td></tr>
<tr class="memitem:gaa920955a33ab8bd62aa86fa45175282c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa920955a33ab8bd62aa86fa45175282c">spix_init</a> (uint8_t spi)</td></tr>
<tr class="memdesc:gaa920955a33ab8bd62aa86fa45175282c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI bus for the instance given.  <a href="#gaa920955a33ab8bd62aa86fa45175282c">More...</a><br/></td></tr>
<tr class="separator:gaa920955a33ab8bd62aa86fa45175282c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b79bdd4901e896f21786c0212151838"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b79bdd4901e896f21786c0212151838"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga9b79bdd4901e896f21786c0212151838">spix_enable</a> (uint8_t spi)</td></tr>
<tr class="memdesc:ga9b79bdd4901e896f21786c0212151838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI peripheral for the instance given. <br/></td></tr>
<tr class="separator:ga9b79bdd4901e896f21786c0212151838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda257108cdd000ff4603e10f18d4141"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gadda257108cdd000ff4603e10f18d4141">spix_disable</a> (uint8_t spi)</td></tr>
<tr class="memdesc:gadda257108cdd000ff4603e10f18d4141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI peripheral for the instance given.  <a href="#gadda257108cdd000ff4603e10f18d4141">More...</a><br/></td></tr>
<tr class="separator:gadda257108cdd000ff4603e10f18d4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2149a1821f47fc7fca0dec0446e5db25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga2149a1821f47fc7fca0dec0446e5db25">spix_set_mode</a> (uint8_t spi, uint32_t frame_format, uint32_t clock_polarity, uint32_t clock_phase, uint32_t data_size)</td></tr>
<tr class="memdesc:ga2149a1821f47fc7fca0dec0446e5db25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SPI data and clock polarity and the data size for the instance given.  <a href="#ga2149a1821f47fc7fca0dec0446e5db25">More...</a><br/></td></tr>
<tr class="separator:ga2149a1821f47fc7fca0dec0446e5db25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee52ac44e862eb5ba946971b334bce74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaee52ac44e862eb5ba946971b334bce74">spix_set_clock_freq</a> (uint8_t spi, uint32_t freq)</td></tr>
<tr class="memdesc:gaee52ac44e862eb5ba946971b334bce74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI clock frequency of the given SSI instance.  <a href="#gaee52ac44e862eb5ba946971b334bce74">More...</a><br/></td></tr>
<tr class="separator:gaee52ac44e862eb5ba946971b334bce74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab631f1f205372354848d339a421934fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab631f1f205372354848d339a421934fe">spix_cs_init</a> (uint8_t port, uint8_t pin)</td></tr>
<tr class="memdesc:gab631f1f205372354848d339a421934fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a GPIO to be the chip select pin.  <a href="#gab631f1f205372354848d339a421934fe">More...</a><br/></td></tr>
<tr class="separator:gab631f1f205372354848d339a421934fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Number of SSI instances supported by this CPU.</h2></td></tr>
<tr class="memitem:gab973e91ecf18763574c8bf2d6f5ebf93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab973e91ecf18763574c8bf2d6f5ebf93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SSI_INSTANCE_COUNT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab973e91ecf18763574c8bf2d6f5ebf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Base register memory locations.</h2></td></tr>
<tr class="memitem:gad4d3af97208d1f383e6fc55b2cf22274"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4d3af97208d1f383e6fc55b2cf22274"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a>&#160;&#160;&#160;0x40008000</td></tr>
<tr class="memdesc:gad4d3af97208d1f383e6fc55b2cf22274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address for SSI0. <br/></td></tr>
<tr class="separator:gad4d3af97208d1f383e6fc55b2cf22274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1c681e3321c27f2de198ed8ca2ce95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1c681e3321c27f2de198ed8ca2ce95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga1d1c681e3321c27f2de198ed8ca2ce95">SSI1_BASE</a>&#160;&#160;&#160;0x40009000</td></tr>
<tr class="memdesc:ga1d1c681e3321c27f2de198ed8ca2ce95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address for SSI1. <br/></td></tr>
<tr class="separator:ga1d1c681e3321c27f2de198ed8ca2ce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea76865920dcabdd342ee97e8841ed1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea76865920dcabdd342ee97e8841ed1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaea76865920dcabdd342ee97e8841ed1b">SSI_BASE</a>(dev)&#160;&#160;&#160;(<a class="el" href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a> + (dev) * (<a class="el" href="group__cc2538-spi.html#ga1d1c681e3321c27f2de198ed8ca2ce95">SSI1_BASE</a> - <a class="el" href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a>))</td></tr>
<tr class="memdesc:gaea76865920dcabdd342ee97e8841ed1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the <code>dev</code> instance of the SSI. <br/></td></tr>
<tr class="separator:gaea76865920dcabdd342ee97e8841ed1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SSI register offsets</h2></td></tr>
<tr class="memitem:ga7780025fae41bc7d95bbff6dc6e8d904"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7780025fae41bc7d95bbff6dc6e8d904"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">SSI_CR0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga7780025fae41bc7d95bbff6dc6e8d904"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register 0. <br/></td></tr>
<tr class="separator:ga7780025fae41bc7d95bbff6dc6e8d904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bda74eb8746e6771af5cf80529d544"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23bda74eb8746e6771af5cf80529d544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">SSI_CR1</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga23bda74eb8746e6771af5cf80529d544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register 1. <br/></td></tr>
<tr class="separator:ga23bda74eb8746e6771af5cf80529d544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02535e713db452c08cf61326a5451573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02535e713db452c08cf61326a5451573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga02535e713db452c08cf61326a5451573">SSI_DR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga02535e713db452c08cf61326a5451573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the TX and RX FIFO. <br/></td></tr>
<tr class="separator:ga02535e713db452c08cf61326a5451573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e3cb6b10a9e8d94c22489f656be947"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68e3cb6b10a9e8d94c22489f656be947"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga68e3cb6b10a9e8d94c22489f656be947">SSI_SR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga68e3cb6b10a9e8d94c22489f656be947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Meta information about FIFO. <br/></td></tr>
<tr class="separator:ga68e3cb6b10a9e8d94c22489f656be947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2affe68a02dde17c9aeee5144f804d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb2affe68a02dde17c9aeee5144f804d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaeb2affe68a02dde17c9aeee5144f804d">SSI_CPSR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaeb2affe68a02dde17c9aeee5144f804d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider. <br/></td></tr>
<tr class="separator:gaeb2affe68a02dde17c9aeee5144f804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02933bfccc19ec967ac66addb931ad9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02933bfccc19ec967ac66addb931ad9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab02933bfccc19ec967ac66addb931ad9">SSI_IM</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="memdesc:gab02933bfccc19ec967ac66addb931ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask. <br/></td></tr>
<tr class="separator:gab02933bfccc19ec967ac66addb931ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fc7c6f69761eb731ece4c6903300d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08fc7c6f69761eb731ece4c6903300d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga08fc7c6f69761eb731ece4c6903300d6">SSI_RIS</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga08fc7c6f69761eb731ece4c6903300d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw interrupt status. <br/></td></tr>
<tr class="separator:ga08fc7c6f69761eb731ece4c6903300d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5fcdcbc454aef072a8c737f0daee1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d5fcdcbc454aef072a8c737f0daee1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga2d5fcdcbc454aef072a8c737f0daee1e">SSI_MIS</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="memdesc:ga2d5fcdcbc454aef072a8c737f0daee1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked interrupt status. <br/></td></tr>
<tr class="separator:ga2d5fcdcbc454aef072a8c737f0daee1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1661f3146e0b9c943bb282c9c4933d07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1661f3146e0b9c943bb282c9c4933d07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga1661f3146e0b9c943bb282c9c4933d07">SSI_ICR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga1661f3146e0b9c943bb282c9c4933d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear register. <br/></td></tr>
<tr class="separator:ga1661f3146e0b9c943bb282c9c4933d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf87e57c9e45fe8c327d6eced960911"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cf87e57c9e45fe8c327d6eced960911"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga4cf87e57c9e45fe8c327d6eced960911">SSI_DMACTL</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr class="memdesc:ga4cf87e57c9e45fe8c327d6eced960911"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA control register. <br/></td></tr>
<tr class="separator:ga4cf87e57c9e45fe8c327d6eced960911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80af0105439ebf3d5cf912051572692b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80af0105439ebf3d5cf912051572692b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga80af0105439ebf3d5cf912051572692b">SSI_CC</a>&#160;&#160;&#160;0x00000FC8</td></tr>
<tr class="memdesc:ga80af0105439ebf3d5cf912051572692b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration. <br/></td></tr>
<tr class="separator:ga80af0105439ebf3d5cf912051572692b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SSI Bitmasks and shifts</h2></td></tr>
<tr class="memitem:gafc33c4b7b043f13d035f7d3d89f9a13d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc33c4b7b043f13d035f7d3d89f9a13d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafc33c4b7b043f13d035f7d3d89f9a13d">SSI_CR0_SCR_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="memdesc:gafc33c4b7b043f13d035f7d3d89f9a13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock rate mask. <br/></td></tr>
<tr class="separator:gafc33c4b7b043f13d035f7d3d89f9a13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0cd7047845f6a52ed9cb60b0796000"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd0cd7047845f6a52ed9cb60b0796000"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gabd0cd7047845f6a52ed9cb60b0796000">SSI_CR0_SCR_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gabd0cd7047845f6a52ed9cb60b0796000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock rate shift. <br/></td></tr>
<tr class="separator:gabd0cd7047845f6a52ed9cb60b0796000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ab50f7b1eb24b7ab38054759027cd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2ab50f7b1eb24b7ab38054759027cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa2ab50f7b1eb24b7ab38054759027cd5">SSI_CR0_SPH_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaa2ab50f7b1eb24b7ab38054759027cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (H) mask. <br/></td></tr>
<tr class="separator:gaa2ab50f7b1eb24b7ab38054759027cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab49d13976e87d5076e4ae2b286f06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdab49d13976e87d5076e4ae2b286f06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafdab49d13976e87d5076e4ae2b286f06">SSI_CR0_SPH_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gafdab49d13976e87d5076e4ae2b286f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (H) shift. <br/></td></tr>
<tr class="separator:gafdab49d13976e87d5076e4ae2b286f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e0b933b226700f029e02cbc955a75a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79e0b933b226700f029e02cbc955a75a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga79e0b933b226700f029e02cbc955a75a">SSI_CR0_SPO_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga79e0b933b226700f029e02cbc955a75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (O) mask. <br/></td></tr>
<tr class="separator:ga79e0b933b226700f029e02cbc955a75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95649afc39c6d4e2af6af45a4b3a961"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad95649afc39c6d4e2af6af45a4b3a961"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad95649afc39c6d4e2af6af45a4b3a961">SSI_CR0_SPO_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gad95649afc39c6d4e2af6af45a4b3a961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (O) shift. <br/></td></tr>
<tr class="separator:gad95649afc39c6d4e2af6af45a4b3a961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e4bbc661f3cc7a137f24d58a7cc5ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6e4bbc661f3cc7a137f24d58a7cc5ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaf6e4bbc661f3cc7a137f24d58a7cc5ca">SSI_CR0_FRF_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:gaf6e4bbc661f3cc7a137f24d58a7cc5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format select mask. <br/></td></tr>
<tr class="separator:gaf6e4bbc661f3cc7a137f24d58a7cc5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66428861b5b2cc10cdc5e6ce0a0d53a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66428861b5b2cc10cdc5e6ce0a0d53a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga66428861b5b2cc10cdc5e6ce0a0d53a8">SSI_CR0_FRF_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga66428861b5b2cc10cdc5e6ce0a0d53a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format select shift. <br/></td></tr>
<tr class="separator:ga66428861b5b2cc10cdc5e6ce0a0d53a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68778d4ef8eef95119c7977a9fec1f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad68778d4ef8eef95119c7977a9fec1f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad68778d4ef8eef95119c7977a9fec1f6">SSI_CR0_DSS_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:gad68778d4ef8eef95119c7977a9fec1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data size select mask. <br/></td></tr>
<tr class="separator:gad68778d4ef8eef95119c7977a9fec1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048cd4717d70eade67a40783ec45e99c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga048cd4717d70eade67a40783ec45e99c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga048cd4717d70eade67a40783ec45e99c">SSI_CR0_DSS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga048cd4717d70eade67a40783ec45e99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data size select shift. <br/></td></tr>
<tr class="separator:ga048cd4717d70eade67a40783ec45e99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83770d343b96b1f230a20394145d885d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83770d343b96b1f230a20394145d885d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga83770d343b96b1f230a20394145d885d">SSI_CR1_SOD_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga83770d343b96b1f230a20394145d885d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode output disable mask. <br/></td></tr>
<tr class="separator:ga83770d343b96b1f230a20394145d885d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2ba38a3ad479aca70a1a36c0efdc9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe2ba38a3ad479aca70a1a36c0efdc9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gabe2ba38a3ad479aca70a1a36c0efdc9c">SSI_CR1_SOD_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gabe2ba38a3ad479aca70a1a36c0efdc9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode output disable shift. <br/></td></tr>
<tr class="separator:gabe2ba38a3ad479aca70a1a36c0efdc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709bccfede029ca33075032893b603d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga709bccfede029ca33075032893b603d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga709bccfede029ca33075032893b603d9">SSI_CR1_MS_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga709bccfede029ca33075032893b603d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master and slave select mask. <br/></td></tr>
<tr class="separator:ga709bccfede029ca33075032893b603d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01df3552d66a174367836e044e72070b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01df3552d66a174367836e044e72070b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga01df3552d66a174367836e044e72070b">SSI_CR1_MS_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga01df3552d66a174367836e044e72070b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master and slave select shift. <br/></td></tr>
<tr class="separator:ga01df3552d66a174367836e044e72070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708d2344b67485881fcfb1cf98cb9b4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga708d2344b67485881fcfb1cf98cb9b4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga708d2344b67485881fcfb1cf98cb9b4c">SSI_CR1_SSE_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga708d2344b67485881fcfb1cf98cb9b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous serial port enable mask. <br/></td></tr>
<tr class="separator:ga708d2344b67485881fcfb1cf98cb9b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b3b652d3a4727deb1d80d762a90559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23b3b652d3a4727deb1d80d762a90559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga23b3b652d3a4727deb1d80d762a90559">SSI_CR1_SSE_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga23b3b652d3a4727deb1d80d762a90559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous serial port enable shift. <br/></td></tr>
<tr class="separator:ga23b3b652d3a4727deb1d80d762a90559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e982ffea5cbcd5b17ab06f9542cf4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06e982ffea5cbcd5b17ab06f9542cf4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga06e982ffea5cbcd5b17ab06f9542cf4a">SSI_CR1_LBM_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga06e982ffea5cbcd5b17ab06f9542cf4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop-back mode mask. <br/></td></tr>
<tr class="separator:ga06e982ffea5cbcd5b17ab06f9542cf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc72cfc132f22f5ef7194d43d82ec2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22dc72cfc132f22f5ef7194d43d82ec2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga22dc72cfc132f22f5ef7194d43d82ec2">SSI_CR1_LBM_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga22dc72cfc132f22f5ef7194d43d82ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop-back mode shift. <br/></td></tr>
<tr class="separator:ga22dc72cfc132f22f5ef7194d43d82ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddafae7777be33d5eecb99da1b8a05a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ddafae7777be33d5eecb99da1b8a05a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga5ddafae7777be33d5eecb99da1b8a05a">SSI_DR_DATA_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga5ddafae7777be33d5eecb99da1b8a05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data mask. <br/></td></tr>
<tr class="separator:ga5ddafae7777be33d5eecb99da1b8a05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1a44baadd6213589ee861721ac0a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b1a44baadd6213589ee861721ac0a0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga9b1a44baadd6213589ee861721ac0a0c">SSI_DR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9b1a44baadd6213589ee861721ac0a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data shift. <br/></td></tr>
<tr class="separator:ga9b1a44baadd6213589ee861721ac0a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c3acf9480787fd841f9757a207dd89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86c3acf9480787fd841f9757a207dd89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga86c3acf9480787fd841f9757a207dd89">SSI_SR_BSY_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga86c3acf9480787fd841f9757a207dd89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy bit mask. <br/></td></tr>
<tr class="separator:ga86c3acf9480787fd841f9757a207dd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4072a125367b7d9fa65b035d3bae1f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4072a125367b7d9fa65b035d3bae1f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gae4072a125367b7d9fa65b035d3bae1f4">SSI_SR_BSY_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae4072a125367b7d9fa65b035d3bae1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy bit shift. <br/></td></tr>
<tr class="separator:gae4072a125367b7d9fa65b035d3bae1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb921136748502891165d40df061d2de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb921136748502891165d40df061d2de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafb921136748502891165d40df061d2de">SSI_SR_RFF_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gafb921136748502891165d40df061d2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full mask. <br/></td></tr>
<tr class="separator:gafb921136748502891165d40df061d2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4c79aeadcf0fdc6cf3df001548dfd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca4c79aeadcf0fdc6cf3df001548dfd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaca4c79aeadcf0fdc6cf3df001548dfd9">SSI_SR_RFF_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaca4c79aeadcf0fdc6cf3df001548dfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full shift. <br/></td></tr>
<tr class="separator:gaca4c79aeadcf0fdc6cf3df001548dfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941edc71dbd1d07ac369a416a0e666e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga941edc71dbd1d07ac369a416a0e666e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga941edc71dbd1d07ac369a416a0e666e8">SSI_SR_RNE_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga941edc71dbd1d07ac369a416a0e666e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO not empty mask. <br/></td></tr>
<tr class="separator:ga941edc71dbd1d07ac369a416a0e666e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b21f57989076b0ded5718e526476f1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b21f57989076b0ded5718e526476f1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8b21f57989076b0ded5718e526476f1a">SSI_SR_RNE_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8b21f57989076b0ded5718e526476f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO not empty shift. <br/></td></tr>
<tr class="separator:ga8b21f57989076b0ded5718e526476f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280cc980fb1c20696ddba86e984d21c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga280cc980fb1c20696ddba86e984d21c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga280cc980fb1c20696ddba86e984d21c2">SSI_SR_TNF_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga280cc980fb1c20696ddba86e984d21c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO not full mask. <br/></td></tr>
<tr class="separator:ga280cc980fb1c20696ddba86e984d21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb48a11df9ec69ad9c6ffae79324c7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1eb48a11df9ec69ad9c6ffae79324c7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga1eb48a11df9ec69ad9c6ffae79324c7f">SSI_SR_TNF_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1eb48a11df9ec69ad9c6ffae79324c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO not full shift. <br/></td></tr>
<tr class="separator:ga1eb48a11df9ec69ad9c6ffae79324c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2980a778b5c8fe0cf01bff32589723d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2980a778b5c8fe0cf01bff32589723d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa2980a778b5c8fe0cf01bff32589723d">SSI_SR_TFE_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa2980a778b5c8fe0cf01bff32589723d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty mask. <br/></td></tr>
<tr class="separator:gaa2980a778b5c8fe0cf01bff32589723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8738891925ba00df46483f65abac6ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8738891925ba00df46483f65abac6ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaf8738891925ba00df46483f65abac6ba">SSI_SR_TFE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf8738891925ba00df46483f65abac6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty shift. <br/></td></tr>
<tr class="separator:gaf8738891925ba00df46483f65abac6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccb03d587b0533504201b1224cb6710"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ccb03d587b0533504201b1224cb6710"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga1ccb03d587b0533504201b1224cb6710">SSI_CPSR_CPSDVSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga1ccb03d587b0533504201b1224cb6710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock prescale divisor mask. <br/></td></tr>
<tr class="separator:ga1ccb03d587b0533504201b1224cb6710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24c55bea4eb7168928b903681f0ceed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24c55bea4eb7168928b903681f0ceed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab24c55bea4eb7168928b903681f0ceed">SSI_CPSR_CPSDVSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab24c55bea4eb7168928b903681f0ceed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock prescale divisor shift. <br/></td></tr>
<tr class="separator:gab24c55bea4eb7168928b903681f0ceed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0be624be4aa42c760808b3c33b8038"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf0be624be4aa42c760808b3c33b8038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gacf0be624be4aa42c760808b3c33b8038">SSI_IM_TXIM_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gacf0be624be4aa42c760808b3c33b8038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt mask mask. <br/></td></tr>
<tr class="separator:gacf0be624be4aa42c760808b3c33b8038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad009fe73359fbd19e283b2648ae0ee55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad009fe73359fbd19e283b2648ae0ee55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad009fe73359fbd19e283b2648ae0ee55">SSI_IM_TXIM_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad009fe73359fbd19e283b2648ae0ee55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt mask shift. <br/></td></tr>
<tr class="separator:gad009fe73359fbd19e283b2648ae0ee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4d69be9ba38ef4dbc529c42395c79c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f4d69be9ba38ef4dbc529c42395c79c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga3f4d69be9ba38ef4dbc529c42395c79c">SSI_IM_RXIM_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga3f4d69be9ba38ef4dbc529c42395c79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt mask mask. <br/></td></tr>
<tr class="separator:ga3f4d69be9ba38ef4dbc529c42395c79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a471cd04101e82f82f6b45e96b540c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7a471cd04101e82f82f6b45e96b540c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad7a471cd04101e82f82f6b45e96b540c">SSI_IM_RXIM_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad7a471cd04101e82f82f6b45e96b540c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt mask shift. <br/></td></tr>
<tr class="separator:gad7a471cd04101e82f82f6b45e96b540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60eb7f146bb6ad4779a198a98e7f5b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab60eb7f146bb6ad4779a198a98e7f5b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab60eb7f146bb6ad4779a198a98e7f5b6">SSI_IM_RTIM_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab60eb7f146bb6ad4779a198a98e7f5b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt mask mask. <br/></td></tr>
<tr class="separator:gab60eb7f146bb6ad4779a198a98e7f5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec81650eca521690a0808bc7b825fe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaec81650eca521690a0808bc7b825fe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaaec81650eca521690a0808bc7b825fe4">SSI_IM_RTIM_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaaec81650eca521690a0808bc7b825fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt mask shift. <br/></td></tr>
<tr class="separator:gaaec81650eca521690a0808bc7b825fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2b5e40325b53c9f5c1968e933d82ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba2b5e40325b53c9f5c1968e933d82ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaba2b5e40325b53c9f5c1968e933d82ae">SSI_IM_RORIM_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaba2b5e40325b53c9f5c1968e933d82ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt mask mask. <br/></td></tr>
<tr class="separator:gaba2b5e40325b53c9f5c1968e933d82ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc85b97e74d83ef601961f7c21161fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cc85b97e74d83ef601961f7c21161fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga9cc85b97e74d83ef601961f7c21161fb">SSI_IM_RORIM_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9cc85b97e74d83ef601961f7c21161fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt mask shift. <br/></td></tr>
<tr class="separator:ga9cc85b97e74d83ef601961f7c21161fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e137a3cbc8200870d639795bb354c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2e137a3cbc8200870d639795bb354c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab2e137a3cbc8200870d639795bb354c8">SSI_RIS_TXRIS_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gab2e137a3cbc8200870d639795bb354c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR raw state mask. <br/></td></tr>
<tr class="separator:gab2e137a3cbc8200870d639795bb354c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e000874eb3708bf579d24f0543ab1e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e000874eb3708bf579d24f0543ab1e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga3e000874eb3708bf579d24f0543ab1e6">SSI_RIS_TXRIS_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga3e000874eb3708bf579d24f0543ab1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR raw state shift. <br/></td></tr>
<tr class="separator:ga3e000874eb3708bf579d24f0543ab1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a6cc24001946a22139d9bff3b4969f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44a6cc24001946a22139d9bff3b4969f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga44a6cc24001946a22139d9bff3b4969f">SSI_RIS_RXRIS_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga44a6cc24001946a22139d9bff3b4969f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR raw state mask. <br/></td></tr>
<tr class="separator:ga44a6cc24001946a22139d9bff3b4969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25800b9990fa9c5dc89a5bd60b69a97c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25800b9990fa9c5dc89a5bd60b69a97c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga25800b9990fa9c5dc89a5bd60b69a97c">SSI_RIS_RXRIS_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga25800b9990fa9c5dc89a5bd60b69a97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR raw state shift. <br/></td></tr>
<tr class="separator:ga25800b9990fa9c5dc89a5bd60b69a97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8940bcdda6b7d8b6672a3a589e76d3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8940bcdda6b7d8b6672a3a589e76d3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8940bcdda6b7d8b6672a3a589e76d3cf">SSI_RIS_RTRIS_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga8940bcdda6b7d8b6672a3a589e76d3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR raw state mask. <br/></td></tr>
<tr class="separator:ga8940bcdda6b7d8b6672a3a589e76d3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9c7a44b5ce3bf6504b2923a24a92f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01e9c7a44b5ce3bf6504b2923a24a92f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga01e9c7a44b5ce3bf6504b2923a24a92f">SSI_RIS_RTRIS_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga01e9c7a44b5ce3bf6504b2923a24a92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR raw state shift. <br/></td></tr>
<tr class="separator:ga01e9c7a44b5ce3bf6504b2923a24a92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6eab8c934b4d34c5ac6183099fc99b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f6eab8c934b4d34c5ac6183099fc99b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga3f6eab8c934b4d34c5ac6183099fc99b">SSI_RIS_RORRIS_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga3f6eab8c934b4d34c5ac6183099fc99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR raw state mask. <br/></td></tr>
<tr class="separator:ga3f6eab8c934b4d34c5ac6183099fc99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26cab64fe5b129c26b1bab350dc27d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf26cab64fe5b129c26b1bab350dc27d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gadf26cab64fe5b129c26b1bab350dc27d">SSI_RIS_RORRIS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gadf26cab64fe5b129c26b1bab350dc27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR raw state shift. <br/></td></tr>
<tr class="separator:gadf26cab64fe5b129c26b1bab350dc27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d50764c32e55a5d37a5cd8ef61d6284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d50764c32e55a5d37a5cd8ef61d6284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga6d50764c32e55a5d37a5cd8ef61d6284">SSI_MIS_TXMIS_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga6d50764c32e55a5d37a5cd8ef61d6284"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR masked state mask. <br/></td></tr>
<tr class="separator:ga6d50764c32e55a5d37a5cd8ef61d6284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436">SSI_MIS_TXMIS_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR masked state shift. <br/></td></tr>
<tr class="separator:gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308f41a6654541c9f8d63d5ba4cf6242"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga308f41a6654541c9f8d63d5ba4cf6242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga308f41a6654541c9f8d63d5ba4cf6242">SSI_MIS_RXMIS_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga308f41a6654541c9f8d63d5ba4cf6242"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR masked state mask. <br/></td></tr>
<tr class="separator:ga308f41a6654541c9f8d63d5ba4cf6242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7a9d1cd77f59dd1b2fd165185f17a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7a9d1cd77f59dd1b2fd165185f17a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaca7a9d1cd77f59dd1b2fd165185f17a9">SSI_MIS_RXMIS_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaca7a9d1cd77f59dd1b2fd165185f17a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR masked state shift. <br/></td></tr>
<tr class="separator:gaca7a9d1cd77f59dd1b2fd165185f17a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c296fd16d6774066fdba5dba6796dd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c296fd16d6774066fdba5dba6796dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga7c296fd16d6774066fdba5dba6796dd6">SSI_MIS_RTMIS_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga7c296fd16d6774066fdba5dba6796dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR masked state mask. <br/></td></tr>
<tr class="separator:ga7c296fd16d6774066fdba5dba6796dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4f8373731e542c2b0d5b49beb9fe66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc4f8373731e542c2b0d5b49beb9fe66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafc4f8373731e542c2b0d5b49beb9fe66">SSI_MIS_RTMIS_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gafc4f8373731e542c2b0d5b49beb9fe66"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR masked state shift. <br/></td></tr>
<tr class="separator:gafc4f8373731e542c2b0d5b49beb9fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273b1ae68cce534a59b4683a62cd3297"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga273b1ae68cce534a59b4683a62cd3297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga273b1ae68cce534a59b4683a62cd3297">SSI_MIS_RORMIS_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga273b1ae68cce534a59b4683a62cd3297"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR masked state mask. <br/></td></tr>
<tr class="separator:ga273b1ae68cce534a59b4683a62cd3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f3f9b3dd07b7843172f92daa8202b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3f3f9b3dd07b7843172f92daa8202b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa3f3f9b3dd07b7843172f92daa8202b4">SSI_MIS_RORMIS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa3f3f9b3dd07b7843172f92daa8202b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR masked state shift. <br/></td></tr>
<tr class="separator:gaa3f3f9b3dd07b7843172f92daa8202b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e707baf758b302cf79f011a180805a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e707baf758b302cf79f011a180805a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga7e707baf758b302cf79f011a180805a0">SSI_ICR_RTIC_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga7e707baf758b302cf79f011a180805a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt clear mask. <br/></td></tr>
<tr class="separator:ga7e707baf758b302cf79f011a180805a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2f6de2569a77ddf89422ebafac4b89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf2f6de2569a77ddf89422ebafac4b89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaaf2f6de2569a77ddf89422ebafac4b89">SSI_ICR_RTIC_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaaf2f6de2569a77ddf89422ebafac4b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt clear shift. <br/></td></tr>
<tr class="separator:gaaf2f6de2569a77ddf89422ebafac4b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade403eb9d817e231063894491b4574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaade403eb9d817e231063894491b4574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaaade403eb9d817e231063894491b4574">SSI_ICR_RORIC_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaaade403eb9d817e231063894491b4574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt clear mask. <br/></td></tr>
<tr class="separator:gaaade403eb9d817e231063894491b4574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1861bc7c13495eb95ad975c260918991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1861bc7c13495eb95ad975c260918991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga1861bc7c13495eb95ad975c260918991">SSI_ICR_RORIC_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1861bc7c13495eb95ad975c260918991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt clear shift. <br/></td></tr>
<tr class="separator:ga1861bc7c13495eb95ad975c260918991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fff7c91d6537edebe30f2ce78f8d348"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fff7c91d6537edebe30f2ce78f8d348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8fff7c91d6537edebe30f2ce78f8d348">SSI_DMACTL_TXDMAE_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga8fff7c91d6537edebe30f2ce78f8d348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit DMA enable mask. <br/></td></tr>
<tr class="separator:ga8fff7c91d6537edebe30f2ce78f8d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9381480724a5b083c21f47a750463e63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9381480724a5b083c21f47a750463e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga9381480724a5b083c21f47a750463e63">SSI_DMACTL_TXDMAE_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9381480724a5b083c21f47a750463e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit DMA enable shift. <br/></td></tr>
<tr class="separator:ga9381480724a5b083c21f47a750463e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc747375f896f03dbaa2fa02a782f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bfc747375f896f03dbaa2fa02a782f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8bfc747375f896f03dbaa2fa02a782f9">SSI_DMACTL_RXDMAE_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8bfc747375f896f03dbaa2fa02a782f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive DMA enable mask. <br/></td></tr>
<tr class="separator:ga8bfc747375f896f03dbaa2fa02a782f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c16425d089fa7c245067ab00527d53f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c16425d089fa7c245067ab00527d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga5c16425d089fa7c245067ab00527d53f">SSI_DMACTL_RXDMAE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5c16425d089fa7c245067ab00527d53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive DMA enable shift. <br/></td></tr>
<tr class="separator:ga5c16425d089fa7c245067ab00527d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10648d28f9051b78571d9a3716559a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10648d28f9051b78571d9a3716559a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga10648d28f9051b78571d9a3716559a52">SSI_CC_CS_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga10648d28f9051b78571d9a3716559a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud and system clock source mask. <br/></td></tr>
<tr class="separator:ga10648d28f9051b78571d9a3716559a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef76e3f0eb085d5b6f1a2b23404bc5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ef76e3f0eb085d5b6f1a2b23404bc5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga9ef76e3f0eb085d5b6f1a2b23404bc5e">SSI_CC_CS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9ef76e3f0eb085d5b6f1a2b23404bc5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud and system clock source shift. <br/></td></tr>
<tr class="separator:ga9ef76e3f0eb085d5b6f1a2b23404bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SSI Register Values</h2></td></tr>
<tr class="memitem:gad448b8bdd1611b78b945036b2c85c362"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad448b8bdd1611b78b945036b2c85c362"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gad448b8bdd1611b78b945036b2c85c362">SSI_CR0_SPH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gad448b8bdd1611b78b945036b2c85c362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (H) <br/></td></tr>
<tr class="separator:gad448b8bdd1611b78b945036b2c85c362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d">SSI_CR0_SPO</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock phase (O) <br/></td></tr>
<tr class="separator:gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ba2f6617bdd2a78d8347ea5c03563d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26ba2f6617bdd2a78d8347ea5c03563d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga26ba2f6617bdd2a78d8347ea5c03563d">SSI_CR0_FRF_MOTOROLA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga26ba2f6617bdd2a78d8347ea5c03563d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motorola frame format. <br/></td></tr>
<tr class="separator:ga26ba2f6617bdd2a78d8347ea5c03563d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091d7d03efbe28af12064e586701a700"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga091d7d03efbe28af12064e586701a700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga091d7d03efbe28af12064e586701a700">SSI_CR0_FRF_TI</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga091d7d03efbe28af12064e586701a700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments frame format. <br/></td></tr>
<tr class="separator:ga091d7d03efbe28af12064e586701a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29463129c0fad837a7bc16b4b6ea9e53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29463129c0fad837a7bc16b4b6ea9e53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga29463129c0fad837a7bc16b4b6ea9e53">SSI_CR0_FRF_MICROWIRE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga29463129c0fad837a7bc16b4b6ea9e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">National Microwire frame format. <br/></td></tr>
<tr class="separator:ga29463129c0fad837a7bc16b4b6ea9e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7015c8244a4d18bf28dd1f6d7d1e71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7015c8244a4d18bf28dd1f6d7d1e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaaf7015c8244a4d18bf28dd1f6d7d1e71">SSI_CR1_SOD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaaf7015c8244a4d18bf28dd1f6d7d1e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode output disable. <br/></td></tr>
<tr class="separator:gaaf7015c8244a4d18bf28dd1f6d7d1e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736cd39b92a6cbdbefe5cba845f0a23c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga736cd39b92a6cbdbefe5cba845f0a23c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga736cd39b92a6cbdbefe5cba845f0a23c">SSI_CR1_MS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga736cd39b92a6cbdbefe5cba845f0a23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master and slave select. <br/></td></tr>
<tr class="separator:ga736cd39b92a6cbdbefe5cba845f0a23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe2b458f072bd35828e4cb1b5c3ceb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbe2b458f072bd35828e4cb1b5c3ceb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gafbe2b458f072bd35828e4cb1b5c3ceb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous serial port enable. <br/></td></tr>
<tr class="separator:gafbe2b458f072bd35828e4cb1b5c3ceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f8c02fe160be0f57fe89043e75f441"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4f8c02fe160be0f57fe89043e75f441"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa4f8c02fe160be0f57fe89043e75f441">SSI_CR1_LBM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa4f8c02fe160be0f57fe89043e75f441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop-back mode. <br/></td></tr>
<tr class="separator:gaa4f8c02fe160be0f57fe89043e75f441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2001ab9e16bea9e0368913d175166305"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2001ab9e16bea9e0368913d175166305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga2001ab9e16bea9e0368913d175166305">SSI_SR_BSY</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2001ab9e16bea9e0368913d175166305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy bit. <br/></td></tr>
<tr class="separator:ga2001ab9e16bea9e0368913d175166305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a38ea113ddadfe34512396ca7c9a46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92a38ea113ddadfe34512396ca7c9a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga92a38ea113ddadfe34512396ca7c9a46">SSI_SR_RFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga92a38ea113ddadfe34512396ca7c9a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full. <br/></td></tr>
<tr class="separator:ga92a38ea113ddadfe34512396ca7c9a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0653371c86992b7f364d3909b10fd7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0653371c86992b7f364d3909b10fd7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gae0653371c86992b7f364d3909b10fd7b">SSI_SR_RNE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gae0653371c86992b7f364d3909b10fd7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO not empty. <br/></td></tr>
<tr class="separator:gae0653371c86992b7f364d3909b10fd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9ec4b4633a33b42c8c1b56e8ca7d0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d9ec4b4633a33b42c8c1b56e8ca7d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga5d9ec4b4633a33b42c8c1b56e8ca7d0e">SSI_SR_TNF</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga5d9ec4b4633a33b42c8c1b56e8ca7d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO not full. <br/></td></tr>
<tr class="separator:ga5d9ec4b4633a33b42c8c1b56e8ca7d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3277b0a04d62e7674155c89881b86c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b3277b0a04d62e7674155c89881b86c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga2b3277b0a04d62e7674155c89881b86c">SSI_SR_TFE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga2b3277b0a04d62e7674155c89881b86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty. <br/></td></tr>
<tr class="separator:ga2b3277b0a04d62e7674155c89881b86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22cc1ee908ec15a4ae5cec1f77195b53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22cc1ee908ec15a4ae5cec1f77195b53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga22cc1ee908ec15a4ae5cec1f77195b53">SSI_IM_TXIM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga22cc1ee908ec15a4ae5cec1f77195b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt mask. <br/></td></tr>
<tr class="separator:ga22cc1ee908ec15a4ae5cec1f77195b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991109b454b7f2a294ce9dd2b523f378"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga991109b454b7f2a294ce9dd2b523f378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga991109b454b7f2a294ce9dd2b523f378">SSI_IM_RXIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga991109b454b7f2a294ce9dd2b523f378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt mask. <br/></td></tr>
<tr class="separator:ga991109b454b7f2a294ce9dd2b523f378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3ac990370ed4a0100b719fc1c7da7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd3ac990370ed4a0100b719fc1c7da7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gafd3ac990370ed4a0100b719fc1c7da7f">SSI_IM_RTIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gafd3ac990370ed4a0100b719fc1c7da7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt mask. <br/></td></tr>
<tr class="separator:gafd3ac990370ed4a0100b719fc1c7da7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac5d6787a248fe1b2c0d4d70f72128b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ac5d6787a248fe1b2c0d4d70f72128b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga0ac5d6787a248fe1b2c0d4d70f72128b">SSI_IM_RORIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0ac5d6787a248fe1b2c0d4d70f72128b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt mask. <br/></td></tr>
<tr class="separator:ga0ac5d6787a248fe1b2c0d4d70f72128b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eadd9397b3638d5da48ccdbaea3185d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eadd9397b3638d5da48ccdbaea3185d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga2eadd9397b3638d5da48ccdbaea3185d">SSI_RIS_TXRIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga2eadd9397b3638d5da48ccdbaea3185d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR raw state. <br/></td></tr>
<tr class="separator:ga2eadd9397b3638d5da48ccdbaea3185d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1c5d9972afeda4f50dda2690835731"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b1c5d9972afeda4f50dda2690835731"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8b1c5d9972afeda4f50dda2690835731">SSI_RIS_RXRIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga8b1c5d9972afeda4f50dda2690835731"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR raw state. <br/></td></tr>
<tr class="separator:ga8b1c5d9972afeda4f50dda2690835731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa886afa014f07c99a181ab319dc28080"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa886afa014f07c99a181ab319dc28080"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gaa886afa014f07c99a181ab319dc28080">SSI_RIS_RTRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa886afa014f07c99a181ab319dc28080"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR raw state. <br/></td></tr>
<tr class="separator:gaa886afa014f07c99a181ab319dc28080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5608f1fe7bd658c0d9fd1e2b744abff5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5608f1fe7bd658c0d9fd1e2b744abff5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga5608f1fe7bd658c0d9fd1e2b744abff5">SSI_RIS_RORRIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5608f1fe7bd658c0d9fd1e2b744abff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR raw state. <br/></td></tr>
<tr class="separator:ga5608f1fe7bd658c0d9fd1e2b744abff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5ce5ccfadeba575da88fe9ac2f9841"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a5ce5ccfadeba575da88fe9ac2f9841"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga7a5ce5ccfadeba575da88fe9ac2f9841">SSI_MIS_TXMIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7a5ce5ccfadeba575da88fe9ac2f9841"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSITXINTR masked state. <br/></td></tr>
<tr class="separator:ga7a5ce5ccfadeba575da88fe9ac2f9841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ba2d50a2c09a9cfcf89993a9386f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28ba2d50a2c09a9cfcf89993a9386f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab28ba2d50a2c09a9cfcf89993a9386f9">SSI_MIS_RXMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gab28ba2d50a2c09a9cfcf89993a9386f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRXINTR masked state. <br/></td></tr>
<tr class="separator:gab28ba2d50a2c09a9cfcf89993a9386f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc503e0fe07bef97ba821a1770c7682"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cc503e0fe07bef97ba821a1770c7682"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga3cc503e0fe07bef97ba821a1770c7682">SSI_MIS_RTMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga3cc503e0fe07bef97ba821a1770c7682"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRTINTR masked state. <br/></td></tr>
<tr class="separator:ga3cc503e0fe07bef97ba821a1770c7682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d9731c6f86b5eeb4cfadc9cdc6ad8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga169d9731c6f86b5eeb4cfadc9cdc6ad8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga169d9731c6f86b5eeb4cfadc9cdc6ad8">SSI_MIS_RORMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga169d9731c6f86b5eeb4cfadc9cdc6ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSIRORINTR masked state. <br/></td></tr>
<tr class="separator:ga169d9731c6f86b5eeb4cfadc9cdc6ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a821d41f3c5491b33d81e51389db2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab08a821d41f3c5491b33d81e51389db2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab08a821d41f3c5491b33d81e51389db2">SSI_ICR_RTIC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab08a821d41f3c5491b33d81e51389db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive time-out interrupt clear. <br/></td></tr>
<tr class="separator:gab08a821d41f3c5491b33d81e51389db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e8a8e0bb173b6d757377c4c94379ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3e8a8e0bb173b6d757377c4c94379ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gac3e8a8e0bb173b6d757377c4c94379ad">SSI_ICR_RORIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gac3e8a8e0bb173b6d757377c4c94379ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt clear. <br/></td></tr>
<tr class="separator:gac3e8a8e0bb173b6d757377c4c94379ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b200e1fd3933a38e600075b6016fac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8b200e1fd3933a38e600075b6016fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#gab8b200e1fd3933a38e600075b6016fac">SSI_DMACTL_TXDMAE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab8b200e1fd3933a38e600075b6016fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit DMA enable. <br/></td></tr>
<tr class="separator:gab8b200e1fd3933a38e600075b6016fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8220a9b5a0cddf55cf93a685989b1161"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8220a9b5a0cddf55cf93a685989b1161"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-spi.html#ga8220a9b5a0cddf55cf93a685989b1161">SSI_DMACTL_RXDMAE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8220a9b5a0cddf55cf93a685989b1161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive DMA enable. <br/></td></tr>
<tr class="separator:ga8220a9b5a0cddf55cf93a685989b1161"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Driver for the cc2538 SPI peripheral. </p>
<p>Register and bitmask definitions based on the Foundation Firmware from Texas Instruments. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gab631f1f205372354848d339a421934fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spix_cs_init </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a GPIO to be the chip select pin. </p>
<p>Even if this function does not depend on the SPI instance used, we rename it to reflect the new naming convention. </p>

<p>Definition at line <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00354">354</a> of file <a class="el" href="cc2538_2dev_2spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="gpio_8h_source.html#l00335">GPIO_PIN_MASK</a>, <a class="el" href="gpio_8h_source.html#l00343">GPIO_PORT_TO_BASE</a>, <a class="el" href="gpio_8h_source.html#l00100">GPIO_SET_OUTPUT</a>, <a class="el" href="gpio_8h_source.html#l00121">GPIO_SET_PIN</a>, <a class="el" href="gpio_8h_source.html#l00273">GPIO_SOFTWARE_CONTROL</a>, <a class="el" href="ioc_8h_source.html#l00226">IOC_OVERRIDE_DIS</a>, and <a class="el" href="ioc_8c_source.html#l00054">ioc_set_over()</a>.</p>

</div>
</div>
<a class="anchor" id="gadda257108cdd000ff4603e10f18d4141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spix_disable </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the SPI peripheral for the instance given. </p>
<dl class="section note"><dt>Note</dt><dd>Call this function to save power when the SPI is unused. </dd></dl>

<p>Definition at line <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00286">286</a> of file <a class="el" href="cc2538_2dev_2spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="sys-ctrl_8h_source.html#l00071">SYS_CTRL_RCGCSSI</a>.</p>

</div>
</div>
<a class="anchor" id="gaa920955a33ab8bd62aa86fa45175282c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spix_init </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the SPI bus for the instance given. </p>
<p>This sets the mode to Motorola SPI with the following format options: Clock phase: 1; data captured on second (rising) edge Clock polarity: 1; clock is high when idle Data size: 8 bits</p>
<p>Use <a class="el" href="group__cc2538-spi.html#ga2149a1821f47fc7fca0dec0446e5db25" title="Configure the SPI data and clock polarity and the data size for the instance given. ">spix_set_mode()</a> to change the spi mode. </p>

<p>Definition at line <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00213">213</a> of file <a class="el" href="cc2538_2dev_2spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="gpio_8h_source.html#l00265">GPIO_PERIPHERAL_CONTROL</a>, <a class="el" href="gpio_8h_source.html#l00335">GPIO_PIN_MASK</a>, <a class="el" href="gpio_8h_source.html#l00343">GPIO_PORT_TO_BASE</a>, <a class="el" href="ioc_8h_source.html#l00226">IOC_OVERRIDE_DIS</a>, <a class="el" href="ioc_8c_source.html#l00054">ioc_set_over()</a>, <a class="el" href="ioc_8c_source.html#l00060">ioc_set_sel()</a>, <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00277">spix_enable()</a>, <a class="el" href="ssi_8h_source.html#l00077">SSI_CC</a>, <a class="el" href="ssi_8h_source.html#l00071">SSI_CPSR</a>, <a class="el" href="ssi_8h_source.html#l00067">SSI_CR0</a>, <a class="el" href="ssi_8h_source.html#l00154">SSI_CR0_SPH</a>, <a class="el" href="ssi_8h_source.html#l00155">SSI_CR0_SPO</a>, <a class="el" href="ssi_8h_source.html#l00068">SSI_CR1</a>, and <a class="el" href="ssi_8h_source.html#l00161">SSI_CR1_SSE</a>.</p>

</div>
</div>
<a class="anchor" id="gaee52ac44e862eb5ba946971b334bce74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spix_set_clock_freq </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>freq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPI clock frequency of the given SSI instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>SSI instance </td></tr>
    <tr><td class="paramname">freq</td><td>Frequency (Hz) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00323">323</a> of file <a class="el" href="cc2538_2dev_2spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="ssi_8h_source.html#l00067">SSI_CR0</a>, <a class="el" href="ssi_8h_source.html#l00083">SSI_CR0_SCR_M</a>, <a class="el" href="ssi_8h_source.html#l00084">SSI_CR0_SCR_S</a>, <a class="el" href="ssi_8h_source.html#l00068">SSI_CR1</a>, and <a class="el" href="ssi_8h_source.html#l00161">SSI_CR1_SSE</a>.</p>

<p>Referenced by <a class="el" href="mmc-arch_8c_source.html#l00108">mmc_arch_spi_set_clock_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2149a1821f47fc7fca0dec0446e5db25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spix_set_mode </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>frame_format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clock_polarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clock_phase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the SPI data and clock polarity and the data size for the instance given. </p>
<p>This function configures the SSI peripheral to use a particular SPI configuration that a slave device requires. It should always be called before using the SPI bus as another driver could have changed the settings.</p>
<p>See section 19.4.4 in the CC2538 user guide for more information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>The SSI instance to use. </td></tr>
    <tr><td class="paramname">frame_format</td><td>Set the SSI frame format. Use SSI_CR0_FRF_MOTOROLA, SSI_CR0_FRF_TI, or SSI_CR0_FRF_MICROWIRE. </td></tr>
    <tr><td class="paramname">clock_polarity</td><td>In Motorola mode, set whether the clock is high or low when idle. Use SSI_CR0_SPO or 0. </td></tr>
    <tr><td class="paramname">clock_phase</td><td>In Motorola mode, select whether data is valid on the first or second edge of the clock. Use SSI_CR0_SPH or 0. </td></tr>
    <tr><td class="paramname">data_size</td><td>The number of bits in each "byte" of data. Must be between 4 and 16, inclusive. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cc2538_2dev_2spi_8c_source.html#l00295">295</a> of file <a class="el" href="cc2538_2dev_2spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="ssi_8h_source.html#l00067">SSI_CR0</a>, <a class="el" href="ssi_8h_source.html#l00068">SSI_CR1</a>, and <a class="el" href="ssi_8h_source.html#l00161">SSI_CR1_SSE</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 6 2017 15:45:26 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
