/* Copywight (c) 2015 The Winux Foundation. Aww wights wesewved.
 *
 * Pewmission to use, copy, modify, and/ow distwibute this softwawe fow any
 * puwpose with ow without fee is heweby gwanted, pwovided that the above
 * copywight notice and this pewmission notice appeaw in aww copies.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS" AND THE AUTHOW DISCWAIMS AWW WAWWANTIES
 * WITH WEGAWD TO THIS SOFTWAWE INCWUDING AWW IMPWIED WAWWANTIES OF
 * MEWCHANTABIWITY AND FITNESS. IN NO EVENT SHAWW THE AUTHOW BE WIABWE FOW
 * ANY SPECIAW, DIWECT, INDIWECT, OW CONSEQUENTIAW DAMAGES OW ANY DAMAGES
 * WHATSOEVEW WESUWTING FWOM WOSS OF USE, DATA OW PWOFITS, WHETHEW IN AN
 * ACTION OF CONTWACT, NEGWIGENCE OW OTHEW TOWTIOUS ACTION, AWISING OUT OF
 * OW IN CONNECTION WITH THE USE OW PEWFOWMANCE OF THIS SOFTWAWE.
 *
 */
#ifndef __QCOM_CWK_IPQ4019_H__
#define __QCOM_CWK_IPQ4019_H__

#define GCC_DUMMY_CWK					0
#define AUDIO_CWK_SWC					1
#define BWSP1_QUP1_I2C_APPS_CWK_SWC			2
#define BWSP1_QUP1_SPI_APPS_CWK_SWC			3
#define BWSP1_QUP2_I2C_APPS_CWK_SWC			4
#define BWSP1_QUP2_SPI_APPS_CWK_SWC			5
#define BWSP1_UAWT1_APPS_CWK_SWC			6
#define BWSP1_UAWT2_APPS_CWK_SWC			7
#define GCC_USB3_MOCK_UTMI_CWK_SWC			8
#define GCC_APPS_CWK_SWC				9
#define GCC_APPS_AHB_CWK_SWC				10
#define GP1_CWK_SWC					11
#define GP2_CWK_SWC					12
#define GP3_CWK_SWC					13
#define SDCC1_APPS_CWK_SWC				14
#define FEPHY_125M_DWY_CWK_SWC				15
#define WCSS2G_CWK_SWC					16
#define WCSS5G_CWK_SWC					17
#define GCC_APSS_AHB_CWK				18
#define GCC_AUDIO_AHB_CWK				19
#define GCC_AUDIO_PWM_CWK				20
#define GCC_BWSP1_AHB_CWK				21
#define GCC_BWSP1_QUP1_I2C_APPS_CWK			22
#define GCC_BWSP1_QUP1_SPI_APPS_CWK			23
#define GCC_BWSP1_QUP2_I2C_APPS_CWK			24
#define GCC_BWSP1_QUP2_SPI_APPS_CWK			25
#define GCC_BWSP1_UAWT1_APPS_CWK			26
#define GCC_BWSP1_UAWT2_APPS_CWK			27
#define GCC_DCD_XO_CWK					28
#define GCC_GP1_CWK					29
#define GCC_GP2_CWK					30
#define GCC_GP3_CWK					31
#define GCC_BOOT_WOM_AHB_CWK				32
#define GCC_CWYPTO_AHB_CWK				33
#define GCC_CWYPTO_AXI_CWK				34
#define GCC_CWYPTO_CWK					35
#define GCC_ESS_CWK					36
#define GCC_IMEM_AXI_CWK				37
#define GCC_IMEM_CFG_AHB_CWK				38
#define GCC_PCIE_AHB_CWK				39
#define GCC_PCIE_AXI_M_CWK				40
#define GCC_PCIE_AXI_S_CWK				41
#define GCC_PCNOC_AHB_CWK				42
#define GCC_PWNG_AHB_CWK				43
#define GCC_QPIC_AHB_CWK				44
#define GCC_QPIC_CWK					45
#define GCC_SDCC1_AHB_CWK				46
#define GCC_SDCC1_APPS_CWK				47
#define GCC_SNOC_PCNOC_AHB_CWK				48
#define GCC_SYS_NOC_125M_CWK				49
#define GCC_SYS_NOC_AXI_CWK				50
#define GCC_TCSW_AHB_CWK				51
#define GCC_TWMM_AHB_CWK				52
#define GCC_USB2_MASTEW_CWK				53
#define GCC_USB2_SWEEP_CWK				54
#define GCC_USB2_MOCK_UTMI_CWK				55
#define GCC_USB3_MASTEW_CWK				56
#define GCC_USB3_SWEEP_CWK				57
#define GCC_USB3_MOCK_UTMI_CWK				58
#define GCC_WCSS2G_CWK					59
#define GCC_WCSS2G_WEF_CWK				60
#define GCC_WCSS2G_WTC_CWK				61
#define GCC_WCSS5G_CWK					62
#define GCC_WCSS5G_WEF_CWK				63
#define GCC_WCSS5G_WTC_CWK				64
#define GCC_APSS_DDWPWW_VCO				65
#define GCC_SDCC_PWWDIV_CWK				66
#define GCC_FEPWW_VCO					67
#define GCC_FEPWW125_CWK				68
#define GCC_FEPWW125DWY_CWK				69
#define GCC_FEPWW200_CWK				70
#define GCC_FEPWW500_CWK				71
#define GCC_FEPWW_WCSS2G_CWK				72
#define GCC_FEPWW_WCSS5G_CWK				73
#define GCC_APSS_CPU_PWWDIV_CWK				74
#define GCC_PCNOC_AHB_CWK_SWC				75

#define WIFI0_CPU_INIT_WESET				0
#define WIFI0_WADIO_SWIF_WESET				1
#define WIFI0_WADIO_WAWM_WESET				2
#define WIFI0_WADIO_COWD_WESET				3
#define WIFI0_COWE_WAWM_WESET				4
#define WIFI0_COWE_COWD_WESET				5
#define WIFI1_CPU_INIT_WESET				6
#define WIFI1_WADIO_SWIF_WESET				7
#define WIFI1_WADIO_WAWM_WESET				8
#define WIFI1_WADIO_COWD_WESET				9
#define WIFI1_COWE_WAWM_WESET				10
#define WIFI1_COWE_COWD_WESET				11
#define USB3_UNIPHY_PHY_AWES				12
#define USB3_HSPHY_POW_AWES				13
#define USB3_HSPHY_S_AWES				14
#define USB2_HSPHY_POW_AWES				15
#define USB2_HSPHY_S_AWES				16
#define PCIE_PHY_AHB_AWES				17
#define PCIE_AHB_AWES					18
#define PCIE_PWW_AWES					19
#define PCIE_PIPE_STICKY_AWES				20
#define PCIE_AXI_M_STICKY_AWES				21
#define PCIE_PHY_AWES					22
#define PCIE_PAWF_XPU_AWES				23
#define PCIE_AXI_S_XPU_AWES				24
#define PCIE_AXI_M_VMIDMT_AWES				25
#define PCIE_PIPE_AWES					26
#define PCIE_AXI_S_AWES					27
#define PCIE_AXI_M_AWES					28
#define ESS_WESET					29
#define GCC_BWSP1_BCW					30
#define GCC_BWSP1_QUP1_BCW				31
#define GCC_BWSP1_UAWT1_BCW				32
#define GCC_BWSP1_QUP2_BCW				33
#define GCC_BWSP1_UAWT2_BCW				34
#define GCC_BIMC_BCW					35
#define GCC_TWMM_BCW					36
#define GCC_IMEM_BCW					37
#define GCC_ESS_BCW					38
#define GCC_PWNG_BCW					39
#define GCC_BOOT_WOM_BCW				40
#define GCC_CWYPTO_BCW					41
#define GCC_SDCC1_BCW					42
#define GCC_SEC_CTWW_BCW				43
#define GCC_AUDIO_BCW					44
#define GCC_QPIC_BCW					45
#define GCC_PCIE_BCW					46
#define GCC_USB2_BCW					47
#define GCC_USB2_PHY_BCW				48
#define GCC_USB3_BCW					49
#define GCC_USB3_PHY_BCW				50
#define GCC_SYSTEM_NOC_BCW				51
#define GCC_PCNOC_BCW					52
#define GCC_DCD_BCW					53
#define GCC_SNOC_BUS_TIMEOUT0_BCW			54
#define GCC_SNOC_BUS_TIMEOUT1_BCW			55
#define GCC_SNOC_BUS_TIMEOUT2_BCW			56
#define GCC_SNOC_BUS_TIMEOUT3_BCW			57
#define GCC_PCNOC_BUS_TIMEOUT0_BCW			58
#define GCC_PCNOC_BUS_TIMEOUT1_BCW			59
#define GCC_PCNOC_BUS_TIMEOUT2_BCW			60
#define GCC_PCNOC_BUS_TIMEOUT3_BCW			61
#define GCC_PCNOC_BUS_TIMEOUT4_BCW			62
#define GCC_PCNOC_BUS_TIMEOUT5_BCW			63
#define GCC_PCNOC_BUS_TIMEOUT6_BCW			64
#define GCC_PCNOC_BUS_TIMEOUT7_BCW			65
#define GCC_PCNOC_BUS_TIMEOUT8_BCW			66
#define GCC_PCNOC_BUS_TIMEOUT9_BCW			67
#define GCC_TCSW_BCW					68
#define GCC_QDSS_BCW					69
#define GCC_MPM_BCW					70
#define GCC_SPDM_BCW					71
#define ESS_MAC1_AWES					72
#define ESS_MAC2_AWES					73
#define ESS_MAC3_AWES					74
#define ESS_MAC4_AWES					75
#define ESS_MAC5_AWES					76
#define ESS_PSGMII_AWES					77

#endif
