0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_package.sv,1613140440,systemVerilog,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_top.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu_pipelined.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_fixed.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_rr.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_fixed.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_rr_n.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_rr.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel_iface.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_and_station.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_interfaced.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/switch.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_single.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_token_ring.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/fifo.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/bram.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/cache_block_directly_mapped.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/memory_read_iface.sv;C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_compiled.sv,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_top.sv,,$unit_AXI_package_sv;AXI_package,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_top.sv,1613140353,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_fixed.sv,,AXI_top,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/instruction.sv,1613140475,systemVerilog,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_package.sv,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/memory_read_iface.sv,,instruction,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu.sv,1613140484,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu_pipelined.sv,,regex_cpu,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu_pipelined.sv,1613140480,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/switch.sv,,regex_cpu_pipelined,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_fixed.sv,1612021781,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_rr.sv,,arbiter_2_fixed,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_rr.sv,1612799597,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_fixed.sv,,arbiter_2_rr,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_fixed.sv,1612523736,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_rr_n.sv,,arbiter_fixed,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_rr_n.sv,1612799612,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv,,arbiter_rr_n,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv,1612021782,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_rr.sv,,arbitration_logic_fixed,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_rr.sv,1612799625,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/bram.sv,,arbitration_logic_rr,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv,1613144035,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel_iface.sv,,channel,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel_iface.sv,1613123657,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine.sv,,channel_iface,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine.sv,1613139839,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_and_station.sv,,engine,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_and_station.sv,1613141391,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_interfaced.sv,,engine_and_station,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_interfaced.sv,1613125597,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/fifo.sv,,engine_interfaced,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv,1613119661,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_package.sv,,ping_pong_buffer,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_package.sv,1612021874,systemVerilog,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_package.sv,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv,,Regex_coprocessor_package,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv,1613128729,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu.sv,,regex_coprocessor_top,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/switch.sv,1613123774,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_single.sv,,switch,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_single.sv,1613128557,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_token_ring.sv,,topology_single,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_token_ring.sv,1613128533,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_compiled.sv,,topology_token_ring,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/fifo.sv,1613140434,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/instruction.sv,,fifo,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/bram.sv,1613140508,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/cache_block_directly_mapped.sv,,bram,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/cache_block_directly_mapped.sv,1613140512,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv,,cache_block_directly_mapped,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/memory_read_iface.sv,1613120282,systemVerilog,,C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv,,memory_read_iface,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_compiled.sv,1613147409,systemVerilog,,,,AXI_top_tb_from_compiled,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_file.sv,1613140563,systemVerilog,,,,AXI_top_tb_from_file,,,,,,,,
C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
