FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt6765-clk.h>
/* bench 29053.1.0 db53b6ae680e */
/* bench 29053.1.1 af55779e25d4 */
/* bench 29053.1.2 53d87dca30dc */
/* bench 29053.1.3 c273ebcb2b29 */
/* bench 29053.1.4 37ca607eb36f */
/* bench 29053.1.5 7d0ada495ab1 */
/* bench 29053.1.6 e1a9d0096057 */
/* bench 29053.1.7 e07903f04c7f */
/* bench 29053.1.8 f2812ab962e1 */
/* bench 29053.1.9 b4cff2ff55da */
/* bench 29053.1.10 456d119dbd6b */
/* bench 29053.1.11 57375260fb2c */
/* bench 29053.1.12 c5a242dea96e */
/* bench 29053.1.13 549730f21bde */
/* bench 29053.1.14 edd4b634fd53 */

static const struct mtk_gate_regs cam_cg_regs = {
	.set_ofs = 0x4,
	.clr_ofs = 0x8,
	.sta_ofs = 0x0,
};

#define GATE_CAM(_id, _name, _parent, _shift) {		\
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &cam_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr,	\
	}

static const struct mtk_gate cam_clks[] = {
	GATE_CAM(CLK_CAM_LARB3, "cam_larb3", "mm_ck", 0),
	GATE_CAM(CLK_CAM_DFP_VAD, "cam_dfp_vad", "mm_ck", 1),
	GATE_CAM(CLK_CAM, "cam", "mm_ck", 6),
/* bench 17414.2.0 98ee151e3ec8 */
/* bench 17414.2.1 7de22fda701e */
/* bench 17414.2.2 0a9d9fec26a3 */
/* bench 17414.2.3 30723c250122 */
/* bench 17414.2.4 71912c627280 */
/* bench 17414.2.5 c10df22212b7 */
	GATE_CAM(CLK_CAMSV1, "camsv1", "mm_ck", 10),
	GATE_CAM(CLK_CAMSV2, "camsv2", "mm_ck", 11),
	GATE_CAM(CLK_CAM_CCU, "cam_ccu", "mm_ck", 12),
};

/* bench 1369.0.0 a4e6441854a3 */
/* bench 1369.0.1 565ce9daf3e5 */
/* bench 1369.0.2 6c567b77ec51 */
/* bench 1369.0.3 4833171b0af9 */
/* bench 1369.0.4 d1016008b767 */
/* bench 1369.0.5 f9d1e5a0d774 */
/* bench 1369.0.6 50b8d16db836 */
/* bench 1369.0.7 8259a8dfed2c */
/* bench 1369.0.8 626457ed3532 */
/* bench 1369.0.9 db1e326f7e1f */
/* bench 1369.0.10 554db709dab8 */
/* bench 1369.0.11 72365a7c9a43 */
/* bench 1369.0.12 b53a6acfb9d9 */
{
	struct clk_onecell_data *clk_data;
	int r;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_CAM_NR_CLK);
/* bench 9944.2.0 692c706d8009 */
/* bench 9944.2.1 613c82dfb9e1 */
/* bench 9944.2.2 4c6441831ee2 */
/* bench 9944.2.3 2bfdcbe5c093 */
	mtk_clk_register_gates(node, cam_clks, ARRAY_SIZE(cam_clks), clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);

	if (r)
		pr_err("%s(): could not register clock provider: %d\n",
		       __func__, r);

	return r;
}

static const struct of_device_id of_match_clk_mt6765_cam[] = {
	{ .compatible = "mediatek,mt6765-camsys", },
	{}
};

static struct platform_driver clk_mt6765_cam_drv = {
	.probe = clk_mt6765_cam_probe,
	.driver = {
		.name = "clk-mt6765-cam",
		.of_match_table = of_match_clk_mt6765_cam,
	},
};

builtin_platform_driver(clk_mt6765_cam_drv);
