$comment
	File created using the following command:
		vcd file Multimodca2.msim.vcd -direction
$end
$date
	Mon Oct 27 22:07:39 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Multimodca2_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # b0 $end
$var reg 1 $ b1 $end
$var reg 1 % Cin $end
$var reg 1 & CLK $end
$var reg 1 ' CLRN $end
$var reg 1 ( PRN $end
$var wire 1 ) Out0_mod $end
$var wire 1 * Out0_signo $end
$var wire 1 + Out1_mod $end
$var wire 1 , Out1_signo $end
$var wire 1 - Out2_mod $end
$var wire 1 . Out2_signo $end
$var wire 1 / Out3_mod $end
$var wire 1 0 Out3_signo $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 CLK~input_o $end
$var wire 1 9 CLK~inputclkctrl_outclk $end
$var wire 1 : Out0_signo~output_o $end
$var wire 1 ; Out1_signo~output_o $end
$var wire 1 < Out3_signo~output_o $end
$var wire 1 = Out2_signo~output_o $end
$var wire 1 > Out1_mod~output_o $end
$var wire 1 ? Out0_mod~output_o $end
$var wire 1 @ Out2_mod~output_o $end
$var wire 1 A Out3_mod~output_o $end
$var wire 1 B CLRN~input_o $end
$var wire 1 C PRN~input_o $end
$var wire 1 D inst1|Out0~7_combout $end
$var wire 1 E b0~input_o $end
$var wire 1 F inst1|Out0~1_combout $end
$var wire 1 G inst1|SYNTHESIZED_WIRE_24~1_combout $end
$var wire 1 H inst1|Out0~0_combout $end
$var wire 1 I inst1|Out0~0clkctrl_outclk $end
$var wire 1 J inst1|SYNTHESIZED_WIRE_24~_emulated_q $end
$var wire 1 K inst1|SYNTHESIZED_WIRE_24~0_combout $end
$var wire 1 L a0~input_o $end
$var wire 1 M inst1|SYNTHESIZED_WIRE_19~1_combout $end
$var wire 1 N inst1|SYNTHESIZED_WIRE_19~_emulated_q $end
$var wire 1 O inst1|SYNTHESIZED_WIRE_19~0_combout $end
$var wire 1 P inst1|Out0~3_combout $end
$var wire 1 Q inst1|Out0~_emulated_q $end
$var wire 1 R inst1|Out0~2_combout $end
$var wire 1 S b1~input_o $end
$var wire 1 T inst1|SYNTHESIZED_WIRE_22~1_combout $end
$var wire 1 U inst1|SYNTHESIZED_WIRE_22~_emulated_q $end
$var wire 1 V inst1|SYNTHESIZED_WIRE_22~0_combout $end
$var wire 1 W inst1|SYNTHESIZED_WIRE_8~combout $end
$var wire 1 X a1~input_o $end
$var wire 1 Y inst1|SYNTHESIZED_WIRE_20~1_combout $end
$var wire 1 Z inst1|SYNTHESIZED_WIRE_20~_emulated_q $end
$var wire 1 [ inst1|SYNTHESIZED_WIRE_20~0_combout $end
$var wire 1 \ inst1|SYNTHESIZED_WIRE_23~combout $end
$var wire 1 ] inst1|Out1~1_combout $end
$var wire 1 ^ inst1|Out1~_emulated_q $end
$var wire 1 _ inst1|Out1~0_combout $end
$var wire 1 ` inst1|SYNTHESIZED_WIRE_12~combout $end
$var wire 1 a inst1|SYNTHESIZED_WIRE_15~combout $end
$var wire 1 b inst1|b2v_inst3|Cout~0_combout $end
$var wire 1 c inst1|Out3~1_combout $end
$var wire 1 d inst1|Out3~_emulated_q $end
$var wire 1 e inst1|Out3~0_combout $end
$var wire 1 f inst1|b2v_inst2|Cout~0_combout $end
$var wire 1 g inst1|Out2~1_combout $end
$var wire 1 h inst1|Out2~_emulated_q $end
$var wire 1 i inst1|Out2~0_combout $end
$var wire 1 j Cin~input_o $end
$var wire 1 k inst|SYNTHESIZED_WIRE_0~combout $end
$var wire 1 l inst|b2v_inst|Sum~combout $end
$var wire 1 m inst|Out0~combout $end
$var wire 1 n inst|b2v_inst|Cout~0_combout $end
$var wire 1 o inst|b2v_inst1|Sum~2_combout $end
$var wire 1 p inst|SYNTHESIZED_WIRE_2~combout $end
$var wire 1 q inst|SYNTHESIZED_WIRE_1~combout $end
$var wire 1 r inst|b2v_inst1|Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
1'
0(
0)
1*
0+
1,
0-
1.
0/
10
x1
02
13
x4
15
16
17
08
09
1:
1;
1<
1=
0>
0?
0@
0A
1B
0C
1D
0E
1F
1G
1H
1I
0J
1K
1L
0M
0N
1O
0P
0Q
1R
0S
1T
0U
1V
1W
1X
0Y
0Z
1[
1\
1]
0^
1_
0`
0a
1b
1c
0d
1e
1f
1g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
$end
#10000
1(
1C
01
0D
0H
0I
#12500
1&
18
19
11
1h
1d
1^
1U
1J
0V
0K
0i
0e
0_
0f
0W
0\
1P
0=
0<
0;
0.
00
0,
0b
0c
1c
#25000
0&
08
09
01
#37500
1&
18
19
11
1Q
0R
0:
0*
#50000
0&
08
09
01
#62500
1&
18
19
11
#75000
0&
08
09
01
#87500
1&
18
19
11
#100000
0"
1#
0&
0X
1E
08
09
01
1Y
0G
1m
1?
1)
#112500
1&
18
19
11
1Z
0J
0[
1K
0P
#125000
0&
08
09
01
#137500
1&
18
19
11
0Q
1R
1:
1*
#150000
0&
08
09
01
#162500
1&
18
19
11
#175000
0&
08
09
01
#187500
1&
18
19
11
#200000
1$
0#
0&
1S
0E
08
09
01
1k
1`
0T
1G
0m
0c
0?
0)
1l
1>
1+
#212500
1&
18
19
11
0d
0U
1J
1V
0K
1e
1a
1W
1P
1<
10
0g
0]
#225000
0&
08
09
01
#237500
1&
18
19
11
0h
0^
1Q
1i
1_
0R
1=
1;
0:
1.
1,
0*
#250000
0&
08
09
01
#262500
1&
18
19
11
#275000
0&
08
09
01
#287500
1&
18
19
11
#300000
0!
0$
0&
0L
0S
08
09
01
0k
1M
0`
1T
1c
0l
0>
0+
#312500
1&
18
19
11
1d
1U
1N
0V
0O
0e
0a
0W
0<
00
1g
1]
#325000
0&
08
09
01
#337500
1&
18
19
11
1h
1^
0i
0_
0=
0;
0.
0,
#350000
0&
08
09
01
#362500
1&
18
19
11
#375000
0&
08
09
01
#387500
1&
18
19
11
#400000
1!
0&
1L
08
09
01
0M
#412500
1&
18
19
11
0N
1O
#425000
0&
08
09
01
#437500
1&
18
19
11
#450000
0&
08
09
01
#462500
1&
18
19
11
#475000
0&
08
09
01
#487500
1&
18
19
11
#500000
0!
0&
0L
08
09
01
1M
#512500
1&
18
19
11
1N
0O
#525000
0&
08
09
01
#537500
1&
18
19
11
#550000
0&
08
09
01
#562500
1&
18
19
11
#575000
0&
08
09
01
#587500
1&
18
19
11
#600000
1"
1#
1$
1!
0&
1X
1E
1S
1L
08
09
01
1q
1p
0Y
0G
1k
1`
0T
0M
1o
1l
1m
1n
0c
1@
1>
1?
1-
1+
1)
1r
0l
1A
0>
1/
0+
0o
0@
0-
#612500
1&
18
19
11
0d
0Z
0U
0N
0J
1[
1V
1O
1K
1e
0`
1\
1W
0P
1<
10
0g
1f
1b
1g
1c
#625000
0&
08
09
01
#637500
1&
18
19
11
1d
0Q
0e
1R
0<
1:
00
1*
#650000
0&
08
09
01
#662500
1&
18
19
11
#675000
0&
08
09
01
#687500
1&
18
19
11
#700000
0#
0!
0&
0E
0L
08
09
01
0q
0n
1G
0k
1M
0m
1l
0?
1>
0)
1+
0r
1o
0l
0A
1@
0>
0/
1-
0+
#712500
1&
18
19
11
1N
1J
0O
0K
0f
1a
0W
1P
0\
0g
0b
0c
1c
#725000
0&
08
09
01
#737500
1&
18
19
11
0h
1Q
1i
0R
1=
0:
1.
0*
#750000
0&
08
09
01
#762500
1&
18
19
11
#775000
0&
08
09
01
#787500
1&
18
19
11
#800000
1#
0&
1E
08
09
01
1q
0G
1l
1>
1+
#812500
1&
18
19
11
0J
1K
1\
1g
0c
1b
0]
1c
#825000
0&
08
09
01
#837500
1&
18
19
11
1h
0^
0i
1_
0=
1;
0.
1,
#850000
0&
08
09
01
#862500
1&
18
19
11
#875000
0&
08
09
01
#887500
1&
18
19
11
#900000
0$
0#
0&
0S
0E
08
09
01
0p
1T
0q
1G
0o
0l
0@
0>
0-
0+
#912500
1&
18
19
11
1U
1J
0V
0K
0a
0\
0b
0c
1]
1c
#925000
0&
08
09
01
#937500
1&
18
19
11
1^
0_
0;
0,
#950000
0&
08
09
01
#962500
1&
18
19
11
#975000
0&
08
09
01
#987500
1&
18
19
11
#1000000
