

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Thu Dec  1 21:55:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |     1157|     1157|  10.828 us|  10.828 us|  1158|  1158|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|      1159|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|    592|    148|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    583|   2951|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|     65|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1240|   3126|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|     17|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                      |control_s_axi                     |        0|   0|   74|   104|    0|
    |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |        0|   0|  509|  2847|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                |                                  |        0|   0|  583|  2951|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |ap_loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |ap_loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |ap_bound_minus_1               |         -|   0|  148|  36|          32|           1|
    |ap_bound_minus_1_output        |         -|   0|  148|  36|          32|           1|
    |ap_bound_read                  |       and|   0|    0|   2|           1|           1|
    |ap_bound_ack                   |        or|   0|    0|   2|           1|           1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |Total                          |          |   0|  592| 148|         130|           6|
    +-------------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_bound_reg_ack               |   9|          2|    1|          2|
    |ap_loop_dataflow_input_count   |   9|          2|   32|         64|
    |ap_loop_dataflow_output_count  |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|   65|        130|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_bound_reg_ack               |   1|   0|    1|          0|
    |ap_loop_dataflow_input_count   |  32|   0|   32|          0|
    |ap_loop_dataflow_output_count  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  65|   0|   65|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     accelerator|  return value|
|In_r_TDATA             |   in|    8|        axis|            In_r|       pointer|
|In_r_TVALID            |   in|    1|        axis|            In_r|       pointer|
|In_r_TREADY            |  out|    1|        axis|            In_r|       pointer|
|Out_r_TDATA            |  out|    8|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TKEEP            |  out|    1|        axis|  Out_r_V_keep_V|       pointer|
|Out_r_TSTRB            |  out|    1|        axis|  Out_r_V_strb_V|       pointer|
|Out_r_TUSER            |  out|    1|        axis|  Out_r_V_user_V|       pointer|
|Out_r_TLAST            |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TID              |  out|    1|        axis|    Out_r_V_id_V|       pointer|
|Out_r_TDEST            |  out|    1|        axis|  Out_r_V_dest_V|       pointer|
|Out_r_TVALID           |  out|    1|        axis|  Out_r_V_dest_V|       pointer|
|Out_r_TREADY           |   in|    1|        axis|  Out_r_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [byte_count_stream/src/byte_count_stream.cpp:3]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %In_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Out_r_V_data_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_keep_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_strb_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_user_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_last_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_id_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Out_r_V_dest_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_blocks"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_blocks, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_blocks, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%num_blocks_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_blocks" [byte_count_stream/src/byte_count_stream.cpp:3]   --->   Operation 20 'read' 'num_blocks_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln10 = br void %for.cond" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 21 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%counter = phi i32 0, void %entry, i32 %counter_1, void %for.body"   --->   Operation 22 'phi' 'counter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_eq  i32 %counter, i32 %num_blocks_read" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 23 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln10 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %counter, i32 %num_blocks, i32 1" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%counter_1 = add i32 %counter, i32 1" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 25 'add' 'counter_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body, void %for.end" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 26 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_10_1, i8 %In_r, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, i32 %counter, i32 %num_blocks_read" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 27 'call' 'call_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [byte_count_stream/src/byte_count_stream.cpp:12]   --->   Operation 28 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_10_1, i8 %In_r, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, i32 %counter, i32 %num_blocks_read" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 29 'call' 'call_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.cond" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [byte_count_stream/src/byte_count_stream.cpp:18]   --->   Operation 31 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ num_blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3         (spectopmodule       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
num_blocks_read           (read                ) [ 00110]
br_ln10                   (br                  ) [ 01110]
counter                   (phi                 ) [ 00110]
icmp_ln10                 (icmp                ) [ 00110]
specdataflowpipeline_ln10 (specdataflowpipeline) [ 00000]
counter_1                 (add                 ) [ 01110]
br_ln10                   (br                  ) [ 00000]
specloopname_ln12         (specloopname        ) [ 00000]
call_ln16                 (call                ) [ 00000]
br_ln10                   (br                  ) [ 01110]
ret_ln18                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Out_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Out_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Out_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Out_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="num_blocks">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_10_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="num_blocks_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_blocks_read/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="counter_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="counter_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_10_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="0" index="4" bw="1" slack="0"/>
<pin id="82" dir="0" index="5" bw="1" slack="0"/>
<pin id="83" dir="0" index="6" bw="1" slack="0"/>
<pin id="84" dir="0" index="7" bw="1" slack="0"/>
<pin id="85" dir="0" index="8" bw="1" slack="0"/>
<pin id="86" dir="0" index="9" bw="32" slack="0"/>
<pin id="87" dir="0" index="10" bw="32" slack="1"/>
<pin id="88" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln10_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="counter_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_1/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="num_blocks_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_blocks_read "/>
</bind>
</comp>

<comp id="116" class="1005" name="icmp_ln10_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="120" class="1005" name="counter_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="68" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="76" pin=8"/></net>

<net id="98"><net_src comp="68" pin="4"/><net_sink comp="76" pin=9"/></net>

<net id="103"><net_src comp="68" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="68" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="58" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="76" pin=10"/></net>

<net id="119"><net_src comp="99" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="104" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r_V_data_V | {2 3 }
	Port: Out_r_V_keep_V | {2 3 }
	Port: Out_r_V_strb_V | {2 3 }
	Port: Out_r_V_user_V | {2 3 }
	Port: Out_r_V_last_V | {2 3 }
	Port: Out_r_V_id_V | {2 3 }
	Port: Out_r_V_dest_V | {2 3 }
 - Input state : 
	Port: accelerator : In_r | {2 3 }
	Port: accelerator : num_blocks | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		specdataflowpipeline_ln10 : 1
		counter_1 : 1
		br_ln10 : 2
		call_ln16 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_10_1_fu_76 |    0    | 13.2389 |   250   |   1668  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    add   |              counter_1_fu_104              |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln10_fu_99              |    0    |    0    |    0    |    18   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   read   |         num_blocks_read_read_fu_58         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    0    | 13.2389 |   250   |   1725  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   counter_1_reg_120   |   32   |
|     counter_reg_64    |   32   |
|   icmp_ln10_reg_116   |    1   |
|num_blocks_read_reg_110|   32   |
+-----------------------+--------+
|         Total         |   97   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| counter_reg_64 |  p0  |   2  |  32  |   64   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   64   ||  1.588  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   13   |   250  |  1725  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   97   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   347  |  1734  |    0   |
+-----------+--------+--------+--------+--------+--------+
