#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x123905310 .scope module, "test" "test" 2 116;
 .timescale 0 0;
v0x12391a670_0 .net/s "IR", 15 0, L_0x12391acb0;  1 drivers
v0x12391a720_0 .net/s "PC", 15 0, v0x123918f50_0;  1 drivers
v0x12391a7f0_0 .net/s "WD", 15 0, L_0x12391d270;  1 drivers
v0x12391a8c0_0 .var "clock", 0 0;
S_0x123905490 .scope module, "test_cpu" "CPU" 2 119, 2 53 0, S_0x123905310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 16 "WD";
    .port_info 2 /OUTPUT 16 "IR";
    .port_info 3 /OUTPUT 16 "PC";
L_0x12391acb0 .functor BUFZ 16, L_0x12391a990, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12391d4d0 .functor AND 1, L_0x12391c9d0, L_0x12391be10, C4<1>, C4<1>;
L_0x12391d580 .functor NOT 1, L_0x12391be10, C4<0>, C4<0>, C4<0>;
L_0x12391d670 .functor AND 1, L_0x12391ca70, L_0x12391d580, C4<1>, C4<1>;
L_0x12391d720 .functor OR 1, L_0x12391d4d0, L_0x12391d670, C4<0>, C4<0>;
v0x123918640_0 .net "A", 15 0, L_0x12391b450;  1 drivers
v0x1239186f0_0 .net "ALUOut", 15 0, v0x1239167e0_0;  1 drivers
v0x123918790_0 .net "ALUSrc", 0 0, L_0x12391c5c0;  1 drivers
v0x123918840_0 .net "ALUctl", 3 0, L_0x12391cbb0;  1 drivers
v0x1239188f0_0 .net "B", 15 0, L_0x12391d3f0;  1 drivers
v0x1239189c0_0 .net "Beq", 0 0, L_0x12391c9d0;  1 drivers
v0x123918a50_0 .net "Bne", 0 0, L_0x12391ca70;  1 drivers
v0x123918af0 .array "DMemory", 1023 0, 15 0;
v0x123918b90 .array "IMemory", 1023 0, 15 0;
v0x123918cb0_0 .net "IR", 15 0, L_0x12391acb0;  alias, 1 drivers
v0x123918d60_0 .net "MemWrite", 0 0, L_0x12391c8a0;  1 drivers
v0x123918e00_0 .net "MemtoReg", 0 0, L_0x12391c660;  1 drivers
v0x123918ea0_0 .net "NextPC", 15 0, L_0x12391d7d0;  1 drivers
v0x123918f50_0 .var "PC", 15 0;
v0x123919010_0 .net "PCplus4", 15 0, v0x123917190_0;  1 drivers
v0x1239190a0_0 .net "RD2", 15 0, L_0x12391b700;  1 drivers
v0x123919140_0 .net "RegDst", 0 0, L_0x12391c4b0;  1 drivers
v0x1239192d0_0 .net "RegWrite", 0 0, L_0x12391c780;  1 drivers
v0x123919380_0 .net "SignExtend", 15 0, L_0x12391b150;  1 drivers
v0x123919410_0 .net "Target", 15 0, v0x123915e20_0;  1 drivers
v0x1239194a0_0 .net "Unused1", 0 0, L_0x12391bb10;  1 drivers
v0x123919530_0 .net "Unused2", 0 0, L_0x12391c050;  1 drivers
v0x1239195c0_0 .net "WD", 15 0, L_0x12391d270;  alias, 1 drivers
v0x123919670_0 .net "WR", 1 0, L_0x12391cfa0;  1 drivers
v0x123919720_0 .net "Zero", 0 0, L_0x12391be10;  1 drivers
v0x1239197d0_0 .net *"_ivl_0", 15 0, L_0x12391a990;  1 drivers
v0x123919860_0 .net *"_ivl_11", 0 0, L_0x12391ad60;  1 drivers
v0x1239198f0_0 .net *"_ivl_12", 7 0, L_0x12391ae00;  1 drivers
v0x1239199a0_0 .net *"_ivl_15", 7 0, L_0x12391b0b0;  1 drivers
v0x123919a50_0 .net *"_ivl_2", 15 0, L_0x12391ab30;  1 drivers
v0x123919b00_0 .net *"_ivl_30", 13 0, L_0x12391c1b0;  1 drivers
L_0x128050370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123919bb0_0 .net *"_ivl_32", 1 0, L_0x128050370;  1 drivers
v0x123919c60_0 .net *"_ivl_4", 13 0, L_0x12391aa50;  1 drivers
v0x1239191f0_0 .net *"_ivl_46", 1 0, L_0x12391cd50;  1 drivers
v0x123919ef0_0 .net *"_ivl_48", 1 0, L_0x12391cb10;  1 drivers
v0x123919f80_0 .net *"_ivl_51", 15 0, L_0x12391cef0;  1 drivers
v0x12391a020_0 .net *"_ivl_53", 15 0, L_0x12391d040;  1 drivers
v0x12391a0d0_0 .net *"_ivl_55", 14 0, L_0x12391d100;  1 drivers
L_0x1280503b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12391a180_0 .net *"_ivl_57", 0 0, L_0x1280503b8;  1 drivers
L_0x128050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12391a230_0 .net *"_ivl_6", 1 0, L_0x128050010;  1 drivers
v0x12391a2e0_0 .net *"_ivl_64", 0 0, L_0x12391d4d0;  1 drivers
v0x12391a380_0 .net *"_ivl_65", 0 0, L_0x12391d580;  1 drivers
v0x12391a430_0 .net *"_ivl_68", 0 0, L_0x12391d670;  1 drivers
v0x12391a4d0_0 .net *"_ivl_70", 0 0, L_0x12391d720;  1 drivers
v0x12391a570_0 .net "clock", 0 0, v0x12391a8c0_0;  1 drivers
L_0x12391a990 .array/port v0x123918b90, L_0x12391ab30;
L_0x12391aa50 .part v0x123918f50_0, 2, 14;
L_0x12391ab30 .concat [ 14 2 0 0], L_0x12391aa50, L_0x128050010;
L_0x12391ad60 .part L_0x12391acb0, 7, 1;
LS_0x12391ae00_0_0 .concat [ 1 1 1 1], L_0x12391ad60, L_0x12391ad60, L_0x12391ad60, L_0x12391ad60;
LS_0x12391ae00_0_4 .concat [ 1 1 1 1], L_0x12391ad60, L_0x12391ad60, L_0x12391ad60, L_0x12391ad60;
L_0x12391ae00 .concat [ 4 4 0 0], LS_0x12391ae00_0_0, LS_0x12391ae00_0_4;
L_0x12391b0b0 .part L_0x12391acb0, 0, 8;
L_0x12391b150 .concat [ 8 8 0 0], L_0x12391b0b0, L_0x12391ae00;
L_0x12391b7f0 .part L_0x12391acb0, 10, 2;
L_0x12391b8d0 .part L_0x12391acb0, 8, 2;
L_0x12391c1b0 .part L_0x12391b150, 0, 14;
L_0x12391c290 .concat [ 2 14 0 0], L_0x128050370, L_0x12391c1b0;
L_0x12391c410 .part L_0x12391acb0, 12, 4;
L_0x12391c4b0 .part v0x123905900_0, 10, 1;
L_0x12391c5c0 .part v0x123905900_0, 9, 1;
L_0x12391c660 .part v0x123905900_0, 8, 1;
L_0x12391c780 .part v0x123905900_0, 7, 1;
L_0x12391c8a0 .part v0x123905900_0, 6, 1;
L_0x12391c9d0 .part v0x123905900_0, 5, 1;
L_0x12391ca70 .part v0x123905900_0, 4, 1;
L_0x12391cbb0 .part v0x123905900_0, 0, 4;
L_0x12391cd50 .part L_0x12391acb0, 6, 2;
L_0x12391cb10 .part L_0x12391acb0, 8, 2;
L_0x12391cfa0 .functor MUXZ 2, L_0x12391cb10, L_0x12391cd50, L_0x12391c4b0, C4<>;
L_0x12391cef0 .array/port v0x123918af0, L_0x12391d040;
L_0x12391d100 .part v0x1239167e0_0, 1, 15;
L_0x12391d040 .concat [ 15 1 0 0], L_0x12391d100, L_0x1280503b8;
L_0x12391d270 .functor MUXZ 16, v0x1239167e0_0, L_0x12391cef0, L_0x12391c660, C4<>;
L_0x12391d3f0 .functor MUXZ 16, L_0x12391b700, L_0x12391b150, L_0x12391c5c0, C4<>;
L_0x12391d7d0 .functor MUXZ 16, v0x123917190_0, v0x123915e20_0, L_0x12391d720, C4<>;
S_0x1239056b0 .scope module, "MainCtr" "MainControl" 2 104, 2 34 0, S_0x123905490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Op";
    .port_info 1 /OUTPUT 11 "Control";
v0x123905900_0 .var "Control", 10 0;
v0x1239159c0_0 .net "Op", 3 0, L_0x12391c410;  1 drivers
E_0x1239058b0 .event edge, v0x1239159c0_0;
S_0x123915aa0 .scope module, "branch" "alu" 2 103, 2 16 0, S_0x123905490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x123915d60_0 .net "A", 15 0, L_0x12391c290;  1 drivers
v0x123915e20_0 .var "ALUOut", 15 0;
L_0x128050328 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x123915ed0_0 .net "ALUctl", 3 0, L_0x128050328;  1 drivers
v0x123915f90_0 .net "B", 15 0, v0x123917190_0;  alias, 1 drivers
o0x128018190 .functor BUFZ 1, C4<z>; HiZ drive
v0x123916040_0 .net "Overflow", 0 0, o0x128018190;  0 drivers
v0x123916120_0 .net "Zero", 0 0, L_0x12391c050;  alias, 1 drivers
v0x1239161c0_0 .net *"_ivl_0", 31 0, L_0x12391bf30;  1 drivers
L_0x128050298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123916270_0 .net *"_ivl_3", 15 0, L_0x128050298;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123916320_0 .net/2u *"_ivl_4", 31 0, L_0x1280502e0;  1 drivers
E_0x123915d10 .event edge, v0x123915f90_0, v0x123915d60_0, v0x123915ed0_0;
L_0x12391bf30 .concat [ 16 16 0 0], v0x123915e20_0, L_0x128050298;
L_0x12391c050 .cmp/eq 32, L_0x12391bf30, L_0x1280502e0;
S_0x1239164b0 .scope module, "ex" "alu" 2 102, 2 16 0, S_0x123905490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x123916720_0 .net "A", 15 0, L_0x12391b450;  alias, 1 drivers
v0x1239167e0_0 .var "ALUOut", 15 0;
v0x123916890_0 .net "ALUctl", 3 0, L_0x12391cbb0;  alias, 1 drivers
v0x123916950_0 .net "B", 15 0, L_0x12391d3f0;  alias, 1 drivers
o0x128018430 .functor BUFZ 1, C4<z>; HiZ drive
v0x123916a00_0 .net "Overflow", 0 0, o0x128018430;  0 drivers
v0x123916ae0_0 .net "Zero", 0 0, L_0x12391be10;  alias, 1 drivers
v0x123916b80_0 .net *"_ivl_0", 31 0, L_0x12391bc70;  1 drivers
L_0x128050208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123916c30_0 .net *"_ivl_3", 15 0, L_0x128050208;  1 drivers
L_0x128050250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123916ce0_0 .net/2u *"_ivl_4", 31 0, L_0x128050250;  1 drivers
E_0x1239166f0 .event edge, v0x123916950_0, v0x123916720_0, v0x123916890_0;
L_0x12391bc70 .concat [ 16 16 0 0], v0x1239167e0_0, L_0x128050208;
L_0x12391be10 .cmp/eq 32, L_0x12391bc70, L_0x128050250;
S_0x123916e70 .scope module, "fetch" "alu" 2 101, 2 16 0, S_0x123905490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x1239170d0_0 .net "A", 15 0, v0x123918f50_0;  alias, 1 drivers
v0x123917190_0 .var "ALUOut", 15 0;
L_0x128050178 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x123917250_0 .net "ALUctl", 3 0, L_0x128050178;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x123917300_0 .net "B", 15 0, L_0x1280501c0;  1 drivers
o0x1280186a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1239173b0_0 .net "Overflow", 0 0, o0x1280186a0;  0 drivers
v0x123917490_0 .net "Zero", 0 0, L_0x12391bb10;  alias, 1 drivers
v0x123917530_0 .net *"_ivl_0", 31 0, L_0x12391ba00;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1239175e0_0 .net *"_ivl_3", 15 0, L_0x1280500e8;  1 drivers
L_0x128050130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123917690_0 .net/2u *"_ivl_4", 31 0, L_0x128050130;  1 drivers
E_0x123916a90 .event edge, v0x123917300_0, v0x1239170d0_0, v0x123917250_0;
L_0x12391ba00 .concat [ 16 16 0 0], v0x123917190_0, L_0x1280500e8;
L_0x12391bb10 .cmp/eq 32, L_0x12391ba00, L_0x128050130;
S_0x123917820 .scope module, "rf" "reg_file" 2 100, 2 2 0, S_0x123905490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "RR1";
    .port_info 1 /INPUT 2 "RR2";
    .port_info 2 /INPUT 2 "WR";
    .port_info 3 /INPUT 16 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 16 "RD1";
    .port_info 6 /OUTPUT 16 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x12391b450 .functor BUFZ 16, L_0x12391b270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12391b700 .functor BUFZ 16, L_0x12391b500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x123917b00_0 .net "RD1", 15 0, L_0x12391b450;  alias, 1 drivers
v0x123917bb0_0 .net "RD2", 15 0, L_0x12391b700;  alias, 1 drivers
v0x123917c50_0 .net "RR1", 1 0, L_0x12391b7f0;  1 drivers
v0x123917d10_0 .net "RR2", 1 0, L_0x12391b8d0;  1 drivers
v0x123917dc0_0 .net "RegWrite", 0 0, L_0x12391c780;  alias, 1 drivers
v0x123917ea0 .array "Regs", 3 0, 15 0;
v0x123917f40_0 .net "WD", 15 0, L_0x12391d270;  alias, 1 drivers
v0x123917ff0_0 .net "WR", 1 0, L_0x12391cfa0;  alias, 1 drivers
v0x1239180a0_0 .net *"_ivl_0", 15 0, L_0x12391b270;  1 drivers
v0x1239181b0_0 .net *"_ivl_10", 3 0, L_0x12391b5a0;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123918260_0 .net *"_ivl_13", 1 0, L_0x1280500a0;  1 drivers
v0x123918310_0 .net *"_ivl_2", 3 0, L_0x12391b310;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1239183c0_0 .net *"_ivl_5", 1 0, L_0x128050058;  1 drivers
v0x123918470_0 .net *"_ivl_8", 15 0, L_0x12391b500;  1 drivers
v0x123918520_0 .net "clock", 0 0, v0x12391a8c0_0;  alias, 1 drivers
E_0x123915c60 .event negedge, v0x123918520_0;
L_0x12391b270 .array/port v0x123917ea0, L_0x12391b310;
L_0x12391b310 .concat [ 2 2 0 0], L_0x12391b7f0, L_0x128050058;
L_0x12391b500 .array/port v0x123917ea0, L_0x12391b5a0;
L_0x12391b5a0 .concat [ 2 2 0 0], L_0x12391b8d0, L_0x1280500a0;
    .scope S_0x123917820;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123917ea0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x123917820;
T_1 ;
    %wait E_0x123915c60;
    %load/vec4 v0x123917dc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x123917ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x123917f40_0;
    %load/vec4 v0x123917ff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123917ea0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123916e70;
T_2 ;
    %wait E_0x123916a90;
    %load/vec4 v0x123917250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x1239170d0_0;
    %load/vec4 v0x123917300_0;
    %and;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x1239170d0_0;
    %load/vec4 v0x123917300_0;
    %or;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x1239170d0_0;
    %load/vec4 v0x123917300_0;
    %add;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x1239170d0_0;
    %load/vec4 v0x123917300_0;
    %sub;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x1239170d0_0;
    %load/vec4 v0x123917300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x1239170d0_0;
    %inv;
    %load/vec4 v0x123917300_0;
    %inv;
    %and;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x1239170d0_0;
    %inv;
    %load/vec4 v0x123917300_0;
    %inv;
    %or;
    %assign/vec4 v0x123917190_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1239164b0;
T_3 ;
    %wait E_0x1239166f0;
    %load/vec4 v0x123916890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x123916720_0;
    %load/vec4 v0x123916950_0;
    %and;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x123916720_0;
    %load/vec4 v0x123916950_0;
    %or;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x123916720_0;
    %load/vec4 v0x123916950_0;
    %add;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x123916720_0;
    %load/vec4 v0x123916950_0;
    %sub;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x123916720_0;
    %load/vec4 v0x123916950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x123916720_0;
    %inv;
    %load/vec4 v0x123916950_0;
    %inv;
    %and;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x123916720_0;
    %inv;
    %load/vec4 v0x123916950_0;
    %inv;
    %or;
    %assign/vec4 v0x1239167e0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x123915aa0;
T_4 ;
    %wait E_0x123915d10;
    %load/vec4 v0x123915ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x123915d60_0;
    %load/vec4 v0x123915f90_0;
    %and;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x123915d60_0;
    %load/vec4 v0x123915f90_0;
    %or;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x123915d60_0;
    %load/vec4 v0x123915f90_0;
    %add;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x123915d60_0;
    %load/vec4 v0x123915f90_0;
    %sub;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x123915d60_0;
    %load/vec4 v0x123915f90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x123915d60_0;
    %inv;
    %load/vec4 v0x123915f90_0;
    %inv;
    %and;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x123915d60_0;
    %inv;
    %load/vec4 v0x123915f90_0;
    %inv;
    %or;
    %assign/vec4 v0x123915e20_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1239056b0;
T_5 ;
    %wait E_0x1239058b0;
    %load/vec4 v0x1239159c0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1154, 0, 11;
    %assign/vec4 v0x123905900_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 898, 0, 11;
    %assign/vec4 v0x123905900_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 578, 0, 11;
    %assign/vec4 v0x123905900_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 38, 0, 11;
    %assign/vec4 v0x123905900_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 642, 0, 11;
    %assign/vec4 v0x123905900_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x123905490;
T_6 ;
    %pushi/vec4 33024, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 33282, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 26304, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 41984, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 37890, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 38912, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 33792, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 34818, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 19072, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 31233, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 1920, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918b90, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918af0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123918af0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x123905490;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123918f50_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x123905490;
T_8 ;
    %wait E_0x123915c60;
    %load/vec4 v0x123918ea0_0;
    %assign/vec4 v0x123918f50_0, 0;
    %load/vec4 v0x123918d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1239190a0_0;
    %load/vec4 v0x1239186f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123918af0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x123905310;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x12391a8c0_0;
    %inv;
    %store/vec4 v0x12391a8c0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123905310;
T_10 ;
    %vpi_call 2 122 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 123 "$monitor", "%2d  %b %2d (%b)", v0x12391a720_0, v0x12391a670_0, v0x12391a7f0_0, v0x12391a7f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12391a8c0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "changes.vl";
