

================================================================
== Vitis HLS Report for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2'
================================================================
* Date:           Sat Oct 15 12:55:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       71|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_82_p2         |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_76_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c4_V_5        |   9|          2|    5|         10|
    |c4_V_fu_44                     |   9|          2|    5|         10|
    |fifo_A_A_IO_L2_in_01262_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  45|         10|   13|         26|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c4_V_5_reg_104           |  5|   0|    5|          0|
    |c4_V_fu_44               |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2|  return value|
|fifo_A_A_IO_L2_in_01262_dout     |   in|  512|     ap_fifo|                          fifo_A_A_IO_L2_in_01262|       pointer|
|fifo_A_A_IO_L2_in_01262_empty_n  |   in|    1|     ap_fifo|                          fifo_A_A_IO_L2_in_01262|       pointer|
|fifo_A_A_IO_L2_in_01262_read     |  out|    1|     ap_fifo|                          fifo_A_A_IO_L2_in_01262|       pointer|
|local_A_address0                 |  out|    4|   ap_memory|                                          local_A|         array|
|local_A_ce0                      |  out|    1|   ap_memory|                                          local_A|         array|
|local_A_we0                      |  out|    1|   ap_memory|                                          local_A|         array|
|local_A_d0                       |  out|  512|   ap_memory|                                          local_A|         array|
+---------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c4_V = alloca i32 1"   --->   Operation 5 'alloca' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_01262, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_01262, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %c4_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c4_V_5 = load i5 %c4_V"   --->   Operation 11 'load' 'c4_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %c4_V_5, i5 16"   --->   Operation 12 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln870 = add i5 %c4_V_5, i5 1"   --->   Operation 14 'add' 'add_ln870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln1069, void %.split3, void %.loopexit.loopexit4.exitStub" [src/kernel_kernel.cpp:90]   --->   Operation 15 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %c4_V"   --->   Operation 16 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i5 %c4_V_5"   --->   Operation 17 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr i512 %local_A, i64 0, i64 %zext_ln1069" [src/kernel_kernel.cpp:98]   --->   Operation 18 'getelementptr' 'local_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47" [src/kernel_kernel.cpp:90]   --->   Operation 19 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/kernel_kernel.cpp:90]   --->   Operation 20 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.41ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_01262" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%store_ln98 = store i512 %tmp, i4 %local_A_addr" [src/kernel_kernel.cpp:98]   --->   Operation 22 'store' 'store_ln98' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ fifo_A_A_IO_L2_in_01262]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c4_V              (alloca           ) [ 010]
specmemcore_ln0   (specmemcore      ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
c4_V_5            (load             ) [ 011]
icmp_ln1069       (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln870         (add              ) [ 000]
br_ln90           (br               ) [ 000]
store_ln870       (store            ) [ 000]
zext_ln1069       (zext             ) [ 000]
local_A_addr      (getelementptr    ) [ 000]
specpipeline_ln90 (specpipeline     ) [ 000]
specloopname_ln90 (specloopname     ) [ 000]
tmp               (read             ) [ 000]
store_ln98        (store            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_01262">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_01262"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="c4_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c4_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="512" slack="0"/>
<pin id="50" dir="0" index="1" bw="512" slack="0"/>
<pin id="51" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="local_A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="512" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln98_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="0"/>
<pin id="63" dir="0" index="1" bw="512" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="c4_V_5_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c4_V_5/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln1069_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln870_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln870_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln1069_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="c4_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c4_V "/>
</bind>
</comp>

<comp id="104" class="1005" name="c4_V_5_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="48" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="100"><net_src comp="44" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="107"><net_src comp="73" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A | {2 }
	Port: fifo_A_A_IO_L2_in_01262 | {}
 - Input state : 
	Port: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2 : local_A | {}
	Port: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_90_2 : fifo_A_A_IO_L2_in_01262 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		c4_V_5 : 1
		icmp_ln1069 : 2
		add_ln870 : 2
		br_ln90 : 3
		store_ln870 : 3
	State 2
		local_A_addr : 1
		store_ln98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln870_fu_82  |    0    |    12   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln1069_fu_76 |    0    |    9    |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_48  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln1069_fu_93 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    21   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|c4_V_5_reg_104|    5   |
|  c4_V_reg_97 |    5   |
+--------------+--------+
|     Total    |   10   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   21   |
+-----------+--------+--------+
