{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649131921849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649131921849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 01:12:01 2022 " "Processing started: Tue Apr 05 01:12:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649131921849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131921849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off placar -c placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131921849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649131922188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649131922188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bt.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bt " "Found entity 1: somador1bt" {  } { { "somador1bt.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnsentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file btnsentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnsEntrada " "Found entity 1: btnsEntrada" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entradas_soma " "Found entity 1: Entradas_soma" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator7bts.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator7bts.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator7bts " "Found entity 1: somador_subtrator7bts" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay7Segmentos " "Found entity 1: decodificadorDisplay7Segmentos" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649131930851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131930851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x somador_subtrator7bts.v(8) " "Verilog HDL Implicit Net warning at somador_subtrator7bts.v(8): created implicit net for \"x\"" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649131930851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comparador " "Elaborating entity \"comparador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649131930905 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(7) " "Verilog HDL Case Statement information at comparador.v(7): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/comparador.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649131930905 "|comparador"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649131931109 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649131931109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649131931109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649131931109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649131931156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 01:12:11 2022 " "Processing ended: Tue Apr 05 01:12:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649131931156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649131931156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649131931156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649131931156 ""}
