# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../hdl/HW2/pipilinedAdder_revised.v" \
"../../../../../../verif/HW2/tb_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
