###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        66944   # Number of WRITE/WRITEP commands
num_reads_done                 =       444642   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       356012   # Number of read row buffer hits
num_read_cmds                  =       444640   # Number of READ/READP commands
num_writes_done                =        66944   # Number of read requests issued
num_write_row_hits             =        49431   # Number of write row buffer hits
num_act_cmds                   =       106453   # Number of ACT commands
num_pre_cmds                   =       106424   # Number of PRE commands
num_ondemand_pres              =        84405   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9242037   # Cyles of rank active rank.0
rank_active_cycles.1           =      8893250   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       757963   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1106750   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       477248   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4958   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1337   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1850   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          402   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          305   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          359   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          556   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          800   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22103   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          126   # Write cmd latency (cycles)
write_latency[40-59]           =          191   # Write cmd latency (cycles)
write_latency[60-79]           =          414   # Write cmd latency (cycles)
write_latency[80-99]           =          962   # Write cmd latency (cycles)
write_latency[100-119]         =         1570   # Write cmd latency (cycles)
write_latency[120-139]         =         2532   # Write cmd latency (cycles)
write_latency[140-159]         =         3137   # Write cmd latency (cycles)
write_latency[160-179]         =         3480   # Write cmd latency (cycles)
write_latency[180-199]         =         3331   # Write cmd latency (cycles)
write_latency[200-]            =        51197   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       199253   # Read request latency (cycles)
read_latency[40-59]            =        62825   # Read request latency (cycles)
read_latency[60-79]            =        65094   # Read request latency (cycles)
read_latency[80-99]            =        24422   # Read request latency (cycles)
read_latency[100-119]          =        18151   # Read request latency (cycles)
read_latency[120-139]          =        12961   # Read request latency (cycles)
read_latency[140-159]          =         7350   # Read request latency (cycles)
read_latency[160-179]          =         5461   # Read request latency (cycles)
read_latency[180-199]          =         4679   # Read request latency (cycles)
read_latency[200-]             =        44444   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.34184e+08   # Write energy
read_energy                    =  1.79279e+09   # Read energy
act_energy                     =  2.91255e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.63822e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   5.3124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76703e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54939e+09   # Active standby energy rank.1
average_read_latency           =      93.0281   # Average read request latency (cycles)
average_interarrival           =      19.5465   # Average request interarrival latency (cycles)
total_energy                   =  1.53344e+10   # Total energy (pJ)
average_power                  =      1533.44   # Average power (mW)
average_bandwidth              =      4.36553   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        87514   # Number of WRITE/WRITEP commands
num_reads_done                 =       487127   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       383281   # Number of read row buffer hits
num_read_cmds                  =       487124   # Number of READ/READP commands
num_writes_done                =        87514   # Number of read requests issued
num_write_row_hits             =        65182   # Number of write row buffer hits
num_act_cmds                   =       126600   # Number of ACT commands
num_pre_cmds                   =       126570   # Number of PRE commands
num_ondemand_pres              =       103404   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9032285   # Cyles of rank active rank.0
rank_active_cycles.1           =      8987479   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       967715   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1012521   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       541786   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3626   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1701   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1763   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          349   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          307   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          385   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          555   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          828   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22043   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          147   # Write cmd latency (cycles)
write_latency[40-59]           =          223   # Write cmd latency (cycles)
write_latency[60-79]           =          423   # Write cmd latency (cycles)
write_latency[80-99]           =         1038   # Write cmd latency (cycles)
write_latency[100-119]         =         1629   # Write cmd latency (cycles)
write_latency[120-139]         =         2965   # Write cmd latency (cycles)
write_latency[140-159]         =         4148   # Write cmd latency (cycles)
write_latency[160-179]         =         4783   # Write cmd latency (cycles)
write_latency[180-199]         =         4809   # Write cmd latency (cycles)
write_latency[200-]            =        67342   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       195264   # Read request latency (cycles)
read_latency[40-59]            =        66421   # Read request latency (cycles)
read_latency[60-79]            =        72319   # Read request latency (cycles)
read_latency[80-99]            =        29890   # Read request latency (cycles)
read_latency[100-119]          =        22007   # Read request latency (cycles)
read_latency[120-139]          =        16524   # Read request latency (cycles)
read_latency[140-159]          =         9520   # Read request latency (cycles)
read_latency[160-179]          =         7172   # Read request latency (cycles)
read_latency[180-199]          =         5427   # Read request latency (cycles)
read_latency[200-]             =        62581   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.3687e+08   # Write energy
read_energy                    =  1.96408e+09   # Read energy
act_energy                     =  3.46378e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.64503e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.8601e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.63615e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60819e+09   # Active standby energy rank.1
average_read_latency           =        112.9   # Average read request latency (cycles)
average_interarrival           =      17.4017   # Average request interarrival latency (cycles)
total_energy                   =  1.56468e+10   # Total energy (pJ)
average_power                  =      1564.68   # Average power (mW)
average_bandwidth              =       4.9036   # Average bandwidth
