# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 14:39:10  December 11, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:39:10  DECEMBER 11, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE test2.v
set_location_assignment PIN_L1 -to clk
set_location_assignment PIN_J2 -to segment[0]
set_location_assignment PIN_J1 -to segment[1]
set_location_assignment PIN_H2 -to segment[2]
set_location_assignment PIN_H1 -to segment[3]
set_location_assignment PIN_F2 -to segment[4]
set_location_assignment PIN_F1 -to segment[5]
set_location_assignment PIN_E2 -to segment[6]
set_location_assignment PIN_L2 -to rst
set_location_assignment PIN_T18 -to led1
set_location_assignment PIN_M1 -to en
set_location_assignment PIN_Y19 -to led2
set_location_assignment PIN_R19 -to led4
set_location_assignment PIN_R20 -to led5
set_location_assignment PIN_U19 -to led3
set_location_assignment PIN_L22 -to in[0]
set_location_assignment PIN_L21 -to in[1]
set_location_assignment PIN_M22 -to in[2]
set_location_assignment PIN_V12 -to in[3]
set_location_assignment PIN_R17 -to ledR
set_global_assignment -name VERILOG_FILE top.v
set_global_assignment -name VERILOG_FILE vga640x480.v
set_location_assignment PIN_D11 -to VGA_B[1]
set_location_assignment PIN_A10 -to VGA_B[2]
set_location_assignment PIN_B10 -to VGA_B[3]
set_location_assignment PIN_B8 -to VGA_G[0]
set_location_assignment PIN_C10 -to VGA_G[1]
set_location_assignment PIN_B9 -to VGA_G[2]
set_location_assignment PIN_A8 -to VGA_G[3]
set_location_assignment PIN_D9 -to VGA_R[0]
set_location_assignment PIN_C9 -to VGA_R[1]
set_location_assignment PIN_A7 -to VGA_R[2]
set_location_assignment PIN_B7 -to VGA_R[3]
set_location_assignment PIN_B11 -to VGA_VS_O
set_location_assignment PIN_A11 -to VGA_HS_O
set_location_assignment PIN_A9 -to VGA_B[0]
set_location_assignment PIN_L1 -to CLK
set_location_assignment PIN_L2 -to RST_BTN
set_location_assignment PIN_T21 -to check
set_location_assignment PIN_U21 -to out1
set_location_assignment PIN_V22 -to out2
set_location_assignment PIN_V21 -to out3
set_location_assignment PIN_W22 -to out4
set_location_assignment PIN_W21 -to out5
set_location_assignment PIN_Y22 -to out6
set_location_assignment PIN_Y21 -to out7
set_location_assignment PIN_U22 -to out0
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_H6 -to segment1[1]
set_location_assignment PIN_H5 -to segment1[2]
set_location_assignment PIN_H4 -to segment1[3]
set_location_assignment PIN_G3 -to segment1[4]
set_location_assignment PIN_D2 -to segment1[5]
set_location_assignment PIN_D1 -to segment1[6]
set_location_assignment PIN_G5 -to segment2[0]
set_location_assignment PIN_G6 -to segment2[1]
set_location_assignment PIN_C2 -to segment2[2]
set_location_assignment PIN_C1 -to segment2[3]
set_location_assignment PIN_E3 -to segment2[4]
set_location_assignment PIN_E4 -to segment2[5]
set_location_assignment PIN_D3 -to segment2[6]
set_location_assignment PIN_F4 -to segment3[0]
set_location_assignment PIN_D5 -to segment3[1]
set_location_assignment PIN_D6 -to segment3[2]
set_location_assignment PIN_J4 -to segment3[3]
set_location_assignment PIN_L8 -to segment3[4]
set_location_assignment PIN_F3 -to segment3[5]
set_location_assignment PIN_D4 -to segment3[6]
set_location_assignment PIN_E1 -to segment1[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y18 -to led7
set_location_assignment PIN_U18 -to led8
set_location_assignment PIN_R18 -to led9
set_location_assignment PIN_V19 -to led6
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top