#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  6 16:42:16 2025
# Process ID: 24228
# Current directory: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25556 E:\Sustech\25Spring_ComputerDesign\Project\cpu_1\cpu_1.xpr
# Log file: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/vivado.log
# Journal file: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/BenjaminSo/Downloads/25Spring-ComputerDesign-Project-5.1/25Spring-ComputerDesign-Project-5.1/cpu_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'register_block_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programme/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/SEU_CSE_507_user_uart_bmpg_1.3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instruction_mem_ram -dir e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {instruction_mem_ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips instruction_mem_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instruction_mem_ram' to 'instruction_mem_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/instruction_mem_ram/instruction_mem_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_mem_ram'...
generate_target all [get_files  e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/instruction_mem_ram/instruction_mem_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instruction_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction_mem_ram'...
catch { config_ip_cache -export [get_ips -all instruction_mem_ram] }
export_ip_user_files -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/instruction_mem_ram/instruction_mem_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/instruction_mem_ram/instruction_mem_ram.xci]
launch_runs -jobs 6 instruction_mem_ram_synth_1
[Tue May  6 17:40:19 2025] Launched instruction_mem_ram_synth_1...
Run output will be captured here: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.runs/instruction_mem_ram_synth_1/runme.log
export_simulation -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/instruction_mem_ram/instruction_mem_ram.xci] -directory E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files -ipstatic_source_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/modelsim} {questa=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/questa} {riviera=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/riviera} {activehdl=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/new/immediate_gen.v
update_compile_order -fileset sources_1
add_files -norecurse E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/new/control_unit.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_mem_ram -dir e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_mem_ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips data_mem_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_mem_ram' to 'data_mem_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/data_mem_ram/data_mem_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem_ram'...
generate_target all [get_files  e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/data_mem_ram/data_mem_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_mem_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem_ram'...
catch { config_ip_cache -export [get_ips -all data_mem_ram] }
export_ip_user_files -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/data_mem_ram/data_mem_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/data_mem_ram/data_mem_ram.xci]
launch_runs -jobs 6 data_mem_ram_synth_1
[Tue May  6 17:54:59 2025] Launched data_mem_ram_synth_1...
Run output will be captured here: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.runs/data_mem_ram_synth_1/runme.log
export_simulation -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/data_mem_ram/data_mem_ram.xci] -directory E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files -ipstatic_source_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/modelsim} {questa=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/questa} {riviera=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/riviera} {activehdl=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_100mhz_to_10mhz -dir e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_100mhz_to_10mhz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {446.763} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_ips clk_100mhz_to_10mhz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_100mhz_to_10mhz' to 'clk_100mhz_to_10mhz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_100mhz_to_10mhz'...
generate_target all [get_files  e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_100mhz_to_10mhz'...
catch { config_ip_cache -export [get_ips -all clk_100mhz_to_10mhz] }
export_ip_user_files -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci]
launch_runs -jobs 6 clk_100mhz_to_10mhz_synth_1
[Tue May  6 18:57:29 2025] Launched clk_100mhz_to_10mhz_synth_1...
Run output will be captured here: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.runs/clk_100mhz_to_10mhz_synth_1/runme.log
export_simulation -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci] -directory E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files -ipstatic_source_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/modelsim} {questa=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/questa} {riviera=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/riviera} {activehdl=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {219.371} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips clk_100mhz_to_10mhz]
generate_target all [get_files  e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_100mhz_to_10mhz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_100mhz_to_10mhz'...
catch { config_ip_cache -export [get_ips -all clk_100mhz_to_10mhz] }
export_ip_user_files -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci] -no_script -sync -force -quiet
reset_run clk_100mhz_to_10mhz_synth_1
launch_runs -jobs 6 clk_100mhz_to_10mhz_synth_1
[Tue May  6 19:27:29 2025] Launched clk_100mhz_to_10mhz_synth_1...
Run output will be captured here: E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.runs/clk_100mhz_to_10mhz_synth_1/runme.log
export_simulation -of_objects [get_files e:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.srcs/sources_1/ip/clk_100mhz_to_10mhz/clk_100mhz_to_10mhz.xci] -directory E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files -ipstatic_source_dir E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/modelsim} {questa=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/questa} {riviera=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/riviera} {activehdl=E:/Sustech/25Spring_ComputerDesign/Project/cpu_1/cpu_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 20:13:47 2025...
