$date
	Fri Jul 19 17:33:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample_tb $end
$var wire 5 ! A_out [4:0] $end
$var reg 4 " A [3:0] $end
$var integer 32 # i [31:0] $end
$scope module uut_1 $end
$var wire 4 $ a [3:0] $end
$var wire 5 % a_out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 %
b0 $
b1 #
b0 "
b11 !
$end
#1
b10 #
b100 !
b100 %
b1 "
b1 $
#2
b11 #
b101 !
b101 %
b10 "
b10 $
#3
b100 #
b110 !
b110 %
b11 "
b11 $
#4
b101 #
b111 !
b111 %
b100 "
b100 $
#5
b110 #
b1000 !
b1000 %
b101 "
b101 $
#6
b111 #
b1001 !
b1001 %
b110 "
b110 $
#7
b1000 #
b1010 !
b1010 %
b111 "
b111 $
#8
b1001 #
b1011 !
b1011 %
b1000 "
b1000 $
#9
b1010 #
b1100 !
b1100 %
b1001 "
b1001 $
#10
b1011 #
b1101 !
b1101 %
b1010 "
b1010 $
#11
b1100 #
b1110 !
b1110 %
b1011 "
b1011 $
#12
b1101 #
b1111 !
b1111 %
b1100 "
b1100 $
#13
b1110 #
b10000 !
b10000 %
b1101 "
b1101 $
#14
b1111 #
b10001 !
b10001 %
b1110 "
b1110 $
#15
b10000 #
b10010 !
b10010 %
b1111 "
b1111 $
#16
