// Seed: 3610726533
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1._id_1 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    input tri0 id_0,
    input tri1 _id_1
);
  logic [1 : id_1] id_3;
  bit id_4;
  ;
  logic id_5 = -1'b0 & -1;
  assign id_5 = 1'h0;
  parameter id_6 = 1;
  always
    if (-1 < 1) id_5 <= -1 && id_6 + -1'd0;
    else id_4 <= id_0;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
