#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f293e83f7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f293e813a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5f293e8178d0 .functor NOT 1, L_0x5f293e862d30, C4<0>, C4<0>, C4<0>;
L_0x5f293e862b60 .functor XOR 9, L_0x5f293e862990, L_0x5f293e862a30, C4<000000000>, C4<000000000>;
L_0x5f293e862c70 .functor XOR 9, L_0x5f293e862b60, L_0x5f293e862bd0, C4<000000000>, C4<000000000>;
v0x5f293e860150_0 .net *"_ivl_10", 8 0, L_0x5f293e862bd0;  1 drivers
v0x5f293e860250_0 .net *"_ivl_12", 8 0, L_0x5f293e862c70;  1 drivers
v0x5f293e860330_0 .net *"_ivl_2", 8 0, L_0x5f293e8628f0;  1 drivers
v0x5f293e8603f0_0 .net *"_ivl_4", 8 0, L_0x5f293e862990;  1 drivers
v0x5f293e8604d0_0 .net *"_ivl_6", 8 0, L_0x5f293e862a30;  1 drivers
v0x5f293e860600_0 .net *"_ivl_8", 8 0, L_0x5f293e862b60;  1 drivers
v0x5f293e8606e0_0 .net "a", 7 0, v0x5f293e85eb70_0;  1 drivers
v0x5f293e8607a0_0 .net "b", 7 0, v0x5f293e85ec30_0;  1 drivers
v0x5f293e860860_0 .var "clk", 0 0;
v0x5f293e860990_0 .net "overflow_dut", 0 0, L_0x5f293e862750;  1 drivers
v0x5f293e860a30_0 .net "overflow_ref", 0 0, L_0x5f293e818320;  1 drivers
v0x5f293e860ad0_0 .net "s_dut", 7 0, L_0x5f293e861c40;  1 drivers
v0x5f293e860ba0_0 .net "s_ref", 7 0, L_0x5f293e8614a0;  1 drivers
v0x5f293e860c70_0 .var/2u "stats1", 223 0;
v0x5f293e860d10_0 .var/2u "strobe", 0 0;
v0x5f293e860db0_0 .net "tb_match", 0 0, L_0x5f293e862d30;  1 drivers
v0x5f293e860e70_0 .net "tb_mismatch", 0 0, L_0x5f293e8178d0;  1 drivers
v0x5f293e860f30_0 .net "wavedrom_enable", 0 0, v0x5f293e85ed70_0;  1 drivers
v0x5f293e861000_0 .net "wavedrom_title", 511 0, v0x5f293e85ee10_0;  1 drivers
L_0x5f293e8628f0 .concat [ 1 8 0 0], L_0x5f293e818320, L_0x5f293e8614a0;
L_0x5f293e862990 .concat [ 1 8 0 0], L_0x5f293e818320, L_0x5f293e8614a0;
L_0x5f293e862a30 .concat [ 1 8 0 0], L_0x5f293e862750, L_0x5f293e861c40;
L_0x5f293e862bd0 .concat [ 1 8 0 0], L_0x5f293e818320, L_0x5f293e8614a0;
L_0x5f293e862d30 .cmp/eeq 9, L_0x5f293e8628f0, L_0x5f293e862c70;
S_0x5f293e828eb0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5f293e813a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f293e817c40 .functor XOR 1, L_0x5f293e861610, L_0x5f293e8616b0, C4<0>, C4<0>;
L_0x5f293e817fb0 .functor XOR 1, L_0x5f293e861920, L_0x5f293e861a10, C4<0>, C4<0>;
L_0x5f293e818320 .functor AND 1, L_0x5f293e861830, L_0x5f293e817fb0, C4<1>, C4<1>;
v0x5f293e816fc0_0 .net *"_ivl_0", 8 0, L_0x5f293e861130;  1 drivers
v0x5f293e817300_0 .net *"_ivl_13", 0 0, L_0x5f293e861610;  1 drivers
v0x5f293e817670_0 .net *"_ivl_15", 0 0, L_0x5f293e8616b0;  1 drivers
v0x5f293e8179e0_0 .net *"_ivl_16", 0 0, L_0x5f293e817c40;  1 drivers
v0x5f293e817d50_0 .net *"_ivl_19", 0 0, L_0x5f293e861830;  1 drivers
v0x5f293e8180c0_0 .net *"_ivl_21", 0 0, L_0x5f293e861920;  1 drivers
v0x5f293e818430_0 .net *"_ivl_23", 0 0, L_0x5f293e861a10;  1 drivers
v0x5f293e85dbc0_0 .net *"_ivl_24", 0 0, L_0x5f293e817fb0;  1 drivers
L_0x748985b9a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f293e85dc80_0 .net *"_ivl_3", 0 0, L_0x748985b9a018;  1 drivers
v0x5f293e85dd60_0 .net *"_ivl_4", 8 0, L_0x5f293e861230;  1 drivers
L_0x748985b9a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f293e85de40_0 .net *"_ivl_7", 0 0, L_0x748985b9a060;  1 drivers
v0x5f293e85df20_0 .net "a", 7 0, v0x5f293e85eb70_0;  alias, 1 drivers
v0x5f293e85e000_0 .net "b", 7 0, v0x5f293e85ec30_0;  alias, 1 drivers
v0x5f293e85e0e0_0 .net "overflow", 0 0, L_0x5f293e818320;  alias, 1 drivers
v0x5f293e85e1a0_0 .net "s", 7 0, L_0x5f293e8614a0;  alias, 1 drivers
v0x5f293e85e280_0 .net "sum", 8 0, L_0x5f293e8613b0;  1 drivers
L_0x5f293e861130 .concat [ 8 1 0 0], v0x5f293e85eb70_0, L_0x748985b9a018;
L_0x5f293e861230 .concat [ 8 1 0 0], v0x5f293e85ec30_0, L_0x748985b9a060;
L_0x5f293e8613b0 .arith/sum 9, L_0x5f293e861130, L_0x5f293e861230;
L_0x5f293e8614a0 .part L_0x5f293e8613b0, 0, 8;
L_0x5f293e861610 .part v0x5f293e85eb70_0, 7, 1;
L_0x5f293e8616b0 .part v0x5f293e85ec30_0, 7, 1;
L_0x5f293e861830 .reduce/nor L_0x5f293e817c40;
L_0x5f293e861920 .part v0x5f293e85eb70_0, 7, 1;
L_0x5f293e861a10 .part L_0x5f293e8614a0, 7, 1;
S_0x5f293e85e3e0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5f293e813a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5f293e85eb70_0 .var "a", 7 0;
v0x5f293e85ec30_0 .var "b", 7 0;
v0x5f293e85ecd0_0 .net "clk", 0 0, v0x5f293e860860_0;  1 drivers
v0x5f293e85ed70_0 .var "wavedrom_enable", 0 0;
v0x5f293e85ee10_0 .var "wavedrom_title", 511 0;
E_0x5f293e827cb0/0 .event negedge, v0x5f293e85ecd0_0;
E_0x5f293e827cb0/1 .event posedge, v0x5f293e85ecd0_0;
E_0x5f293e827cb0 .event/or E_0x5f293e827cb0/0, E_0x5f293e827cb0/1;
E_0x5f293e8279f0 .event negedge, v0x5f293e85ecd0_0;
E_0x5f293e8281a0 .event posedge, v0x5f293e85ecd0_0;
S_0x5f293e85e670 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5f293e85e3e0;
 .timescale -12 -12;
v0x5f293e85e870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f293e85e970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5f293e85e3e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f293e85efe0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5f293e813a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f293e82f2d0 .functor AND 1, L_0x5f293e861d30, L_0x5f293e861ee0, C4<1>, C4<1>;
L_0x5f293e862190 .functor NOT 1, L_0x5f293e8620f0, C4<0>, C4<0>, C4<0>;
L_0x5f293e862250 .functor AND 1, L_0x5f293e862020, L_0x5f293e862190, C4<1>, C4<1>;
L_0x5f293e862550 .functor NOT 1, L_0x5f293e862360, C4<0>, C4<0>, C4<0>;
L_0x5f293e862640 .functor AND 1, L_0x5f293e862250, L_0x5f293e862550, C4<1>, C4<1>;
L_0x5f293e862750 .functor OR 1, L_0x5f293e82f2d0, L_0x5f293e862640, C4<0>, C4<0>;
v0x5f293e85f1c0_0 .net *"_ivl_11", 0 0, L_0x5f293e8620f0;  1 drivers
v0x5f293e85f2a0_0 .net *"_ivl_12", 0 0, L_0x5f293e862190;  1 drivers
v0x5f293e85f380_0 .net *"_ivl_14", 0 0, L_0x5f293e862250;  1 drivers
v0x5f293e85f440_0 .net *"_ivl_17", 0 0, L_0x5f293e862360;  1 drivers
v0x5f293e85f520_0 .net *"_ivl_18", 0 0, L_0x5f293e862550;  1 drivers
v0x5f293e85f650_0 .net *"_ivl_20", 0 0, L_0x5f293e862640;  1 drivers
v0x5f293e85f730_0 .net *"_ivl_3", 0 0, L_0x5f293e861d30;  1 drivers
v0x5f293e85f810_0 .net *"_ivl_5", 0 0, L_0x5f293e861ee0;  1 drivers
v0x5f293e85f8f0_0 .net *"_ivl_6", 0 0, L_0x5f293e82f2d0;  1 drivers
v0x5f293e85fa60_0 .net *"_ivl_9", 0 0, L_0x5f293e862020;  1 drivers
v0x5f293e85fb40_0 .net "a", 7 0, v0x5f293e85eb70_0;  alias, 1 drivers
v0x5f293e85fc00_0 .net "b", 7 0, v0x5f293e85ec30_0;  alias, 1 drivers
v0x5f293e85fd10_0 .net "overflow", 0 0, L_0x5f293e862750;  alias, 1 drivers
v0x5f293e85fdd0_0 .net "s", 7 0, L_0x5f293e861c40;  alias, 1 drivers
L_0x5f293e861c40 .arith/sum 8, v0x5f293e85eb70_0, v0x5f293e85ec30_0;
L_0x5f293e861d30 .part v0x5f293e85eb70_0, 7, 1;
L_0x5f293e861ee0 .part v0x5f293e85ec30_0, 7, 1;
L_0x5f293e862020 .part L_0x5f293e861c40, 7, 1;
L_0x5f293e8620f0 .part v0x5f293e85eb70_0, 7, 1;
L_0x5f293e862360 .part v0x5f293e85ec30_0, 7, 1;
S_0x5f293e85ff30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5f293e813a60;
 .timescale -12 -12;
E_0x5f293e810760 .event anyedge, v0x5f293e860d10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f293e860d10_0;
    %nor/r;
    %assign/vec4 v0x5f293e860d10_0, 0;
    %wait E_0x5f293e810760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f293e85e3e0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8279f0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8281a0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %wait E_0x5f293e8279f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f293e85e970;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f293e827cb0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5f293e85ec30_0, 0;
    %assign/vec4 v0x5f293e85eb70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f293e813a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f293e860860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f293e860d10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f293e813a60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f293e860860_0;
    %inv;
    %store/vec4 v0x5f293e860860_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f293e813a60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f293e85ecd0_0, v0x5f293e860e70_0, v0x5f293e8606e0_0, v0x5f293e8607a0_0, v0x5f293e860ba0_0, v0x5f293e860ad0_0, v0x5f293e860a30_0, v0x5f293e860990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f293e813a60;
T_7 ;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f293e813a60;
T_8 ;
    %wait E_0x5f293e827cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f293e860c70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
    %load/vec4 v0x5f293e860db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f293e860c70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f293e860ba0_0;
    %load/vec4 v0x5f293e860ba0_0;
    %load/vec4 v0x5f293e860ad0_0;
    %xor;
    %load/vec4 v0x5f293e860ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5f293e860a30_0;
    %load/vec4 v0x5f293e860a30_0;
    %load/vec4 v0x5f293e860990_0;
    %xor;
    %load/vec4 v0x5f293e860a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5f293e860c70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f293e860c70_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth3/ece241_2014_q1c/iter0/response4/top_module.sv";
