// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C5E144C8 Package TQFP144
// 

//
// This file contains Slow Corner delays for the design using part EP3C5E144C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vgacam")
  (DATE "12/03/2014 00:37:43")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1163:1163:1163))
        (PORT clk (1837:1837:1837) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (1871:1871:1871))
        (PORT d[1] (2015:2015:2015) (1777:1777:1777))
        (PORT d[2] (2038:2038:2038) (1821:1821:1821))
        (PORT d[3] (2012:2012:2012) (1763:1763:1763))
        (PORT d[4] (2326:2326:2326) (2043:2043:2043))
        (PORT d[5] (1969:1969:1969) (1730:1730:1730))
        (PORT d[6] (2017:2017:2017) (1769:1769:1769))
        (PORT d[7] (1968:1968:1968) (1694:1694:1694))
        (PORT d[8] (1946:1946:1946) (1705:1705:1705))
        (PORT d[9] (2009:2009:2009) (1772:1772:1772))
        (PORT d[10] (2086:2086:2086) (1835:1835:1835))
        (PORT d[11] (2047:2047:2047) (1803:1803:1803))
        (PORT d[12] (1956:1956:1956) (1661:1661:1661))
        (PORT clk (1834:1834:1834) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2038:2038:2038))
        (PORT clk (1834:1834:1834) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1900:1900:1900))
        (PORT d[0] (2924:2924:2924) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3087:3087:3087))
        (PORT d[1] (4716:4716:4716) (4053:4053:4053))
        (PORT d[2] (3480:3480:3480) (3090:3090:3090))
        (PORT d[3] (1643:1643:1643) (1401:1401:1401))
        (PORT d[4] (3285:3285:3285) (2966:2966:2966))
        (PORT d[5] (3311:3311:3311) (3035:3035:3035))
        (PORT d[6] (2113:2113:2113) (1902:1902:1902))
        (PORT d[7] (3259:3259:3259) (2964:2964:2964))
        (PORT d[8] (4603:4603:4603) (3988:3988:3988))
        (PORT d[9] (1686:1686:1686) (1490:1490:1490))
        (PORT d[10] (1705:1705:1705) (1493:1493:1493))
        (PORT d[11] (2945:2945:2945) (2698:2698:2698))
        (PORT d[12] (3126:3126:3126) (2622:2622:2622))
        (PORT clk (1790:1790:1790) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (3900:3900:3900))
        (PORT clk (1790:1790:1790) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1808:1808:1808))
        (PORT d[0] (3327:3327:3327) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1801:1801:1801))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (861:861:861))
        (PORT clk (1833:1833:1833) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1758:1758:1758))
        (PORT d[1] (1686:1686:1686) (1507:1507:1507))
        (PORT d[2] (1677:1677:1677) (1494:1494:1494))
        (PORT d[3] (2385:2385:2385) (2122:2122:2122))
        (PORT d[4] (2006:2006:2006) (1751:1751:1751))
        (PORT d[5] (2020:2020:2020) (1739:1739:1739))
        (PORT d[6] (1620:1620:1620) (1412:1412:1412))
        (PORT d[7] (1606:1606:1606) (1390:1390:1390))
        (PORT d[8] (2453:2453:2453) (2159:2159:2159))
        (PORT d[9] (1635:1635:1635) (1432:1432:1432))
        (PORT d[10] (1631:1631:1631) (1427:1427:1427))
        (PORT d[11] (1647:1647:1647) (1451:1451:1451))
        (PORT d[12] (1670:1670:1670) (1472:1472:1472))
        (PORT clk (1830:1830:1830) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (1951:1951:1951))
        (PORT clk (1830:1830:1830) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1897:1897:1897))
        (PORT d[0] (2887:2887:2887) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2730:2730:2730))
        (PORT d[1] (4320:4320:4320) (3724:3724:3724))
        (PORT d[2] (3134:3134:3134) (2795:2795:2795))
        (PORT d[3] (1899:1899:1899) (1631:1631:1631))
        (PORT d[4] (2877:2877:2877) (2594:2594:2594))
        (PORT d[5] (2904:2904:2904) (2691:2691:2691))
        (PORT d[6] (2136:2136:2136) (1918:1918:1918))
        (PORT d[7] (3248:3248:3248) (2930:2930:2930))
        (PORT d[8] (4130:4130:4130) (3575:3575:3575))
        (PORT d[9] (1706:1706:1706) (1484:1484:1484))
        (PORT d[10] (1693:1693:1693) (1458:1458:1458))
        (PORT d[11] (2555:2555:2555) (2382:2382:2382))
        (PORT d[12] (2014:2014:2014) (1698:1698:1698))
        (PORT clk (1786:1786:1786) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3514:3514:3514))
        (PORT clk (1786:1786:1786) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1805:1805:1805))
        (PORT d[0] (2522:2522:2522) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1798:1798:1798))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1171:1171:1171))
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1404:1404:1404))
        (PORT d[1] (1939:1939:1939) (1670:1670:1670))
        (PORT d[2] (1278:1278:1278) (1147:1147:1147))
        (PORT d[3] (2069:2069:2069) (1871:1871:1871))
        (PORT d[4] (1261:1261:1261) (1129:1129:1129))
        (PORT d[5] (1382:1382:1382) (1236:1236:1236))
        (PORT d[6] (1588:1588:1588) (1336:1336:1336))
        (PORT d[7] (1589:1589:1589) (1428:1428:1428))
        (PORT d[8] (1307:1307:1307) (1172:1172:1172))
        (PORT d[9] (1557:1557:1557) (1331:1331:1331))
        (PORT d[10] (1635:1635:1635) (1436:1436:1436))
        (PORT d[11] (1585:1585:1585) (1340:1340:1340))
        (PORT d[12] (1575:1575:1575) (1336:1336:1336))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1343:1343:1343))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (PORT d[0] (2157:2157:2157) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2177:2177:2177))
        (PORT d[1] (2312:2312:2312) (2030:2030:2030))
        (PORT d[2] (2598:2598:2598) (2218:2218:2218))
        (PORT d[3] (2660:2660:2660) (2359:2359:2359))
        (PORT d[4] (2937:2937:2937) (2465:2465:2465))
        (PORT d[5] (2763:2763:2763) (2409:2409:2409))
        (PORT d[6] (2376:2376:2376) (2045:2045:2045))
        (PORT d[7] (3198:3198:3198) (2894:2894:2894))
        (PORT d[8] (1626:1626:1626) (1412:1412:1412))
        (PORT d[9] (3314:3314:3314) (2803:2803:2803))
        (PORT d[10] (1963:1963:1963) (1718:1718:1718))
        (PORT d[11] (3126:3126:3126) (2765:2765:2765))
        (PORT d[12] (2976:2976:2976) (2580:2580:2580))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (1932:1932:1932))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (PORT d[0] (2773:2773:2773) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1780:1780:1780))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (887:887:887))
        (PORT clk (1812:1812:1812) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1113:1113:1113))
        (PORT d[1] (1202:1202:1202) (1079:1079:1079))
        (PORT d[2] (1299:1299:1299) (1175:1175:1175))
        (PORT d[3] (1290:1290:1290) (1172:1172:1172))
        (PORT d[4] (1472:1472:1472) (1256:1256:1256))
        (PORT d[5] (1674:1674:1674) (1438:1438:1438))
        (PORT d[6] (1256:1256:1256) (1127:1127:1127))
        (PORT d[7] (1596:1596:1596) (1437:1437:1437))
        (PORT d[8] (1922:1922:1922) (1631:1631:1631))
        (PORT d[9] (1519:1519:1519) (1324:1324:1324))
        (PORT d[10] (1664:1664:1664) (1482:1482:1482))
        (PORT d[11] (1568:1568:1568) (1412:1412:1412))
        (PORT d[12] (1676:1676:1676) (1495:1495:1495))
        (PORT clk (1809:1809:1809) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1412:1412:1412))
        (PORT clk (1809:1809:1809) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1878:1878:1878))
        (PORT d[0] (2197:2197:2197) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (1879:1879:1879))
        (PORT d[1] (2377:2377:2377) (2084:2084:2084))
        (PORT d[2] (2312:2312:2312) (1986:1986:1986))
        (PORT d[3] (2655:2655:2655) (2324:2324:2324))
        (PORT d[4] (2165:2165:2165) (1835:1835:1835))
        (PORT d[5] (2396:2396:2396) (2086:2086:2086))
        (PORT d[6] (2365:2365:2365) (2090:2090:2090))
        (PORT d[7] (2824:2824:2824) (2547:2547:2547))
        (PORT d[8] (2991:2991:2991) (2583:2583:2583))
        (PORT d[9] (2654:2654:2654) (2254:2254:2254))
        (PORT d[10] (1939:1939:1939) (1690:1690:1690))
        (PORT d[11] (3160:3160:3160) (2762:2762:2762))
        (PORT d[12] (2933:2933:2933) (2546:2546:2546))
        (PORT clk (1764:1764:1764) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1680:1680:1680))
        (PORT clk (1764:1764:1764) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1786:1786:1786))
        (PORT d[0] (2971:2971:2971) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1779:1779:1779))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1269:1269:1269))
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1785:1785:1785))
        (PORT d[1] (2072:2072:2072) (1848:1848:1848))
        (PORT d[2] (2115:2115:2115) (1931:1931:1931))
        (PORT d[3] (2126:2126:2126) (1915:1915:1915))
        (PORT d[4] (2254:2254:2254) (1937:1937:1937))
        (PORT d[5] (1918:1918:1918) (1709:1709:1709))
        (PORT d[6] (1962:1962:1962) (1715:1715:1715))
        (PORT d[7] (2058:2058:2058) (1825:1825:1825))
        (PORT d[8] (2058:2058:2058) (1810:1810:1810))
        (PORT d[9] (1985:1985:1985) (1686:1686:1686))
        (PORT d[10] (1972:1972:1972) (1691:1691:1691))
        (PORT d[11] (1963:1963:1963) (1723:1723:1723))
        (PORT d[12] (1953:1953:1953) (1707:1707:1707))
        (PORT clk (1825:1825:1825) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2309:2309:2309))
        (PORT d[1] (3853:3853:3853) (3320:3320:3320))
        (PORT d[2] (2690:2690:2690) (2338:2338:2338))
        (PORT d[3] (2080:2080:2080) (1916:1916:1916))
        (PORT d[4] (1735:1735:1735) (1563:1563:1563))
        (PORT d[5] (2544:2544:2544) (2302:2302:2302))
        (PORT d[6] (2854:2854:2854) (2567:2567:2567))
        (PORT d[7] (2105:2105:2105) (1902:1902:1902))
        (PORT d[8] (3390:3390:3390) (2866:2866:2866))
        (PORT d[9] (2456:2456:2456) (2142:2142:2142))
        (PORT d[10] (2695:2695:2695) (2345:2345:2345))
        (PORT d[11] (2150:2150:2150) (1990:1990:1990))
        (PORT d[12] (2337:2337:2337) (2003:2003:2003))
        (PORT clk (1780:1780:1780) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2750:2750:2750))
        (PORT clk (1780:1780:1780) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1801:1801:1801))
        (PORT d[0] (2905:2905:2905) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1794:1794:1794))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1222:1222:1222))
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1698:1698:1698))
        (PORT d[1] (1643:1643:1643) (1434:1434:1434))
        (PORT d[2] (1762:1762:1762) (1579:1579:1579))
        (PORT d[3] (1690:1690:1690) (1512:1512:1512))
        (PORT d[4] (1894:1894:1894) (1613:1613:1613))
        (PORT d[5] (1642:1642:1642) (1415:1415:1415))
        (PORT d[6] (1578:1578:1578) (1348:1348:1348))
        (PORT d[7] (1666:1666:1666) (1471:1471:1471))
        (PORT d[8] (1563:1563:1563) (1369:1369:1369))
        (PORT d[9] (1583:1583:1583) (1362:1362:1362))
        (PORT d[10] (1690:1690:1690) (1461:1461:1461))
        (PORT d[11] (1609:1609:1609) (1367:1367:1367))
        (PORT d[12] (1639:1639:1639) (1427:1427:1427))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1701:1701:1701))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (PORT d[0] (2579:2579:2579) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2374:2374:2374))
        (PORT d[1] (3507:3507:3507) (3011:3011:3011))
        (PORT d[2] (2714:2714:2714) (2390:2390:2390))
        (PORT d[3] (2344:2344:2344) (2068:2068:2068))
        (PORT d[4] (2529:2529:2529) (2276:2276:2276))
        (PORT d[5] (2552:2552:2552) (2360:2360:2360))
        (PORT d[6] (2400:2400:2400) (2162:2162:2162))
        (PORT d[7] (2503:2503:2503) (2279:2279:2279))
        (PORT d[8] (3777:3777:3777) (3243:3243:3243))
        (PORT d[9] (2839:2839:2839) (2508:2508:2508))
        (PORT d[10] (1663:1663:1663) (1464:1464:1464))
        (PORT d[11] (2109:2109:2109) (1961:1961:1961))
        (PORT d[12] (1636:1636:1636) (1412:1412:1412))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3130:3130:3130))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (PORT d[0] (2950:2950:2950) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1795:1795:1795))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (987:987:987))
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1066:1066:1066))
        (PORT d[1] (1962:1962:1962) (1683:1683:1683))
        (PORT d[2] (1275:1275:1275) (1142:1142:1142))
        (PORT d[3] (1383:1383:1383) (1224:1224:1224))
        (PORT d[4] (1300:1300:1300) (1142:1142:1142))
        (PORT d[5] (1310:1310:1310) (1149:1149:1149))
        (PORT d[6] (1244:1244:1244) (1094:1094:1094))
        (PORT d[7] (1584:1584:1584) (1403:1403:1403))
        (PORT d[8] (1653:1653:1653) (1493:1493:1493))
        (PORT d[9] (1571:1571:1571) (1355:1355:1355))
        (PORT d[10] (1615:1615:1615) (1435:1435:1435))
        (PORT d[11] (1558:1558:1558) (1381:1381:1381))
        (PORT d[12] (1628:1628:1628) (1448:1448:1448))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1305:1305:1305))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (PORT d[0] (2144:2144:2144) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2182:2182:2182))
        (PORT d[1] (1562:1562:1562) (1371:1371:1371))
        (PORT d[2] (2605:2605:2605) (2254:2254:2254))
        (PORT d[3] (3055:3055:3055) (2687:2687:2687))
        (PORT d[4] (2913:2913:2913) (2472:2472:2472))
        (PORT d[5] (2802:2802:2802) (2470:2470:2470))
        (PORT d[6] (1964:1964:1964) (1715:1715:1715))
        (PORT d[7] (3132:3132:3132) (2841:2841:2841))
        (PORT d[8] (1666:1666:1666) (1443:1443:1443))
        (PORT d[9] (2614:2614:2614) (2212:2212:2212))
        (PORT d[10] (1959:1959:1959) (1691:1691:1691))
        (PORT d[11] (3169:3169:3169) (2801:2801:2801))
        (PORT d[12] (3310:3310:3310) (2866:2866:2866))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1307:1307:1307))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (PORT d[0] (2688:2688:2688) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1780:1780:1780))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (927:927:927))
        (PORT clk (1811:1811:1811) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1406:1406:1406))
        (PORT d[1] (1571:1571:1571) (1369:1369:1369))
        (PORT d[2] (1299:1299:1299) (1176:1176:1176))
        (PORT d[3] (1318:1318:1318) (1188:1188:1188))
        (PORT d[4] (1674:1674:1674) (1457:1457:1457))
        (PORT d[5] (1295:1295:1295) (1169:1169:1169))
        (PORT d[6] (1689:1689:1689) (1473:1473:1473))
        (PORT d[7] (1597:1597:1597) (1438:1438:1438))
        (PORT d[8] (1660:1660:1660) (1472:1472:1472))
        (PORT d[9] (1583:1583:1583) (1391:1391:1391))
        (PORT d[10] (1624:1624:1624) (1450:1450:1450))
        (PORT d[11] (1932:1932:1932) (1649:1649:1649))
        (PORT d[12] (1605:1605:1605) (1435:1435:1435))
        (PORT clk (1808:1808:1808) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1450:1450:1450))
        (PORT clk (1808:1808:1808) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
        (PORT d[0] (2245:2245:2245) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2139:2139:2139))
        (PORT d[1] (2334:2334:2334) (2050:2050:2050))
        (PORT d[2] (2691:2691:2691) (2271:2271:2271))
        (PORT d[3] (2614:2614:2614) (2276:2276:2276))
        (PORT d[4] (2967:2967:2967) (2485:2485:2485))
        (PORT d[5] (1911:1911:1911) (1697:1697:1697))
        (PORT d[6] (2369:2369:2369) (2096:2096:2096))
        (PORT d[7] (2797:2797:2797) (2533:2533:2533))
        (PORT d[8] (2990:2990:2990) (2582:2582:2582))
        (PORT d[9] (3026:3026:3026) (2581:2581:2581))
        (PORT d[10] (3919:3919:3919) (3338:3338:3338))
        (PORT d[11] (2776:2776:2776) (2432:2432:2432))
        (PORT d[12] (3365:3365:3365) (2898:2898:2898))
        (PORT clk (1764:1764:1764) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1671:1671:1671))
        (PORT clk (1764:1764:1764) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1786:1786:1786))
        (PORT d[0] (4013:4013:4013) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1779:1779:1779))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1200:1200:1200))
        (PORT clk (1819:1819:1819) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1441:1441:1441))
        (PORT d[1] (1607:1607:1607) (1413:1413:1413))
        (PORT d[2] (1651:1651:1651) (1467:1467:1467))
        (PORT d[3] (1714:1714:1714) (1511:1511:1511))
        (PORT d[4] (1672:1672:1672) (1505:1505:1505))
        (PORT d[5] (2386:2386:2386) (2052:2052:2052))
        (PORT d[6] (1944:1944:1944) (1679:1679:1679))
        (PORT d[7] (1947:1947:1947) (1659:1659:1659))
        (PORT d[8] (1930:1930:1930) (1695:1695:1695))
        (PORT d[9] (2079:2079:2079) (1810:1810:1810))
        (PORT d[10] (1880:1880:1880) (1571:1571:1571))
        (PORT d[11] (1890:1890:1890) (1673:1673:1673))
        (PORT d[12] (1882:1882:1882) (1662:1662:1662))
        (PORT clk (1816:1816:1816) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1617:1617:1617))
        (PORT clk (1816:1816:1816) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1884:1884:1884))
        (PORT d[0] (2485:2485:2485) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (2875:2875:2875))
        (PORT d[1] (1797:1797:1797) (1476:1476:1476))
        (PORT d[2] (3398:3398:3398) (2959:2959:2959))
        (PORT d[3] (894:894:894) (765:765:765))
        (PORT d[4] (3693:3693:3693) (3157:3157:3157))
        (PORT d[5] (3530:3530:3530) (3117:3117:3117))
        (PORT d[6] (2276:2276:2276) (1998:1998:1998))
        (PORT d[7] (3974:3974:3974) (3586:3586:3586))
        (PORT d[8] (1365:1365:1365) (1196:1196:1196))
        (PORT d[9] (2227:2227:2227) (1853:1853:1853))
        (PORT d[10] (1630:1630:1630) (1382:1382:1382))
        (PORT d[11] (1503:1503:1503) (1294:1294:1294))
        (PORT d[12] (1936:1936:1936) (1644:1644:1644))
        (PORT clk (1772:1772:1772) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1635:1635:1635))
        (PORT clk (1772:1772:1772) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1792:1792:1792))
        (PORT d[0] (3427:3427:3427) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1785:1785:1785))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1205:1205:1205))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (704:704:704))
        (PORT d[1] (1489:1489:1489) (1225:1225:1225))
        (PORT d[2] (885:885:885) (763:763:763))
        (PORT d[3] (966:966:966) (834:834:834))
        (PORT d[4] (923:923:923) (809:809:809))
        (PORT d[5] (1271:1271:1271) (1098:1098:1098))
        (PORT d[6] (891:891:891) (783:783:783))
        (PORT d[7] (1200:1200:1200) (1048:1048:1048))
        (PORT d[8] (1238:1238:1238) (1091:1091:1091))
        (PORT d[9] (1184:1184:1184) (1006:1006:1006))
        (PORT d[10] (1202:1202:1202) (1040:1040:1040))
        (PORT d[11] (1489:1489:1489) (1247:1247:1247))
        (PORT d[12] (1243:1243:1243) (1077:1077:1077))
        (PORT clk (1817:1817:1817) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1068:1068:1068))
        (PORT clk (1817:1817:1817) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (PORT d[0] (1845:1845:1845) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2234:2234:2234))
        (PORT d[1] (1602:1602:1602) (1399:1399:1399))
        (PORT d[2] (2677:2677:2677) (2323:2323:2323))
        (PORT d[3] (3040:3040:3040) (2714:2714:2714))
        (PORT d[4] (4010:4010:4010) (3436:3436:3436))
        (PORT d[5] (2810:2810:2810) (2485:2485:2485))
        (PORT d[6] (2340:2340:2340) (2060:2060:2060))
        (PORT d[7] (3136:3136:3136) (2846:2846:2846))
        (PORT d[8] (1587:1587:1587) (1370:1370:1370))
        (PORT d[9] (3294:3294:3294) (2819:2819:2819))
        (PORT d[10] (1993:1993:1993) (1702:1702:1702))
        (PORT d[11] (3132:3132:3132) (2774:2774:2774))
        (PORT d[12] (3391:3391:3391) (2966:2966:2966))
        (PORT clk (1772:1772:1772) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1340:1340:1340))
        (PORT clk (1772:1772:1772) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1793:1793:1793))
        (PORT d[0] (3693:3693:3693) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1786:1786:1786))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (745:745:745))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (575:575:575))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (778:778:778))
        (PORT datab (573:573:573) (561:561:561))
        (PORT datac (521:521:521) (517:517:517))
        (PORT datad (789:789:789) (702:702:702))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (464:464:464))
        (PORT datab (1014:1014:1014) (927:927:927))
        (PORT datac (913:913:913) (855:855:855))
        (PORT datad (842:842:842) (742:742:742))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1308:1308:1308))
        (PORT datab (1243:1243:1243) (1011:1011:1011))
        (PORT datac (297:297:297) (360:360:360))
        (PORT datad (332:332:332) (399:399:399))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (953:953:953))
        (PORT datab (1904:1904:1904) (1585:1585:1585))
        (PORT datac (1754:1754:1754) (1448:1448:1448))
        (PORT datad (968:968:968) (913:913:913))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (578:578:578))
        (PORT datab (1926:1926:1926) (1617:1617:1617))
        (PORT datac (1802:1802:1802) (1484:1484:1484))
        (PORT datad (330:330:330) (396:396:396))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (550:550:550))
        (PORT datac (317:317:317) (386:386:386))
        (PORT datad (316:316:316) (378:378:378))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1036:1036:1036) (1006:1006:1006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|en\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE xclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1439:1439:1439))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE vgaclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (1953:1953:1953))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1775:1775:1775) (1470:1470:1470))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1063:1063:1063) (880:880:880))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE sync_b\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2570:2570:2570) (2070:2070:2070))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1689:1689:1689) (1412:1412:1412))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1690:1690:1690) (1412:1412:1412))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2858:2858:2858) (2446:2446:2446))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2573:2573:2573) (2264:2264:2264))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2204:2204:2204) (1926:1926:1926))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2070:2070:2070) (1762:1762:1762))
        (IOPATH i o (3827:3827:3827) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2803:2803:2803) (2322:2322:2322))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3967:3967:3967) (3418:3418:3418))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1705:1705:1705) (1427:1427:1427))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2119:2119:2119) (1776:1776:1776))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2264:2264:2264) (1944:1944:1944))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1781:1781:1781) (1537:1537:1537))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2472:2472:2472) (2255:2255:2255))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2029:2029:2029) (1737:1737:1737))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2034:2034:2034) (1689:1689:1689))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2021:2021:2021) (1709:1709:1709))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1711:1711:1711) (1431:1431:1431))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1591:1591:1591) (1251:1251:1251))
        (IOPATH i o (3827:3827:3827) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2103:2103:2103) (1758:1758:1758))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2078:2078:2078) (1712:1712:1712))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1189:1189:1189))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1931:1931:1931) (1531:1531:1531))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2042:2042:2042) (1718:1718:1718))
        (IOPATH i o (2454:2454:2454) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2085:2085:2085) (1754:1754:1754))
        (IOPATH i o (3813:3813:3813) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2786:2786:2786) (2362:2362:2362))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2726:2726:2726) (2268:2268:2268))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2173:2173:2173) (1852:1852:1852))
        (IOPATH i o (2373:2373:2373) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1463:1463:1463))
        (IOPATH i o (2363:2363:2363) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1919:1919:1919) (1740:1740:1740))
        (IOPATH i o (2363:2363:2363) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2551:2551:2551) (2218:2218:2218))
        (IOPATH i o (3803:3803:3803) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2196:2196:2196) (1864:1864:1864))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3694:3694:3694) (3224:3224:3224))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (194:194:194) (190:190:190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1489:1489:1489))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|xclk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|xclk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1489:1489:1489))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2039:2039:2039) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_vgaclk.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (318:318:318) (312:312:312))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (178:178:178) (178:178:178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_vgaclk.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (303:303:303) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (379:379:379))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (433:433:433))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (444:444:444))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datac (316:316:316) (385:385:385))
        (PORT datad (326:326:326) (392:392:392))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (406:406:406))
        (PORT datad (523:523:523) (509:509:509))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (380:380:380))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (529:529:529))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (416:416:416))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (443:443:443))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (418:418:418))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (429:429:429))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (397:397:397))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (442:442:442))
        (PORT datab (555:555:555) (530:530:530))
        (PORT datac (315:315:315) (384:384:384))
        (PORT datad (325:325:325) (390:390:390))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (561:561:561))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (391:391:391))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (425:425:425))
        (PORT datad (307:307:307) (365:365:365))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (567:567:567) (541:541:541))
        (PORT datad (508:508:508) (499:499:499))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (876:876:876))
        (PORT datab (905:905:905) (786:786:786))
        (PORT datac (846:846:846) (740:740:740))
        (PORT datad (916:916:916) (861:861:861))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (407:407:407))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (415:415:415))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|oldhsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1493:1493:1493))
        (PORT asdata (1243:1243:1243) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (763:763:763))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (409:409:409))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (462:462:462))
        (PORT datac (837:837:837) (731:731:731))
        (PORT datad (558:558:558) (540:540:540))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (529:529:529))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (415:415:415))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (575:575:575) (555:555:555))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (416:416:416))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (541:541:541))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (430:430:430))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datab (347:347:347) (403:403:403))
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (298:298:298) (352:352:352))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (PORT datab (348:348:348) (405:405:405))
        (PORT datac (514:514:514) (499:499:499))
        (PORT datad (315:315:315) (377:377:377))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (319:319:319))
        (PORT datac (315:315:315) (384:384:384))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|sync_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (318:318:318))
        (PORT datab (891:891:891) (772:772:772))
        (PORT datac (315:315:315) (384:384:384))
        (PORT datad (232:232:232) (243:243:243))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (902:902:902))
        (PORT datab (573:573:573) (560:560:560))
        (PORT datac (800:800:800) (714:714:714))
        (PORT datad (887:887:887) (830:830:830))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (598:598:598))
        (PORT datab (287:287:287) (294:294:294))
        (PORT datac (788:788:788) (688:688:688))
        (PORT datad (506:506:506) (436:436:436))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (781:781:781))
        (PORT datab (830:830:830) (734:734:734))
        (PORT datac (964:964:964) (894:894:894))
        (PORT datad (842:842:842) (742:742:742))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (418:418:418))
        (PORT datab (847:847:847) (750:750:750))
        (PORT datac (566:566:566) (543:543:543))
        (PORT datad (533:533:533) (523:523:523))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (442:442:442))
        (PORT datab (364:364:364) (424:424:424))
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (322:322:322) (386:386:386))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (479:479:479) (405:405:405))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE final_project_fpga\|xclk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (753:753:753) (769:769:769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2044:2044:2044) (2010:2010:2010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|oldhref)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1495:1495:1495))
        (PORT asdata (4109:4109:4109) (4171:4171:4171))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE vref\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (897:897:897) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (3732:3732:3732) (3784:3784:3784))
        (PORT datad (4169:4169:4169) (4198:4198:4198))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (3724:3724:3724) (3781:3781:3781))
        (PORT datac (3785:3785:3785) (3906:3906:3906))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (417:417:417))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (569:569:569))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (569:569:569))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1493:1493:1493))
        (PORT asdata (1115:1115:1115) (985:985:985))
        (PORT sclr (1354:1354:1354) (1259:1259:1259))
        (PORT ena (1501:1501:1501) (1311:1311:1311))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1493:1493:1493))
        (PORT asdata (1170:1170:1170) (1019:1019:1019))
        (PORT sclr (1354:1354:1354) (1259:1259:1259))
        (PORT ena (1501:1501:1501) (1311:1311:1311))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (348:348:348) (404:404:404))
        (PORT datad (562:562:562) (527:527:527))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (391:391:391))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|firstVref\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4236:4236:4236) (4248:4248:4248))
        (PORT datab (3728:3728:3728) (3781:3781:3781))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|firstVref)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (3786:3786:3786) (3903:3903:3903))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (426:426:426))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (563:563:563))
        (PORT datab (623:623:623) (580:580:580))
        (PORT datac (568:568:568) (544:544:544))
        (PORT datad (830:830:830) (729:729:729))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (740:740:740))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1493:1493:1493))
        (PORT asdata (905:905:905) (826:826:826))
        (PORT sclr (1354:1354:1354) (1259:1259:1259))
        (PORT ena (1501:1501:1501) (1311:1311:1311))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (396:396:396))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1365:1365:1365) (1276:1276:1276))
        (PORT ena (1506:1506:1506) (1321:1321:1321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (397:397:397))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1064:1064:1064) (1052:1052:1052))
        (PORT ena (1536:1536:1536) (1359:1359:1359))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (733:733:733))
        (PORT datab (598:598:598) (547:547:547))
        (PORT datac (558:558:558) (531:531:531))
        (PORT datad (547:547:547) (523:523:523))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (359:359:359))
        (PORT datac (342:342:342) (390:390:390))
        (PORT datad (329:329:329) (365:365:365))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (434:434:434))
        (PORT datab (539:539:539) (522:522:522))
        (PORT datac (297:297:297) (330:330:330))
        (PORT datad (334:334:334) (368:368:368))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode563w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (286:286:286))
        (PORT datad (260:260:260) (272:272:272))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1103:1103:1103) (1093:1093:1093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (774:774:774))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (549:549:549))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (750:750:750))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_b_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1490:1490:1490))
        (PORT asdata (942:942:942) (886:886:886))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode563w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (433:433:433))
        (PORT datab (290:290:290) (297:297:297))
        (PORT datad (299:299:299) (316:316:316))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3331:3331:3331) (3391:3391:3391))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3725:3725:3725) (3781:3781:3781))
        (PORT datac (3786:3786:3786) (3906:3906:3906))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2320:2320:2320) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (880:880:880) (794:794:794))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (381:381:381))
        (PORT datab (3733:3733:3733) (3784:3784:3784))
        (PORT datac (3788:3788:3788) (3904:3904:3904))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2357:2357:2357) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (725:725:725))
        (PORT datab (615:615:615) (569:569:569))
        (PORT datac (335:335:335) (383:383:383))
        (PORT datad (330:330:330) (365:365:365))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (552:552:552))
        (PORT datab (361:361:361) (398:398:398))
        (PORT datac (317:317:317) (362:362:362))
        (PORT datad (830:830:830) (678:678:678))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (575:575:575))
        (PORT datab (341:341:341) (359:359:359))
        (PORT datac (342:342:342) (391:391:391))
        (PORT datad (329:329:329) (365:365:365))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (561:561:561))
        (PORT datab (344:344:344) (363:363:363))
        (PORT datac (339:339:339) (388:388:388))
        (PORT datad (331:331:331) (366:366:366))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (421:421:421))
        (PORT datab (623:623:623) (577:577:577))
        (PORT datac (301:301:301) (331:331:331))
        (PORT datad (329:329:329) (363:363:363))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (427:427:427))
        (PORT datab (580:580:580) (563:563:563))
        (PORT datac (300:300:300) (332:332:332))
        (PORT datad (330:330:330) (366:366:366))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (437:437:437))
        (PORT datab (619:619:619) (575:575:575))
        (PORT datac (299:299:299) (331:331:331))
        (PORT datad (336:336:336) (370:370:370))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (899:899:899) (734:734:734))
        (PORT datac (550:550:550) (486:486:486))
        (PORT datad (830:830:830) (679:679:679))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (564:564:564))
        (PORT datab (374:374:374) (404:404:404))
        (PORT datac (332:332:332) (379:379:379))
        (PORT datad (829:829:829) (674:674:674))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (535:535:535))
        (PORT datab (362:362:362) (398:398:398))
        (PORT datac (317:317:317) (362:362:362))
        (PORT datad (830:830:830) (678:678:678))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (528:528:528))
        (PORT datab (898:898:898) (734:734:734))
        (PORT datac (514:514:514) (496:496:496))
        (PORT datad (830:830:830) (678:678:678))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (527:527:527))
        (PORT datab (896:896:896) (734:734:734))
        (PORT datac (506:506:506) (499:499:499))
        (PORT datad (829:829:829) (681:681:681))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (527:527:527))
        (PORT datab (897:897:897) (733:733:733))
        (PORT datac (541:541:541) (522:522:522))
        (PORT datad (829:829:829) (680:680:680))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (577:577:577))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (950:950:950) (861:861:861))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (546:546:546))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (907:907:907))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (601:601:601))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (904:904:904))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (573:573:573))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1161:1161:1161) (999:999:999))
        (PORT datad (725:725:725) (578:578:578))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (575:575:575))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (239:239:239))
        (PORT datad (945:945:945) (854:854:854))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (547:547:547))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (911:911:911))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1047:1047:1047) (1026:1026:1026))
        (PORT ena (1269:1269:1269) (1166:1166:1166))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (565:565:565))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (946:946:946) (859:859:859))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (708:708:708))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (843:843:843) (709:709:709))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (354:354:354))
        (PORT datad (551:551:551) (524:524:524))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (298:298:298) (315:315:315))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datad (293:293:293) (310:310:310))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (796:796:796) (636:636:636))
        (PORT datad (789:789:789) (674:674:674))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1267:1267:1267))
        (PORT clk (1835:1835:1835) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1436:1436:1436))
        (PORT d[1] (1272:1272:1272) (1129:1129:1129))
        (PORT d[2] (1280:1280:1280) (1146:1146:1146))
        (PORT d[3] (2048:2048:2048) (1829:1829:1829))
        (PORT d[4] (1546:1546:1546) (1332:1332:1332))
        (PORT d[5] (1175:1175:1175) (994:994:994))
        (PORT d[6] (1158:1158:1158) (1003:1003:1003))
        (PORT d[7] (1311:1311:1311) (1163:1163:1163))
        (PORT d[8] (1254:1254:1254) (1107:1107:1107))
        (PORT d[9] (2065:2065:2065) (1823:1823:1823))
        (PORT d[10] (1268:1268:1268) (1120:1120:1120))
        (PORT d[11] (1263:1263:1263) (1093:1093:1093))
        (PORT d[12] (1349:1349:1349) (1192:1192:1192))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1590:1590:1590))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (PORT d[0] (2510:2510:2510) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (2698:2698:2698))
        (PORT d[1] (3903:3903:3903) (3328:3328:3328))
        (PORT d[2] (2745:2745:2745) (2438:2438:2438))
        (PORT d[3] (2100:2100:2100) (1938:1938:1938))
        (PORT d[4] (2501:2501:2501) (2253:2253:2253))
        (PORT d[5] (2516:2516:2516) (2333:2333:2333))
        (PORT d[6] (2068:2068:2068) (1867:1867:1867))
        (PORT d[7] (2467:2467:2467) (2256:2256:2256))
        (PORT d[8] (3812:3812:3812) (3273:3273:3273))
        (PORT d[9] (1674:1674:1674) (1480:1480:1480))
        (PORT d[10] (1659:1659:1659) (1460:1460:1460))
        (PORT d[11] (2157:2157:2157) (2008:2008:2008))
        (PORT d[12] (1560:1560:1560) (1370:1370:1370))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3167:3167:3167))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (PORT d[0] (2883:2883:2883) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1800:1800:1800))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode584w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (315:315:315))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (704:704:704))
        (PORT datab (921:921:921) (795:795:795))
        (PORT datac (811:811:811) (662:662:662))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (872:872:872))
        (PORT clk (1829:1829:1829) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1738:1738:1738))
        (PORT d[1] (1712:1712:1712) (1533:1533:1533))
        (PORT d[2] (2089:2089:2089) (1892:1892:1892))
        (PORT d[3] (2123:2123:2123) (1909:1909:1909))
        (PORT d[4] (2007:2007:2007) (1761:1761:1761))
        (PORT d[5] (1610:1610:1610) (1409:1409:1409))
        (PORT d[6] (1635:1635:1635) (1423:1423:1423))
        (PORT d[7] (1721:1721:1721) (1541:1541:1541))
        (PORT d[8] (1677:1677:1677) (1489:1489:1489))
        (PORT d[9] (1679:1679:1679) (1462:1462:1462))
        (PORT d[10] (1627:1627:1627) (1417:1417:1417))
        (PORT d[11] (1705:1705:1705) (1485:1485:1485))
        (PORT d[12] (1605:1605:1605) (1424:1424:1424))
        (PORT clk (1826:1826:1826) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1699:1699:1699))
        (PORT clk (1826:1826:1826) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1893:1893:1893))
        (PORT d[0] (2577:2577:2577) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2611:2611:2611))
        (PORT d[1] (3044:3044:3044) (2626:2626:2626))
        (PORT d[2] (2766:2766:2766) (2405:2405:2405))
        (PORT d[3] (2105:2105:2105) (1936:1936:1936))
        (PORT d[4] (2170:2170:2170) (1935:1935:1935))
        (PORT d[5] (2130:2130:2130) (1940:1940:1940))
        (PORT d[6] (2458:2458:2458) (2231:2231:2231))
        (PORT d[7] (2071:2071:2071) (1884:1884:1884))
        (PORT d[8] (3421:3421:3421) (2910:2910:2910))
        (PORT d[9] (2038:2038:2038) (1819:1819:1819))
        (PORT d[10] (2292:2292:2292) (1982:1982:1982))
        (PORT d[11] (2101:2101:2101) (1928:1928:1928))
        (PORT d[12] (2333:2333:2333) (1984:1984:1984))
        (PORT clk (1782:1782:1782) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2786:2786:2786))
        (PORT clk (1782:1782:1782) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1801:1801:1801))
        (PORT d[0] (2894:2894:2894) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (794:794:794))
        (PORT datac (812:812:812) (659:659:659))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1658:1658:1658) (1499:1499:1499))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (579:579:579))
        (PORT datab (1225:1225:1225) (1033:1033:1033))
        (PORT datac (1600:1600:1600) (1397:1397:1397))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (701:701:701))
        (PORT datab (913:913:913) (787:787:787))
        (PORT datac (813:813:813) (660:660:660))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1228:1228:1228))
        (PORT clk (1830:1830:1830) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1788:1788:1788))
        (PORT d[1] (2495:2495:2495) (2196:2196:2196))
        (PORT d[2] (2541:2541:2541) (2276:2276:2276))
        (PORT d[3] (2059:2059:2059) (1829:1829:1829))
        (PORT d[4] (2364:2364:2364) (2075:2075:2075))
        (PORT d[5] (1963:1963:1963) (1715:1715:1715))
        (PORT d[6] (2001:2001:2001) (1747:1747:1747))
        (PORT d[7] (2082:2082:2082) (1869:1869:1869))
        (PORT d[8] (1986:1986:1986) (1769:1769:1769))
        (PORT d[9] (1997:1997:1997) (1760:1760:1760))
        (PORT d[10] (1988:1988:1988) (1743:1743:1743))
        (PORT d[11] (2080:2080:2080) (1824:1824:1824))
        (PORT d[12] (2423:2423:2423) (2111:2111:2111))
        (PORT clk (1827:1827:1827) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2106:2106:2106))
        (PORT clk (1827:1827:1827) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (PORT d[0] (2980:2980:2980) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2688:2688:2688))
        (PORT d[1] (3449:3449:3449) (2987:2987:2987))
        (PORT d[2] (3130:3130:3130) (2734:2734:2734))
        (PORT d[3] (2450:2450:2450) (2250:2250:2250))
        (PORT d[4] (1764:1764:1764) (1578:1578:1578))
        (PORT d[5] (2556:2556:2556) (2341:2341:2341))
        (PORT d[6] (2834:2834:2834) (2574:2574:2574))
        (PORT d[7] (2014:2014:2014) (1804:1804:1804))
        (PORT d[8] (3347:3347:3347) (2794:2794:2794))
        (PORT d[9] (2825:2825:2825) (2474:2474:2474))
        (PORT d[10] (2650:2650:2650) (2307:2307:2307))
        (PORT d[11] (2371:2371:2371) (2150:2150:2150))
        (PORT d[12] (2640:2640:2640) (2302:2302:2302))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2343:2343:2343))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (PORT d[0] (3327:3327:3327) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1795:1795:1795))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (702:702:702))
        (PORT datab (917:917:917) (792:792:792))
        (PORT datac (812:812:812) (661:661:661))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1146:1146:1146))
        (PORT clk (1829:1829:1829) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1796:1796:1796))
        (PORT d[1] (2081:2081:2081) (1862:1862:1862))
        (PORT d[2] (2162:2162:2162) (1967:1967:1967))
        (PORT d[3] (2091:2091:2091) (1849:1849:1849))
        (PORT d[4] (2245:2245:2245) (1969:1969:1969))
        (PORT d[5] (2252:2252:2252) (1927:1927:1927))
        (PORT d[6] (1955:1955:1955) (1714:1714:1714))
        (PORT d[7] (2039:2039:2039) (1834:1834:1834))
        (PORT d[8] (2110:2110:2110) (1876:1876:1876))
        (PORT d[9] (2395:2395:2395) (2087:2087:2087))
        (PORT d[10] (1935:1935:1935) (1695:1695:1695))
        (PORT d[11] (2023:2023:2023) (1766:1766:1766))
        (PORT d[12] (1958:1958:1958) (1722:1722:1722))
        (PORT clk (1826:1826:1826) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2348:2348:2348))
        (PORT d[1] (3077:3077:3077) (2675:2675:2675))
        (PORT d[2] (3050:3050:3050) (2633:2633:2633))
        (PORT d[3] (2511:2511:2511) (2281:2281:2281))
        (PORT d[4] (1765:1765:1765) (1585:1585:1585))
        (PORT d[5] (2842:2842:2842) (2596:2596:2596))
        (PORT d[6] (2834:2834:2834) (2573:2573:2573))
        (PORT d[7] (2004:2004:2004) (1795:1795:1795))
        (PORT d[8] (2983:2983:2983) (2530:2530:2530))
        (PORT d[9] (2411:2411:2411) (2105:2105:2105))
        (PORT d[10] (2262:2262:2262) (1994:1994:1994))
        (PORT d[11] (2112:2112:2112) (1964:1964:1964))
        (PORT d[12] (2678:2678:2678) (2318:2318:2318))
        (PORT clk (1781:1781:1781) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2403:2403:2403))
        (PORT clk (1781:1781:1781) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1801:1801:1801))
        (PORT d[0] (2908:2908:2908) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1794:1794:1794))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (577:577:577))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1908:1908:1908) (1662:1662:1662))
        (PORT datad (1918:1918:1918) (1672:1672:1672))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (783:783:783))
        (PORT datac (226:226:226) (241:241:241))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1478:1478:1478))
        (PORT asdata (4053:4053:4053) (4072:4072:4072))
        (PORT ena (1674:1674:1674) (1541:1541:1541))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2127:2127:2127) (1805:1805:1805))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2639:2639:2639) (2325:2325:2325))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1241:1241:1241))
        (PORT clk (1839:1839:1839) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1823:1823:1823))
        (PORT d[1] (2009:2009:2009) (1781:1781:1781))
        (PORT d[2] (2001:2001:2001) (1791:1791:1791))
        (PORT d[3] (2050:2050:2050) (1824:1824:1824))
        (PORT d[4] (2371:2371:2371) (2075:2075:2075))
        (PORT d[5] (2040:2040:2040) (1798:1798:1798))
        (PORT d[6] (2060:2060:2060) (1803:1803:1803))
        (PORT d[7] (1970:1970:1970) (1715:1715:1715))
        (PORT d[8] (2019:2019:2019) (1772:1772:1772))
        (PORT d[9] (2009:2009:2009) (1773:1773:1773))
        (PORT d[10] (2064:2064:2064) (1829:1829:1829))
        (PORT d[11] (1988:1988:1988) (1728:1728:1728))
        (PORT d[12] (1870:1870:1870) (1578:1578:1578))
        (PORT clk (1836:1836:1836) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3088:3088:3088))
        (PORT d[1] (4753:4753:4753) (4088:4088:4088))
        (PORT d[2] (3515:3515:3515) (3141:3141:3141))
        (PORT d[3] (1917:1917:1917) (1632:1632:1632))
        (PORT d[4] (3252:3252:3252) (2939:2939:2939))
        (PORT d[5] (3314:3314:3314) (3058:3058:3058))
        (PORT d[6] (2491:2491:2491) (2218:2218:2218))
        (PORT d[7] (3260:3260:3260) (2965:2965:2965))
        (PORT d[8] (4607:4607:4607) (3994:3994:3994))
        (PORT d[9] (2049:2049:2049) (1798:1798:1798))
        (PORT d[10] (1688:1688:1688) (1482:1482:1482))
        (PORT d[11] (2867:2867:2867) (2649:2649:2649))
        (PORT d[12] (2734:2734:2734) (2303:2303:2303))
        (PORT clk (1792:1792:1792) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (3874:3874:3874))
        (PORT clk (1792:1792:1792) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1810:1810:1810))
        (PORT d[0] (2248:2248:2248) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1803:1803:1803))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (860:860:860))
        (PORT clk (1834:1834:1834) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1475:1475:1475))
        (PORT d[1] (1669:1669:1669) (1483:1483:1483))
        (PORT d[2] (1662:1662:1662) (1479:1479:1479))
        (PORT d[3] (1697:1697:1697) (1510:1510:1510))
        (PORT d[4] (1964:1964:1964) (1716:1716:1716))
        (PORT d[5] (1582:1582:1582) (1386:1386:1386))
        (PORT d[6] (1609:1609:1609) (1405:1405:1405))
        (PORT d[7] (1639:1639:1639) (1403:1403:1403))
        (PORT d[8] (1596:1596:1596) (1390:1390:1390))
        (PORT d[9] (1635:1635:1635) (1431:1431:1431))
        (PORT d[10] (1698:1698:1698) (1505:1505:1505))
        (PORT d[11] (1688:1688:1688) (1484:1484:1484))
        (PORT d[12] (1669:1669:1669) (1472:1472:1472))
        (PORT clk (1831:1831:1831) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1709:1709:1709))
        (PORT clk (1831:1831:1831) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
        (PORT d[0] (2566:2566:2566) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (2729:2729:2729))
        (PORT d[1] (4315:4315:4315) (3691:3691:3691))
        (PORT d[2] (3133:3133:3133) (2794:2794:2794))
        (PORT d[3] (2461:2461:2461) (2243:2243:2243))
        (PORT d[4] (2909:2909:2909) (2621:2621:2621))
        (PORT d[5] (3300:3300:3300) (3005:3005:3005))
        (PORT d[6] (2056:2056:2056) (1826:1826:1826))
        (PORT d[7] (2885:2885:2885) (2624:2624:2624))
        (PORT d[8] (4233:4233:4233) (3646:3646:3646))
        (PORT d[9] (1333:1333:1333) (1184:1184:1184))
        (PORT d[10] (1344:1344:1344) (1187:1187:1187))
        (PORT d[11] (2506:2506:2506) (2337:2337:2337))
        (PORT d[12] (1217:1217:1217) (1039:1039:1039))
        (PORT clk (1787:1787:1787) (1806:1806:1806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3944:3944:3944) (3540:3540:3540))
        (PORT clk (1787:1787:1787) (1806:1806:1806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (PORT d[0] (2947:2947:2947) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1799:1799:1799))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (1286:1286:1286) (1075:1075:1075))
        (PORT datac (815:815:815) (674:674:674))
        (PORT datad (327:327:327) (393:393:393))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (784:784:784))
        (PORT datac (224:224:224) (238:238:238))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (704:704:704))
        (PORT datac (869:869:869) (758:758:758))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1658:1658:1658) (1499:1499:1499))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3683:3683:3683) (3661:3661:3661))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1479:1479:1479))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2280:2280:2280) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (829:829:829) (762:762:762))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1962:1962:1962) (1768:1768:1768))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1189:1189:1189))
        (PORT clk (1808:1808:1808) (1876:1876:1876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1264:1264:1264))
        (PORT d[1] (1949:1949:1949) (1698:1698:1698))
        (PORT d[2] (2004:2004:2004) (1784:1784:1784))
        (PORT d[3] (1703:1703:1703) (1534:1534:1534))
        (PORT d[4] (2058:2058:2058) (1809:1809:1809))
        (PORT d[5] (1754:1754:1754) (1573:1573:1573))
        (PORT d[6] (1704:1704:1704) (1531:1531:1531))
        (PORT d[7] (1959:1959:1959) (1743:1743:1743))
        (PORT d[8] (1662:1662:1662) (1472:1472:1472))
        (PORT d[9] (1948:1948:1948) (1717:1717:1717))
        (PORT d[10] (1992:1992:1992) (1749:1749:1749))
        (PORT d[11] (1893:1893:1893) (1680:1680:1680))
        (PORT d[12] (2087:2087:2087) (1861:1861:1861))
        (PORT clk (1805:1805:1805) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2181:2181:2181))
        (PORT d[1] (2685:2685:2685) (2361:2361:2361))
        (PORT d[2] (2628:2628:2628) (2218:2218:2218))
        (PORT d[3] (2269:2269:2269) (1989:1989:1989))
        (PORT d[4] (2946:2946:2946) (2498:2498:2498))
        (PORT d[5] (2792:2792:2792) (2448:2448:2448))
        (PORT d[6] (2772:2772:2772) (2455:2455:2455))
        (PORT d[7] (2735:2735:2735) (2450:2450:2450))
        (PORT d[8] (1945:1945:1945) (1704:1704:1704))
        (PORT d[9] (2960:2960:2960) (2471:2471:2471))
        (PORT d[10] (2294:2294:2294) (2015:2015:2015))
        (PORT d[11] (2723:2723:2723) (2362:2362:2362))
        (PORT d[12] (3000:3000:3000) (2560:2560:2560))
        (PORT clk (1761:1761:1761) (1784:1784:1784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2238:2238:2238))
        (PORT clk (1761:1761:1761) (1784:1784:1784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1784:1784:1784))
        (PORT d[0] (3107:3107:3107) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1777:1777:1777))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1185:1185:1185))
        (PORT clk (1810:1810:1810) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1392:1392:1392))
        (PORT d[1] (1665:1665:1665) (1472:1472:1472))
        (PORT d[2] (1690:1690:1690) (1497:1497:1497))
        (PORT d[3] (1761:1761:1761) (1549:1549:1549))
        (PORT d[4] (1671:1671:1671) (1470:1470:1470))
        (PORT d[5] (1682:1682:1682) (1488:1488:1488))
        (PORT d[6] (1598:1598:1598) (1401:1401:1401))
        (PORT d[7] (1952:1952:1952) (1725:1725:1725))
        (PORT d[8] (1674:1674:1674) (1499:1499:1499))
        (PORT d[9] (1944:1944:1944) (1684:1684:1684))
        (PORT d[10] (1989:1989:1989) (1772:1772:1772))
        (PORT d[11] (1960:1960:1960) (1745:1745:1745))
        (PORT d[12] (2049:2049:2049) (1824:1824:1824))
        (PORT clk (1807:1807:1807) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1623:1623:1623))
        (PORT clk (1807:1807:1807) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1877:1877:1877))
        (PORT d[0] (2488:2488:2488) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2168:2168:2168))
        (PORT d[1] (2701:2701:2701) (2366:2366:2366))
        (PORT d[2] (2588:2588:2588) (2186:2186:2186))
        (PORT d[3] (2669:2669:2669) (2325:2325:2325))
        (PORT d[4] (2910:2910:2910) (2466:2466:2466))
        (PORT d[5] (3103:3103:3103) (2712:2712:2712))
        (PORT d[6] (2724:2724:2724) (2394:2394:2394))
        (PORT d[7] (2802:2802:2802) (2522:2522:2522))
        (PORT d[8] (2985:2985:2985) (2574:2574:2574))
        (PORT d[9] (3103:3103:3103) (2648:2648:2648))
        (PORT d[10] (3538:3538:3538) (3019:3019:3019))
        (PORT d[11] (2772:2772:2772) (2425:2425:2425))
        (PORT d[12] (2920:2920:2920) (2507:2507:2507))
        (PORT clk (1762:1762:1762) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1637:1637:1637))
        (PORT clk (1762:1762:1762) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1785:1785:1785))
        (PORT d[0] (2998:2998:2998) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1778:1778:1778))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1027:1027:1027) (947:947:947))
        (PORT datac (1886:1886:1886) (1598:1598:1598))
        (PORT datad (2176:2176:2176) (1808:1808:1808))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1108:1108:1108))
        (PORT datac (225:225:225) (239:239:239))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (872:872:872) (1134:1134:1134))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1036:1036:1036) (1006:1006:1006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1466:1466:1466) (1268:1268:1268))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2315:2315:2315) (2033:2033:2033))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1226:1226:1226))
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1458:1458:1458))
        (PORT d[1] (1627:1627:1627) (1452:1452:1452))
        (PORT d[2] (1738:1738:1738) (1577:1577:1577))
        (PORT d[3] (1715:1715:1715) (1508:1508:1508))
        (PORT d[4] (1944:1944:1944) (1711:1711:1711))
        (PORT d[5] (1604:1604:1604) (1395:1395:1395))
        (PORT d[6] (1593:1593:1593) (1388:1388:1388))
        (PORT d[7] (1648:1648:1648) (1479:1479:1479))
        (PORT d[8] (1688:1688:1688) (1506:1506:1506))
        (PORT d[9] (2042:2042:2042) (1771:1771:1771))
        (PORT d[10] (1656:1656:1656) (1464:1464:1464))
        (PORT d[11] (1621:1621:1621) (1412:1412:1412))
        (PORT d[12] (1590:1590:1590) (1391:1391:1391))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1713:1713:1713))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (PORT d[0] (2540:2540:2540) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (1980:1980:1980))
        (PORT d[1] (2708:2708:2708) (2334:2334:2334))
        (PORT d[2] (2405:2405:2405) (2092:2092:2092))
        (PORT d[3] (2100:2100:2100) (1905:1905:1905))
        (PORT d[4] (2123:2123:2123) (1871:1871:1871))
        (PORT d[5] (2541:2541:2541) (2318:2318:2318))
        (PORT d[6] (2492:2492:2492) (2232:2232:2232))
        (PORT d[7] (2072:2072:2072) (1885:1885:1885))
        (PORT d[8] (3381:3381:3381) (2879:2879:2879))
        (PORT d[9] (2469:2469:2469) (2182:2182:2182))
        (PORT d[10] (1894:1894:1894) (1635:1635:1635))
        (PORT d[11] (2736:2736:2736) (2508:2508:2508))
        (PORT d[12] (1960:1960:1960) (1726:1726:1726))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (2759:2759:2759))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (PORT d[0] (2935:2935:2935) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1795:1795:1795))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1242:1242:1242))
        (PORT clk (1826:1826:1826) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1718:1718:1718))
        (PORT d[1] (2032:2032:2032) (1819:1819:1819))
        (PORT d[2] (2117:2117:2117) (1929:1929:1929))
        (PORT d[3] (2127:2127:2127) (1915:1915:1915))
        (PORT d[4] (2332:2332:2332) (2051:2051:2051))
        (PORT d[5] (1919:1919:1919) (1710:1710:1710))
        (PORT d[6] (1998:1998:1998) (1749:1749:1749))
        (PORT d[7] (2075:2075:2075) (1862:1862:1862))
        (PORT d[8] (2034:2034:2034) (1812:1812:1812))
        (PORT d[9] (2371:2371:2371) (2078:2078:2078))
        (PORT d[10] (2063:2063:2063) (1781:1781:1781))
        (PORT d[11] (1961:1961:1961) (1734:1734:1734))
        (PORT d[12] (2004:2004:2004) (1742:1742:1742))
        (PORT clk (1823:1823:1823) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2070:2070:2070))
        (PORT clk (1823:1823:1823) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1892:1892:1892))
        (PORT d[0] (2684:2684:2684) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (2705:2705:2705))
        (PORT d[1] (3040:3040:3040) (2643:2643:2643))
        (PORT d[2] (2713:2713:2713) (2391:2391:2391))
        (PORT d[3] (2081:2081:2081) (1917:1917:1917))
        (PORT d[4] (2129:2129:2129) (1913:1913:1913))
        (PORT d[5] (2510:2510:2510) (2301:2301:2301))
        (PORT d[6] (2494:2494:2494) (2261:2261:2261))
        (PORT d[7] (2028:2028:2028) (1802:1802:1802))
        (PORT d[8] (2215:2215:2215) (1907:1907:1907))
        (PORT d[9] (2063:2063:2063) (1805:1805:1805))
        (PORT d[10] (2288:2288:2288) (1998:1998:1998))
        (PORT d[11] (2112:2112:2112) (1963:1963:1963))
        (PORT d[12] (2288:2288:2288) (2003:2003:2003))
        (PORT clk (1779:1779:1779) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2718:2718:2718))
        (PORT clk (1779:1779:1779) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1800:1800:1800))
        (PORT d[0] (3167:3167:3167) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1793:1793:1793))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (887:887:887))
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1483:1483:1483))
        (PORT d[1] (1649:1649:1649) (1447:1447:1447))
        (PORT d[2] (1752:1752:1752) (1577:1577:1577))
        (PORT d[3] (1756:1756:1756) (1584:1584:1584))
        (PORT d[4] (1912:1912:1912) (1649:1649:1649))
        (PORT d[5] (1597:1597:1597) (1408:1408:1408))
        (PORT d[6] (1552:1552:1552) (1345:1345:1345))
        (PORT d[7] (1604:1604:1604) (1402:1402:1402))
        (PORT d[8] (1615:1615:1615) (1427:1427:1427))
        (PORT d[9] (1665:1665:1665) (1428:1428:1428))
        (PORT d[10] (2041:2041:2041) (1755:1755:1755))
        (PORT d[11] (1619:1619:1619) (1386:1386:1386))
        (PORT d[12] (1636:1636:1636) (1428:1428:1428))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1726:1726:1726))
        (PORT clk (1827:1827:1827) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (PORT d[0] (2590:2590:2590) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2312:2312:2312))
        (PORT d[1] (3111:3111:3111) (2661:2661:2661))
        (PORT d[2] (2760:2760:2760) (2415:2415:2415))
        (PORT d[3] (1979:1979:1979) (1779:1779:1779))
        (PORT d[4] (2104:2104:2104) (1889:1889:1889))
        (PORT d[5] (2549:2549:2549) (2354:2354:2354))
        (PORT d[6] (2109:2109:2109) (1911:1911:1911))
        (PORT d[7] (2454:2454:2454) (2211:2211:2211))
        (PORT d[8] (3848:3848:3848) (3294:3294:3294))
        (PORT d[9] (2512:2512:2512) (2216:2216:2216))
        (PORT d[10] (1884:1884:1884) (1641:1641:1641))
        (PORT d[11] (2037:2037:2037) (1794:1794:1794))
        (PORT d[12] (1970:1970:1970) (1674:1674:1674))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3093:3093:3093))
        (PORT clk (1783:1783:1783) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1802:1802:1802))
        (PORT d[0] (2573:2573:2573) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1795:1795:1795))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (957:957:957))
        (PORT datab (1584:1584:1584) (1369:1369:1369))
        (PORT datac (1617:1617:1617) (1360:1360:1360))
        (PORT datad (969:969:969) (910:910:910))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1418:1418:1418))
        (PORT datab (1588:1588:1588) (1288:1288:1288))
        (PORT datac (967:967:967) (918:918:918))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1109:1109:1109))
        (PORT datac (225:225:225) (240:240:240))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3232:3232:3232) (3242:3242:3242))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1609:1609:1609) (1488:1488:1488))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1916:1916:1916) (1621:1621:1621))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2684:2684:2684) (2356:2356:2356))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (858:858:858))
        (PORT clk (1835:1835:1835) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1513:1513:1513))
        (PORT d[1] (1647:1647:1647) (1462:1462:1462))
        (PORT d[2] (1665:1665:1665) (1483:1483:1483))
        (PORT d[3] (1659:1659:1659) (1462:1462:1462))
        (PORT d[4] (1960:1960:1960) (1704:1704:1704))
        (PORT d[5] (2006:2006:2006) (1761:1761:1761))
        (PORT d[6] (1571:1571:1571) (1366:1366:1366))
        (PORT d[7] (1633:1633:1633) (1382:1382:1382))
        (PORT d[8] (1581:1581:1581) (1419:1419:1419))
        (PORT d[9] (1882:1882:1882) (1644:1644:1644))
        (PORT d[10] (1619:1619:1619) (1438:1438:1438))
        (PORT d[11] (1618:1618:1618) (1366:1366:1366))
        (PORT d[12] (1665:1665:1665) (1467:1467:1467))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1688:1688:1688))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (PORT d[0] (2541:2541:2541) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (2747:2747:2747))
        (PORT d[1] (3911:3911:3911) (3362:3362:3362))
        (PORT d[2] (3126:3126:3126) (2784:2784:2784))
        (PORT d[3] (2107:2107:2107) (1947:1947:1947))
        (PORT d[4] (2913:2913:2913) (2626:2626:2626))
        (PORT d[5] (2939:2939:2939) (2717:2717:2717))
        (PORT d[6] (1669:1669:1669) (1493:1493:1493))
        (PORT d[7] (2884:2884:2884) (2623:2623:2623))
        (PORT d[8] (4116:4116:4116) (3537:3537:3537))
        (PORT d[9] (1700:1700:1700) (1483:1483:1483))
        (PORT d[10] (1611:1611:1611) (1391:1391:1391))
        (PORT d[11] (2541:2541:2541) (2339:2339:2339))
        (PORT d[12] (1579:1579:1579) (1345:1345:1345))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3529:3529:3529))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (PORT d[0] (2864:2864:2864) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1800:1800:1800))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1235:1235:1235))
        (PORT clk (1835:1835:1835) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1445:1445:1445))
        (PORT d[1] (1616:1616:1616) (1411:1411:1411))
        (PORT d[2] (1687:1687:1687) (1473:1473:1473))
        (PORT d[3] (2112:2112:2112) (1862:1862:1862))
        (PORT d[4] (1922:1922:1922) (1633:1633:1633))
        (PORT d[5] (1614:1614:1614) (1376:1376:1376))
        (PORT d[6] (1605:1605:1605) (1368:1368:1368))
        (PORT d[7] (1252:1252:1252) (1089:1089:1089))
        (PORT d[8] (2022:2022:2022) (1803:1803:1803))
        (PORT d[9] (1622:1622:1622) (1393:1393:1393))
        (PORT d[10] (1635:1635:1635) (1418:1418:1418))
        (PORT d[11] (1634:1634:1634) (1413:1413:1413))
        (PORT d[12] (1658:1658:1658) (1438:1438:1438))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (1929:1929:1929))
        (PORT clk (1832:1832:1832) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1899:1899:1899))
        (PORT d[0] (2710:2710:2710) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2358:2358:2358))
        (PORT d[1] (3907:3907:3907) (3356:3356:3356))
        (PORT d[2] (2746:2746:2746) (2436:2436:2436))
        (PORT d[3] (2324:2324:2324) (2095:2095:2095))
        (PORT d[4] (2877:2877:2877) (2571:2571:2571))
        (PORT d[5] (2945:2945:2945) (2716:2716:2716))
        (PORT d[6] (2103:2103:2103) (1867:1867:1867))
        (PORT d[7] (2468:2468:2468) (2256:2256:2256))
        (PORT d[8] (3774:3774:3774) (3250:3250:3250))
        (PORT d[9] (2886:2886:2886) (2553:2553:2553))
        (PORT d[10] (1701:1701:1701) (1472:1472:1472))
        (PORT d[11] (1616:1616:1616) (1379:1379:1379))
        (PORT d[12] (1590:1590:1590) (1393:1393:1393))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3141:3141:3141))
        (PORT clk (1788:1788:1788) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1807:1807:1807))
        (PORT d[0] (2487:2487:2487) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1800:1800:1800))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (956:956:956))
        (PORT datab (1335:1335:1335) (1079:1079:1079))
        (PORT datac (1303:1303:1303) (1110:1110:1110))
        (PORT datad (971:971:971) (913:913:913))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1178:1178:1178))
        (PORT clk (1834:1834:1834) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (1833:1833:1833))
        (PORT d[1] (1984:1984:1984) (1739:1739:1739))
        (PORT d[2] (2087:2087:2087) (1862:1862:1862))
        (PORT d[3] (2117:2117:2117) (1842:1842:1842))
        (PORT d[4] (2283:2283:2283) (1956:1956:1956))
        (PORT d[5] (1976:1976:1976) (1738:1738:1738))
        (PORT d[6] (2021:2021:2021) (1764:1764:1764))
        (PORT d[7] (1961:1961:1961) (1677:1677:1677))
        (PORT d[8] (2376:2376:2376) (2094:2094:2094))
        (PORT d[9] (2045:2045:2045) (1801:1801:1801))
        (PORT d[10] (2082:2082:2082) (1830:1830:1830))
        (PORT d[11] (1932:1932:1932) (1656:1656:1656))
        (PORT d[12] (1930:1930:1930) (1681:1681:1681))
        (PORT clk (1831:1831:1831) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3080:3080:3080))
        (PORT d[1] (4325:4325:4325) (3730:3730:3730))
        (PORT d[2] (3504:3504:3504) (3097:3097:3097))
        (PORT d[3] (1956:1956:1956) (1668:1668:1668))
        (PORT d[4] (3247:3247:3247) (2935:2935:2935))
        (PORT d[5] (3264:3264:3264) (3014:3014:3014))
        (PORT d[6] (2102:2102:2102) (1896:1896:1896))
        (PORT d[7] (3255:3255:3255) (2959:2959:2959))
        (PORT d[8] (4162:4162:4162) (3603:3603:3603))
        (PORT d[9] (1681:1681:1681) (1486:1486:1486))
        (PORT d[10] (1690:1690:1690) (1483:1483:1483))
        (PORT d[11] (2889:2889:2889) (2669:2669:2669))
        (PORT d[12] (2712:2712:2712) (2268:2268:2268))
        (PORT clk (1786:1786:1786) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (3865:3865:3865))
        (PORT clk (1786:1786:1786) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1805:1805:1805))
        (PORT d[0] (2612:2612:2612) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1798:1798:1798))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1079:1079:1079))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (1183:1183:1183) (991:991:991))
        (PORT datad (966:966:966) (907:907:907))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1106:1106:1106))
        (PORT datac (224:224:224) (239:239:239))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3272:3272:3272) (3267:3267:3267))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1674:1674:1674) (1541:1541:1541))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (960:960:960) (928:928:928))
        (PORT ena (1567:1567:1567) (1443:1443:1443))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (973:973:973))
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1746:1746:1746))
        (PORT d[1] (1939:1939:1939) (1691:1691:1691))
        (PORT d[2] (1650:1650:1650) (1491:1491:1491))
        (PORT d[3] (1684:1684:1684) (1519:1519:1519))
        (PORT d[4] (2038:2038:2038) (1817:1817:1817))
        (PORT d[5] (1664:1664:1664) (1508:1508:1508))
        (PORT d[6] (2009:2009:2009) (1776:1776:1776))
        (PORT d[7] (1604:1604:1604) (1401:1401:1401))
        (PORT d[8] (2092:2092:2092) (1863:1863:1863))
        (PORT d[9] (2328:2328:2328) (2041:2041:2041))
        (PORT d[10] (1983:1983:1983) (1771:1771:1771))
        (PORT d[11] (1971:1971:1971) (1741:1741:1741))
        (PORT d[12] (1973:1973:1973) (1766:1766:1766))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1636:1636:1636))
        (PORT clk (1809:1809:1809) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (PORT d[0] (2492:2492:2492) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2470:2470:2470))
        (PORT d[1] (2700:2700:2700) (2379:2379:2379))
        (PORT d[2] (3040:3040:3040) (2586:2586:2586))
        (PORT d[3] (1920:1920:1920) (1677:1677:1677))
        (PORT d[4] (3309:3309:3309) (2822:2822:2822))
        (PORT d[5] (3166:3166:3166) (2763:2763:2763))
        (PORT d[6] (2736:2736:2736) (2429:2429:2429))
        (PORT d[7] (2829:2829:2829) (2509:2509:2509))
        (PORT d[8] (2306:2306:2306) (2007:2007:2007))
        (PORT d[9] (2912:2912:2912) (2438:2438:2438))
        (PORT d[10] (3249:3249:3249) (2772:2772:2772))
        (PORT d[11] (2663:2663:2663) (2303:2303:2303))
        (PORT d[12] (3328:3328:3328) (2826:2826:2826))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (1985:1985:1985))
        (PORT clk (1765:1765:1765) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (PORT d[0] (3434:3434:3434) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1780:1780:1780))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (944:944:944))
        (PORT clk (1810:1810:1810) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1447:1447:1447))
        (PORT d[1] (1558:1558:1558) (1397:1397:1397))
        (PORT d[2] (1650:1650:1650) (1496:1496:1496))
        (PORT d[3] (1656:1656:1656) (1504:1504:1504))
        (PORT d[4] (2031:2031:2031) (1813:1813:1813))
        (PORT d[5] (1721:1721:1721) (1539:1539:1539))
        (PORT d[6] (1603:1603:1603) (1439:1439:1439))
        (PORT d[7] (1925:1925:1925) (1651:1651:1651))
        (PORT d[8] (2241:2241:2241) (1952:1952:1952))
        (PORT d[9] (1948:1948:1948) (1718:1718:1718))
        (PORT d[10] (2025:2025:2025) (1808:1808:1808))
        (PORT d[11] (1893:1893:1893) (1687:1687:1687))
        (PORT d[12] (2014:2014:2014) (1802:1802:1802))
        (PORT clk (1807:1807:1807) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2182:2182:2182))
        (PORT d[1] (2750:2750:2750) (2417:2417:2417))
        (PORT d[2] (2599:2599:2599) (2200:2200:2200))
        (PORT d[3] (2231:2231:2231) (1931:1931:1931))
        (PORT d[4] (2948:2948:2948) (2500:2500:2500))
        (PORT d[5] (2793:2793:2793) (2449:2449:2449))
        (PORT d[6] (2777:2777:2777) (2461:2461:2461))
        (PORT d[7] (2495:2495:2495) (2258:2258:2258))
        (PORT d[8] (2580:2580:2580) (2225:2225:2225))
        (PORT d[9] (2272:2272:2272) (1935:1935:1935))
        (PORT d[10] (2582:2582:2582) (2212:2212:2212))
        (PORT d[11] (3365:3365:3365) (2914:2914:2914))
        (PORT d[12] (3276:3276:3276) (2776:2776:2776))
        (PORT clk (1763:1763:1763) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2010:2010:2010))
        (PORT clk (1763:1763:1763) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1785:1785:1785))
        (PORT d[0] (3068:3068:3068) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1778:1778:1778))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (2288:2288:2288) (1962:1962:1962))
        (PORT datad (2363:2363:2363) (2000:2000:2000))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (794:794:794))
        (PORT datac (225:225:225) (240:240:240))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2615:2615:2615) (2761:2761:2761))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2355:2355:2355) (2088:2088:2088))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1516:1516:1516) (1343:1343:1343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1485:1485:1485))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1926:1926:1926) (1734:1734:1734))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1188:1188:1188))
        (PORT clk (1821:1821:1821) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1781:1781:1781))
        (PORT d[1] (1592:1592:1592) (1409:1409:1409))
        (PORT d[2] (1562:1562:1562) (1400:1400:1400))
        (PORT d[3] (1667:1667:1667) (1495:1495:1495))
        (PORT d[4] (1639:1639:1639) (1478:1478:1478))
        (PORT d[5] (1975:1975:1975) (1689:1689:1689))
        (PORT d[6] (2302:2302:2302) (1944:1944:1944))
        (PORT d[7] (2002:2002:2002) (1770:1770:1770))
        (PORT d[8] (1648:1648:1648) (1477:1477:1477))
        (PORT d[9] (2038:2038:2038) (1778:1778:1778))
        (PORT d[10] (1956:1956:1956) (1660:1660:1660))
        (PORT d[11] (2031:2031:2031) (1752:1752:1752))
        (PORT d[12] (1861:1861:1861) (1621:1621:1621))
        (PORT clk (1818:1818:1818) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (2927:2927:2927))
        (PORT d[1] (1808:1808:1808) (1493:1493:1493))
        (PORT d[2] (3435:3435:3435) (3011:3011:3011))
        (PORT d[3] (1223:1223:1223) (1023:1023:1023))
        (PORT d[4] (3668:3668:3668) (3150:3150:3150))
        (PORT d[5] (3569:3569:3569) (3162:3162:3162))
        (PORT d[6] (1991:1991:1991) (1753:1753:1753))
        (PORT d[7] (3936:3936:3936) (3583:3583:3583))
        (PORT d[8] (1337:1337:1337) (1176:1176:1176))
        (PORT d[9] (2233:2233:2233) (1873:1873:1873))
        (PORT d[10] (1982:1982:1982) (1660:1660:1660))
        (PORT d[11] (1546:1546:1546) (1328:1328:1328))
        (PORT d[12] (1287:1287:1287) (1130:1130:1130))
        (PORT clk (1774:1774:1774) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1635:1635:1635))
        (PORT clk (1774:1774:1774) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1794:1794:1794))
        (PORT d[0] (2323:2323:2323) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1787:1787:1787))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (857:857:857))
        (PORT clk (1817:1817:1817) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1350:1350:1350))
        (PORT d[1] (1737:1737:1737) (1461:1461:1461))
        (PORT d[2] (1241:1241:1241) (1105:1105:1105))
        (PORT d[3] (1305:1305:1305) (1165:1165:1165))
        (PORT d[4] (1661:1661:1661) (1470:1470:1470))
        (PORT d[5] (1594:1594:1594) (1372:1372:1372))
        (PORT d[6] (1623:1623:1623) (1402:1402:1402))
        (PORT d[7] (1605:1605:1605) (1419:1419:1419))
        (PORT d[8] (1267:1267:1267) (1143:1143:1143))
        (PORT d[9] (1620:1620:1620) (1405:1405:1405))
        (PORT d[10] (1571:1571:1571) (1387:1387:1387))
        (PORT d[11] (1555:1555:1555) (1367:1367:1367))
        (PORT d[12] (1537:1537:1537) (1369:1369:1369))
        (PORT clk (1814:1814:1814) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1538:1538:1538))
        (PORT clk (1814:1814:1814) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
        (PORT d[0] (2062:2062:2062) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2561:2561:2561))
        (PORT d[1] (1577:1577:1577) (1337:1337:1337))
        (PORT d[2] (3070:3070:3070) (2682:2682:2682))
        (PORT d[3] (3406:3406:3406) (3021:3021:3021))
        (PORT d[4] (3340:3340:3340) (2858:2858:2858))
        (PORT d[5] (3171:3171:3171) (2822:2822:2822))
        (PORT d[6] (1609:1609:1609) (1401:1401:1401))
        (PORT d[7] (3607:3607:3607) (3284:3284:3284))
        (PORT d[8] (1598:1598:1598) (1326:1326:1326))
        (PORT d[9] (1872:1872:1872) (1559:1559:1559))
        (PORT d[10] (1932:1932:1932) (1625:1625:1625))
        (PORT d[11] (3902:3902:3902) (3433:3433:3433))
        (PORT d[12] (1949:1949:1949) (1685:1685:1685))
        (PORT clk (1770:1770:1770) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1600:1600:1600))
        (PORT clk (1770:1770:1770) (1791:1791:1791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1791:1791:1791))
        (PORT d[0] (2729:2729:2729) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1784:1784:1784))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1245:1245:1245))
        (PORT datab (1031:1031:1031) (953:953:953))
        (PORT datac (969:969:969) (915:915:915))
        (PORT datad (1474:1474:1474) (1217:1217:1217))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1523:1523:1523))
        (PORT datab (1027:1027:1027) (947:947:947))
        (PORT datac (1818:1818:1818) (1483:1483:1483))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1225:1225:1225) (1070:1070:1070))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (887:887:887) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2588:2588:2588) (2748:2748:2748))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2355:2355:2355) (2088:2088:2088))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1515:1515:1515) (1322:1322:1322))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2003:2003:2003) (1787:1787:1787))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1206:1206:1206))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1044:1044:1044))
        (PORT d[1] (1247:1247:1247) (1066:1066:1066))
        (PORT d[2] (868:868:868) (752:752:752))
        (PORT d[3] (1296:1296:1296) (1130:1130:1130))
        (PORT d[4] (1294:1294:1294) (1123:1123:1123))
        (PORT d[5] (1549:1549:1549) (1308:1308:1308))
        (PORT d[6] (1607:1607:1607) (1350:1350:1350))
        (PORT d[7] (1624:1624:1624) (1409:1409:1409))
        (PORT d[8] (1260:1260:1260) (1112:1112:1112))
        (PORT d[9] (1604:1604:1604) (1359:1359:1359))
        (PORT d[10] (1518:1518:1518) (1319:1319:1319))
        (PORT d[11] (1579:1579:1579) (1365:1365:1365))
        (PORT d[12] (1615:1615:1615) (1354:1354:1354))
        (PORT clk (1817:1817:1817) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1495:1495:1495))
        (PORT clk (1817:1817:1817) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (PORT d[0] (2447:2447:2447) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2175:2175:2175))
        (PORT d[1] (1616:1616:1616) (1402:1402:1402))
        (PORT d[2] (2678:2678:2678) (2324:2324:2324))
        (PORT d[3] (2997:2997:2997) (2636:2636:2636))
        (PORT d[4] (2985:2985:2985) (2546:2546:2546))
        (PORT d[5] (2852:2852:2852) (2520:2520:2520))
        (PORT d[6] (2376:2376:2376) (2115:2115:2115))
        (PORT d[7] (3549:3549:3549) (3206:3206:3206))
        (PORT d[8] (1621:1621:1621) (1371:1371:1371))
        (PORT d[9] (2192:2192:2192) (1831:1831:1831))
        (PORT d[10] (1613:1613:1613) (1380:1380:1380))
        (PORT d[11] (3505:3505:3505) (3120:3120:3120))
        (PORT d[12] (3323:3323:3323) (2912:2912:2912))
        (PORT clk (1772:1772:1772) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1353:1353:1353))
        (PORT clk (1772:1772:1772) (1793:1793:1793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1793:1793:1793))
        (PORT d[0] (2402:2402:2402) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1786:1786:1786))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1145:1145:1145))
        (PORT clk (1819:1819:1819) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1410:1410:1410))
        (PORT d[1] (1184:1184:1184) (1043:1043:1043))
        (PORT d[2] (1236:1236:1236) (1090:1090:1090))
        (PORT d[3] (1346:1346:1346) (1198:1198:1198))
        (PORT d[4] (1276:1276:1276) (1125:1125:1125))
        (PORT d[5] (1557:1557:1557) (1336:1336:1336))
        (PORT d[6] (1572:1572:1572) (1353:1353:1353))
        (PORT d[7] (1599:1599:1599) (1410:1410:1410))
        (PORT d[8] (1274:1274:1274) (1152:1152:1152))
        (PORT d[9] (1643:1643:1643) (1418:1418:1418))
        (PORT d[10] (1489:1489:1489) (1258:1258:1258))
        (PORT d[11] (1540:1540:1540) (1355:1355:1355))
        (PORT d[12] (1530:1530:1530) (1358:1358:1358))
        (PORT clk (1816:1816:1816) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1628:1628:1628))
        (PORT clk (1816:1816:1816) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1884:1884:1884))
        (PORT d[0] (2520:2520:2520) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2494:2494:2494))
        (PORT d[1] (1183:1183:1183) (1018:1018:1018))
        (PORT d[2] (2993:2993:2993) (2587:2587:2587))
        (PORT d[3] (3035:3035:3035) (2682:2682:2682))
        (PORT d[4] (3325:3325:3325) (2832:2832:2832))
        (PORT d[5] (3137:3137:3137) (2776:2776:2776))
        (PORT d[6] (1969:1969:1969) (1710:1710:1710))
        (PORT d[7] (3598:3598:3598) (3270:3270:3270))
        (PORT d[8] (1156:1156:1156) (983:983:983))
        (PORT d[9] (2279:2279:2279) (1895:1895:1895))
        (PORT d[10] (1610:1610:1610) (1375:1375:1375))
        (PORT d[11] (1543:1543:1543) (1293:1293:1293))
        (PORT d[12] (3366:3366:3366) (2945:2945:2945))
        (PORT clk (1772:1772:1772) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1615:1615:1615))
        (PORT clk (1772:1772:1772) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1792:1792:1792))
        (PORT d[0] (3756:3756:3756) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1785:1785:1785))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (948:948:948))
        (PORT clk (1818:1818:1818) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1389:1389:1389))
        (PORT d[1] (1226:1226:1226) (1087:1087:1087))
        (PORT d[2] (1211:1211:1211) (1083:1083:1083))
        (PORT d[3] (1303:1303:1303) (1166:1166:1166))
        (PORT d[4] (1296:1296:1296) (1154:1154:1154))
        (PORT d[5] (1562:1562:1562) (1344:1344:1344))
        (PORT d[6] (1622:1622:1622) (1401:1401:1401))
        (PORT d[7] (1609:1609:1609) (1370:1370:1370))
        (PORT d[8] (1323:1323:1323) (1175:1175:1175))
        (PORT d[9] (1619:1619:1619) (1404:1404:1404))
        (PORT d[10] (1529:1529:1529) (1353:1353:1353))
        (PORT d[11] (1684:1684:1684) (1443:1443:1443))
        (PORT d[12] (1536:1536:1536) (1368:1368:1368))
        (PORT clk (1815:1815:1815) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1395:1395:1395))
        (PORT clk (1815:1815:1815) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1884:1884:1884))
        (PORT d[0] (2231:2231:2231) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2482:2482:2482))
        (PORT d[1] (2252:2252:2252) (1923:1923:1923))
        (PORT d[2] (3000:3000:3000) (2618:2618:2618))
        (PORT d[3] (3420:3420:3420) (3018:3018:3018))
        (PORT d[4] (3301:3301:3301) (2836:2836:2836))
        (PORT d[5] (3194:3194:3194) (2834:2834:2834))
        (PORT d[6] (2350:2350:2350) (2092:2092:2092))
        (PORT d[7] (3565:3565:3565) (3251:3251:3251))
        (PORT d[8] (895:895:895) (786:786:786))
        (PORT d[9] (1474:1474:1474) (1228:1228:1228))
        (PORT d[10] (1165:1165:1165) (996:996:996))
        (PORT d[11] (3511:3511:3511) (3125:3125:3125))
        (PORT d[12] (1950:1950:1950) (1686:1686:1686))
        (PORT clk (1771:1771:1771) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1317:1317:1317))
        (PORT clk (1771:1771:1771) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1792:1792:1792))
        (PORT d[0] (2037:2037:2037) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1785:1785:1785))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (955:955:955))
        (PORT datab (1030:1030:1030) (952:952:952))
        (PORT datac (1433:1433:1433) (1186:1186:1186))
        (PORT datad (1826:1826:1826) (1474:1474:1474))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1215:1215:1215))
        (PORT clk (1816:1816:1816) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1400:1400:1400))
        (PORT d[1] (1620:1620:1620) (1392:1392:1392))
        (PORT d[2] (1679:1679:1679) (1483:1483:1483))
        (PORT d[3] (1662:1662:1662) (1454:1454:1454))
        (PORT d[4] (1711:1711:1711) (1499:1499:1499))
        (PORT d[5] (1987:1987:1987) (1736:1736:1736))
        (PORT d[6] (1983:1983:1983) (1689:1689:1689))
        (PORT d[7] (1571:1571:1571) (1362:1362:1362))
        (PORT d[8] (1929:1929:1929) (1694:1694:1694))
        (PORT d[9] (2063:2063:2063) (1795:1795:1795))
        (PORT d[10] (1874:1874:1874) (1592:1592:1592))
        (PORT d[11] (1945:1945:1945) (1656:1656:1656))
        (PORT d[12] (1847:1847:1847) (1585:1585:1585))
        (PORT clk (1813:1813:1813) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (2860:2860:2860))
        (PORT d[1] (1141:1141:1141) (965:965:965))
        (PORT d[2] (3071:3071:3071) (2683:2683:2683))
        (PORT d[3] (3356:3356:3356) (2961:2961:2961))
        (PORT d[4] (3372:3372:3372) (2901:2901:2901))
        (PORT d[5] (3245:3245:3245) (2882:2882:2882))
        (PORT d[6] (1949:1949:1949) (1692:1692:1692))
        (PORT d[7] (3995:3995:3995) (3599:3599:3599))
        (PORT d[8] (1286:1286:1286) (1137:1137:1137))
        (PORT d[9] (1911:1911:1911) (1599:1599:1599))
        (PORT d[10] (1626:1626:1626) (1375:1375:1375))
        (PORT d[11] (1498:1498:1498) (1286:1286:1286))
        (PORT d[12] (1901:1901:1901) (1642:1642:1642))
        (PORT clk (1768:1768:1768) (1790:1790:1790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1631:1631:1631))
        (PORT clk (1768:1768:1768) (1790:1790:1790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1790:1790:1790))
        (PORT d[0] (2906:2906:2906) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1783:1783:1783))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (946:946:946))
        (PORT datab (1491:1491:1491) (1189:1189:1189))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (1500:1500:1500) (1243:1243:1243))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1110:1110:1110))
        (PORT datac (224:224:224) (239:239:239))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
)
