-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_config10_0_0 is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_config10_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv24_57 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001010111";
    constant ap_const_lv24_5F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011111";
    constant ap_const_lv24_FFFF92 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010010";
    constant ap_const_lv24_FFFFB6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110110";
    constant ap_const_lv24_FFFF50 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111101010000";
    constant ap_const_lv24_47 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000111";
    constant ap_const_lv24_D4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000011010100";
    constant ap_const_lv24_9D : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010011101";
    constant ap_const_lv24_FFFFBB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal mul_ln1118_8_fu_146_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_3_fu_147_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_4_fu_148_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_2_fu_149_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_151_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_6_fu_152_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_1_fu_153_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_7_fu_154_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_5_fu_155_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_151_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_1_fu_153_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_2_fu_149_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_3_fu_147_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_4_fu_148_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_5_fu_155_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_6_fu_152_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln_fu_685_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln1118_s_fu_697_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_7_fu_693_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_8_fu_705_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1118_fu_709_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_s_fu_715_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_7_fu_154_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_8_fu_146_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln708_1_fu_600_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_585_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_4_fu_645_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3_fu_630_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_2_fu_615_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1_fu_765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_fu_759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_2_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_fu_725_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_6_fu_675_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_5_fu_660_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_4_fu_783_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_9_fu_749_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_8_fu_734_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_6_fu_795_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_5_fu_789_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_7_fu_801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_3_fu_777_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_8_fu_807_p2 : STD_LOGIC_VECTOR (15 downto 0);


begin



    add_ln1118_fu_709_p2 <= std_logic_vector(signed(sext_ln1118_7_fu_693_p1) + signed(sext_ln1118_8_fu_705_p1));
    add_ln703_1_fu_765_p2 <= std_logic_vector(unsigned(trunc_ln708_4_fu_645_p4) + unsigned(trunc_ln708_3_fu_630_p4));
    add_ln703_2_fu_771_p2 <= std_logic_vector(unsigned(trunc_ln708_2_fu_615_p4) + unsigned(add_ln703_1_fu_765_p2));
    add_ln703_3_fu_777_p2 <= std_logic_vector(unsigned(add_ln703_fu_759_p2) + unsigned(add_ln703_2_fu_771_p2));
    add_ln703_4_fu_783_p2 <= std_logic_vector(signed(sext_ln708_fu_725_p1) + signed(trunc_ln708_6_fu_675_p4));
    add_ln703_5_fu_789_p2 <= std_logic_vector(unsigned(trunc_ln708_5_fu_660_p4) + unsigned(add_ln703_4_fu_783_p2));
    add_ln703_6_fu_795_p2 <= std_logic_vector(unsigned(trunc_ln708_9_fu_749_p4) + unsigned(ap_const_lv16_6));
    add_ln703_7_fu_801_p2 <= std_logic_vector(unsigned(trunc_ln708_8_fu_734_p4) + unsigned(add_ln703_6_fu_795_p2));
    add_ln703_8_fu_807_p2 <= std_logic_vector(unsigned(add_ln703_5_fu_789_p2) + unsigned(add_ln703_7_fu_801_p2));
    add_ln703_fu_759_p2 <= std_logic_vector(unsigned(trunc_ln708_1_fu_600_p4) + unsigned(trunc_ln_fu_585_p4));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(add_ln703_3_fu_777_p2) + unsigned(add_ln703_8_fu_807_p2));
    mul_ln1118_1_fu_153_p0 <= data_1_V_read;
    mul_ln1118_1_fu_153_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_153_p0) * signed('0' &ap_const_lv24_D4))), 24));
    mul_ln1118_2_fu_149_p0 <= data_2_V_read;
    mul_ln1118_2_fu_149_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_149_p0) * signed(ap_const_lv24_FFFFB6))), 24));
    mul_ln1118_3_fu_147_p0 <= data_3_V_read;
    mul_ln1118_3_fu_147_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_147_p0) * signed('0' &ap_const_lv24_5F))), 24));
    mul_ln1118_4_fu_148_p0 <= data_4_V_read;
    mul_ln1118_4_fu_148_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_4_fu_148_p0) * signed(ap_const_lv24_FFFF92))), 24));
    mul_ln1118_5_fu_155_p0 <= data_5_V_read;
    mul_ln1118_5_fu_155_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_155_p0) * signed(ap_const_lv24_FFFFBB))), 24));
    mul_ln1118_6_fu_152_p0 <= data_6_V_read;
    mul_ln1118_6_fu_152_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_6_fu_152_p0) * signed('0' &ap_const_lv24_47))), 24));
    mul_ln1118_7_fu_154_p0 <= data_8_V_read;
    mul_ln1118_7_fu_154_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_7_fu_154_p0) * signed('0' &ap_const_lv24_9D))), 24));
    mul_ln1118_8_fu_146_p0 <= data_9_V_read;
    mul_ln1118_8_fu_146_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_8_fu_146_p0) * signed('0' &ap_const_lv24_57))), 24));
    mul_ln1118_fu_151_p0 <= data_0_V_read;
    mul_ln1118_fu_151_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_151_p0) * signed(ap_const_lv24_FFFF50))), 24));
        sext_ln1118_7_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_685_p3),20));

        sext_ln1118_8_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_s_fu_697_p3),20));

        sext_ln708_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_fu_715_p4),16));

    shl_ln1118_s_fu_697_p3 <= (data_7_V_read & ap_const_lv1_0);
    shl_ln_fu_685_p3 <= (data_7_V_read & ap_const_lv3_0);
    trunc_ln708_1_fu_600_p4 <= mul_ln1118_1_fu_153_p2(23 downto 8);
    trunc_ln708_2_fu_615_p4 <= mul_ln1118_2_fu_149_p2(23 downto 8);
    trunc_ln708_3_fu_630_p4 <= mul_ln1118_3_fu_147_p2(23 downto 8);
    trunc_ln708_4_fu_645_p4 <= mul_ln1118_4_fu_148_p2(23 downto 8);
    trunc_ln708_5_fu_660_p4 <= mul_ln1118_5_fu_155_p2(23 downto 8);
    trunc_ln708_6_fu_675_p4 <= mul_ln1118_6_fu_152_p2(23 downto 8);
    trunc_ln708_8_fu_734_p4 <= mul_ln1118_7_fu_154_p2(23 downto 8);
    trunc_ln708_9_fu_749_p4 <= mul_ln1118_8_fu_146_p2(23 downto 8);
    trunc_ln708_s_fu_715_p4 <= add_ln1118_fu_709_p2(19 downto 8);
    trunc_ln_fu_585_p4 <= mul_ln1118_fu_151_p2(23 downto 8);
end behav;
