{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586733072745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586733072745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 09:11:12 2020 " "Processing started: Mon Apr 13 09:11:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586733072745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586733072745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Rush3dNano -c Rush3dNano " "Command: quartus_sta Rush3dNano -c Rush3dNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586733072746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586733072804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1586733073356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586733073356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733073420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733073420 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1586733074099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rush3dNano.sdc " "Synopsys Design Constraints File file not found: 'Rush3dNano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1586733074124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733074124 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 104 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 104 -duty_cycle 50.00 -name \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733074126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733074126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FreqDivider:slowClock\|clock FreqDivider:slowClock\|clock " "create_clock -period 1.000 -name FreqDivider:slowClock\|clock FreqDivider:slowClock\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C:startConfig\|comm_done I2C:startConfig\|comm_done " "create_clock -period 1.000 -name I2C:startConfig\|comm_done I2C:startConfig\|comm_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1586733074126 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733074126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733074128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733074128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733074128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733074128 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1586733074128 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1586733074128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733074131 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586733074132 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1586733074137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586733074158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586733074158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.624 " "Worst-case setup slack is -6.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.624            -155.244 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.624            -155.244 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.330              -6.330 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.330              -6.330 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.748             -62.523 FreqDivider:slowClock\|clock  " "   -3.748             -62.523 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722              -9.638 I2C:startConfig\|comm_done  " "   -1.722              -9.638 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733074159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.418               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 FreqDivider:slowClock\|clock  " "    0.466               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 I2C:startConfig\|comm_done  " "    0.615               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.817               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733074164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733074166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733074167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.600 FreqDivider:slowClock\|clock  " "   -0.538             -23.600 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.742 I2C:startConfig\|comm_done  " "   -0.538              -4.742 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.126               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.126               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 FPGA_CLK1_50  " "    9.730               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.281               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.281               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733074168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733074168 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1586733074184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586733074223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586733076025 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733076137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733076137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733076137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733076137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1586733076137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733076140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586733076144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586733076144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.519 " "Worst-case setup slack is -5.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.519            -129.384 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.519            -129.384 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283              -5.283 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.283              -5.283 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704             -60.313 FreqDivider:slowClock\|clock  " "   -3.704             -60.313 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769              -9.749 I2C:startConfig\|comm_done  " "   -1.769              -9.749 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733076145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.443               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.446               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 FreqDivider:slowClock\|clock  " "    0.513               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 I2C:startConfig\|comm_done  " "    0.707               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733076147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733076148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733076149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.364 FreqDivider:slowClock\|clock  " "   -0.538             -22.364 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.676 I2C:startConfig\|comm_done  " "   -0.538              -4.676 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.045               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.045               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 FPGA_CLK1_50  " "    9.754               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.200               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.200               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733076149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733076149 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1586733076165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586733076451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586733077487 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1586733077544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733077546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586733077548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586733077548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.213 " "Worst-case setup slack is -5.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.213              -5.213 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.213              -5.213 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693            -110.628 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.693            -110.628 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -26.048 FreqDivider:slowClock\|clock  " "   -1.756             -26.048 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -4.174 I2C:startConfig\|comm_done  " "   -0.710              -4.174 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 FreqDivider:slowClock\|clock  " "    0.216               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 I2C:startConfig\|comm_done  " "    0.405               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733077553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733077554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.089 " "Worst-case minimum pulse width slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 FreqDivider:slowClock\|clock  " "    0.089               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 I2C:startConfig\|comm_done  " "    0.146               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.404               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.404               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 FPGA_CLK1_50  " "    9.347               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.560               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.560               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077555 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1586733077574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1586733077750 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1586733077750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586733077753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586733077754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586733077754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.675 " "Worst-case setup slack is -3.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.675              -3.675 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.675              -3.675 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431             -81.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.431             -81.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493             -21.840 FreqDivider:slowClock\|clock  " "   -1.493             -21.840 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636              -3.727 I2C:startConfig\|comm_done  " "   -0.636              -3.727 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 FreqDivider:slowClock\|clock  " "    0.141               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.186               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 I2C:startConfig\|comm_done  " "    0.346               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733077758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586733077758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.115 " "Worst-case minimum pulse width slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 FreqDivider:slowClock\|clock  " "    0.115               0.000 FreqDivider:slowClock\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 I2C:startConfig\|comm_done  " "    0.159               0.000 I2C:startConfig\|comm_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.394               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.394               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 FPGA_CLK1_50  " "    9.274               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.550               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.550               0.000 systemClockToPixel\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586733077759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586733077759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586733079438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586733079438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586733079473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 09:11:19 2020 " "Processing ended: Mon Apr 13 09:11:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586733079473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586733079473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586733079473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586733079473 ""}
