// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a200tfbg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.356000,HLS_SYN_LAT=9520825,HLS_SYN_TPT=8685445,HLS_SYN_MEM=1955,HLS_SYN_DSP=400,HLS_SYN_FF=151624,HLS_SYN_LUT=108606,HLS_VERSION=2018_2}" *)

module myproject (
        ap_clk,
        ap_rst,
        conv2d_1_input_V,
        layer11_out_0_V,
        layer11_out_1_V,
        layer11_out_2_V,
        layer11_out_3_V,
        layer11_out_4_V,
        layer11_out_5_V,
        conv2d_1_input_V_ap_vld,
        layer11_out_0_V_ap_vld,
        layer11_out_1_V_ap_vld,
        layer11_out_2_V_ap_vld,
        layer11_out_3_V_ap_vld,
        layer11_out_4_V_ap_vld,
        layer11_out_5_V_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
input  [4319:0] conv2d_1_input_V;
output  [15:0] layer11_out_0_V;
output  [15:0] layer11_out_1_V;
output  [15:0] layer11_out_2_V;
output  [15:0] layer11_out_3_V;
output  [15:0] layer11_out_4_V;
output  [15:0] layer11_out_5_V;
input   conv2d_1_input_V_ap_vld;
output   layer11_out_0_V_ap_vld;
output   layer11_out_1_V_ap_vld;
output   layer11_out_2_V_ap_vld;
output   layer11_out_3_V_ap_vld;
output   layer11_out_4_V_ap_vld;
output   layer11_out_5_V_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire   [15:0] layer2_out_0_V_i_q0;
wire   [15:0] layer2_out_0_V_t_q0;
wire   [15:0] layer2_out_1_V_i_q0;
wire   [15:0] layer2_out_1_V_t_q0;
wire   [15:0] layer2_out_2_V_i_q0;
wire   [15:0] layer2_out_2_V_t_q0;
wire   [15:0] layer2_out_3_V_i_q0;
wire   [15:0] layer2_out_3_V_t_q0;
wire   [15:0] layer2_out_4_V_i_q0;
wire   [15:0] layer2_out_4_V_t_q0;
wire   [15:0] layer2_out_5_V_i_q0;
wire   [15:0] layer2_out_5_V_t_q0;
wire   [15:0] layer2_out_6_V_i_q0;
wire   [15:0] layer2_out_6_V_t_q0;
wire   [15:0] layer2_out_7_V_i_q0;
wire   [15:0] layer2_out_7_V_t_q0;
wire   [14:0] layer3_out_0_V_i_q0;
wire   [14:0] layer3_out_0_V_t_q0;
wire   [14:0] layer3_out_1_V_i_q0;
wire   [14:0] layer3_out_1_V_t_q0;
wire   [14:0] layer3_out_2_V_i_q0;
wire   [14:0] layer3_out_2_V_t_q0;
wire   [14:0] layer3_out_3_V_i_q0;
wire   [14:0] layer3_out_3_V_t_q0;
wire   [14:0] layer3_out_4_V_i_q0;
wire   [14:0] layer3_out_4_V_t_q0;
wire   [14:0] layer3_out_5_V_i_q0;
wire   [14:0] layer3_out_5_V_t_q0;
wire   [14:0] layer3_out_6_V_i_q0;
wire   [14:0] layer3_out_6_V_t_q0;
wire   [14:0] layer3_out_7_V_i_q0;
wire   [14:0] layer3_out_7_V_t_q0;
wire   [15:0] layer4_out_0_V_i_q0;
wire   [15:0] layer4_out_0_V_t_q0;
wire   [15:0] layer4_out_1_V_i_q0;
wire   [15:0] layer4_out_1_V_t_q0;
wire   [15:0] layer4_out_2_V_i_q0;
wire   [15:0] layer4_out_2_V_t_q0;
wire   [15:0] layer4_out_3_V_i_q0;
wire   [15:0] layer4_out_3_V_t_q0;
wire   [15:0] layer4_out_4_V_i_q0;
wire   [15:0] layer4_out_4_V_t_q0;
wire   [15:0] layer4_out_5_V_i_q0;
wire   [15:0] layer4_out_5_V_t_q0;
wire   [15:0] layer4_out_6_V_i_q0;
wire   [15:0] layer4_out_6_V_t_q0;
wire   [15:0] layer4_out_7_V_i_q0;
wire   [15:0] layer4_out_7_V_t_q0;
wire   [15:0] layer6_out_0_V_i_q0;
wire   [15:0] layer6_out_0_V_t_q0;
wire   [15:0] layer6_out_1_V_i_q0;
wire   [15:0] layer6_out_1_V_t_q0;
wire   [15:0] layer6_out_2_V_i_q0;
wire   [15:0] layer6_out_2_V_t_q0;
wire   [15:0] layer6_out_3_V_i_q0;
wire   [15:0] layer6_out_3_V_t_q0;
wire   [15:0] layer6_out_4_V_i_q0;
wire   [15:0] layer6_out_4_V_t_q0;
wire   [15:0] layer6_out_5_V_i_q0;
wire   [15:0] layer6_out_5_V_t_q0;
wire   [15:0] layer6_out_6_V_i_q0;
wire   [15:0] layer6_out_6_V_t_q0;
wire   [15:0] layer6_out_7_V_i_q0;
wire   [15:0] layer6_out_7_V_t_q0;
wire   [14:0] layer7_out_0_V_i_q0;
wire   [14:0] layer7_out_0_V_t_q0;
wire   [14:0] layer7_out_1_V_i_q0;
wire   [14:0] layer7_out_1_V_t_q0;
wire   [14:0] layer7_out_2_V_i_q0;
wire   [14:0] layer7_out_2_V_t_q0;
wire   [14:0] layer7_out_3_V_i_q0;
wire   [14:0] layer7_out_3_V_t_q0;
wire   [14:0] layer7_out_4_V_i_q0;
wire   [14:0] layer7_out_4_V_t_q0;
wire   [14:0] layer7_out_5_V_i_q0;
wire   [14:0] layer7_out_5_V_t_q0;
wire   [14:0] layer7_out_6_V_i_q0;
wire   [14:0] layer7_out_6_V_t_q0;
wire   [14:0] layer7_out_7_V_i_q0;
wire   [14:0] layer7_out_7_V_t_q0;
wire   [15:0] layer8_out_0_V_i_q0;
wire   [15:0] layer8_out_0_V_t_q0;
wire   [15:0] layer8_out_1_V_i_q0;
wire   [15:0] layer8_out_1_V_t_q0;
wire   [15:0] layer8_out_2_V_i_q0;
wire   [15:0] layer8_out_2_V_t_q0;
wire   [15:0] layer8_out_3_V_i_q0;
wire   [15:0] layer8_out_3_V_t_q0;
wire   [15:0] layer8_out_4_V_i_q0;
wire   [15:0] layer8_out_4_V_t_q0;
wire   [15:0] layer8_out_5_V_i_q0;
wire   [15:0] layer8_out_5_V_t_q0;
wire   [15:0] layer8_out_6_V_i_q0;
wire   [15:0] layer8_out_6_V_t_q0;
wire   [15:0] layer8_out_7_V_i_q0;
wire   [15:0] layer8_out_7_V_t_q0;
wire   [14:0] layer9_out_0_V_i_q0;
wire   [14:0] layer9_out_0_V_t_q0;
wire   [14:0] layer9_out_1_V_i_q0;
wire   [14:0] layer9_out_1_V_t_q0;
wire   [14:0] layer9_out_2_V_i_q0;
wire   [14:0] layer9_out_2_V_t_q0;
wire   [14:0] layer9_out_3_V_i_q0;
wire   [14:0] layer9_out_3_V_t_q0;
wire   [14:0] layer9_out_4_V_i_q0;
wire   [14:0] layer9_out_4_V_t_q0;
wire   [14:0] layer9_out_5_V_i_q0;
wire   [14:0] layer9_out_5_V_t_q0;
wire   [14:0] layer9_out_6_V_i_q0;
wire   [14:0] layer9_out_6_V_t_q0;
wire   [14:0] layer9_out_7_V_i_q0;
wire   [14:0] layer9_out_7_V_t_q0;
wire   [15:0] layer10_out_0_V_i_q0;
wire   [15:0] layer10_out_0_V_i_q1;
wire   [15:0] layer10_out_0_V_t_q0;
wire   [15:0] layer10_out_0_V_t_q1;
wire   [15:0] layer10_out_1_V_i_q0;
wire   [15:0] layer10_out_1_V_i_q1;
wire   [15:0] layer10_out_1_V_t_q0;
wire   [15:0] layer10_out_1_V_t_q1;
wire   [15:0] layer10_out_2_V_i_q0;
wire   [15:0] layer10_out_2_V_i_q1;
wire   [15:0] layer10_out_2_V_t_q0;
wire   [15:0] layer10_out_2_V_t_q1;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_start;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_idle;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_ready;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_d0;
wire   [11:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_ce0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_we0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_d0;
wire    ap_channel_done_layer2_out_7_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7_V;
wire    ap_sync_channel_write_layer2_out_7_V;
wire    ap_channel_done_layer2_out_6_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6_V;
wire    ap_sync_channel_write_layer2_out_6_V;
wire    ap_channel_done_layer2_out_5_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5_V;
wire    ap_sync_channel_write_layer2_out_5_V;
wire    ap_channel_done_layer2_out_4_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4_V;
wire    ap_sync_channel_write_layer2_out_4_V;
wire    ap_channel_done_layer2_out_3_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3_V;
wire    ap_sync_channel_write_layer2_out_3_V;
wire    ap_channel_done_layer2_out_2_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2_V;
wire    ap_sync_channel_write_layer2_out_2_V;
wire    ap_channel_done_layer2_out_1_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1_V;
wire    ap_sync_channel_write_layer2_out_1_V;
wire    ap_channel_done_layer2_out_0_V;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_0_V;
wire    ap_sync_channel_write_layer2_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_ce0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_d0;
wire   [11:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_d0;
wire    ap_channel_done_layer3_out_7_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_7_V;
wire    ap_sync_channel_write_layer3_out_7_V;
wire    ap_channel_done_layer3_out_6_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_6_V;
wire    ap_sync_channel_write_layer3_out_6_V;
wire    ap_channel_done_layer3_out_5_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_5_V;
wire    ap_sync_channel_write_layer3_out_5_V;
wire    ap_channel_done_layer3_out_4_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_4_V;
wire    ap_sync_channel_write_layer3_out_4_V;
wire    ap_channel_done_layer3_out_3_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_3_V;
wire    ap_sync_channel_write_layer3_out_3_V;
wire    ap_channel_done_layer3_out_2_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_2_V;
wire    ap_sync_channel_write_layer3_out_2_V;
wire    ap_channel_done_layer3_out_1_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_1_V;
wire    ap_sync_channel_write_layer3_out_1_V;
wire    ap_channel_done_layer3_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_0_V;
wire    ap_sync_channel_write_layer3_out_0_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_start;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_idle;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_ce0;
wire   [11:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_ce0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_d0;
wire   [9:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_address0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_ce0;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_we0;
wire   [15:0] pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_d0;
wire    ap_channel_done_layer4_out_7_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7_V;
wire    ap_sync_channel_write_layer4_out_7_V;
wire    ap_channel_done_layer4_out_6_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6_V;
wire    ap_sync_channel_write_layer4_out_6_V;
wire    ap_channel_done_layer4_out_5_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_5_V;
wire    ap_sync_channel_write_layer4_out_5_V;
wire    ap_channel_done_layer4_out_4_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_4_V;
wire    ap_sync_channel_write_layer4_out_4_V;
wire    ap_channel_done_layer4_out_3_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_3_V;
wire    ap_sync_channel_write_layer4_out_3_V;
wire    ap_channel_done_layer4_out_2_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2_V;
wire    ap_sync_channel_write_layer4_out_2_V;
wire    ap_channel_done_layer4_out_1_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1_V;
wire    ap_sync_channel_write_layer4_out_1_V;
wire    ap_channel_done_layer4_out_0_V;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_0_V;
wire    ap_sync_channel_write_layer4_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_ce0;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_d0;
wire    ap_channel_done_layer6_out_7_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_7_V;
wire    ap_sync_channel_write_layer6_out_7_V;
wire    ap_channel_done_layer6_out_6_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_6_V;
wire    ap_sync_channel_write_layer6_out_6_V;
wire    ap_channel_done_layer6_out_5_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_5_V;
wire    ap_sync_channel_write_layer6_out_5_V;
wire    ap_channel_done_layer6_out_4_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_4_V;
wire    ap_sync_channel_write_layer6_out_4_V;
wire    ap_channel_done_layer6_out_3_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_3_V;
wire    ap_sync_channel_write_layer6_out_3_V;
wire    ap_channel_done_layer6_out_2_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_2_V;
wire    ap_sync_channel_write_layer6_out_2_V;
wire    ap_channel_done_layer6_out_1_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_1_V;
wire    ap_sync_channel_write_layer6_out_1_V;
wire    ap_channel_done_layer6_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_0_V;
wire    ap_sync_channel_write_layer6_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_d0;
wire    ap_channel_done_layer7_out_7_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_7_V;
wire    ap_sync_channel_write_layer7_out_7_V;
wire    ap_channel_done_layer7_out_6_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_6_V;
wire    ap_sync_channel_write_layer7_out_6_V;
wire    ap_channel_done_layer7_out_5_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_5_V;
wire    ap_sync_channel_write_layer7_out_5_V;
wire    ap_channel_done_layer7_out_4_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_4_V;
wire    ap_sync_channel_write_layer7_out_4_V;
wire    ap_channel_done_layer7_out_3_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_3_V;
wire    ap_sync_channel_write_layer7_out_3_V;
wire    ap_channel_done_layer7_out_2_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_2_V;
wire    ap_sync_channel_write_layer7_out_2_V;
wire    ap_channel_done_layer7_out_1_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_1_V;
wire    ap_sync_channel_write_layer7_out_1_V;
wire    ap_channel_done_layer7_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_0_V;
wire    ap_sync_channel_write_layer7_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_d0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_d0;
wire    ap_channel_done_layer8_out_7_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_7_V;
wire    ap_sync_channel_write_layer8_out_7_V;
wire    ap_channel_done_layer8_out_6_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_6_V;
wire    ap_sync_channel_write_layer8_out_6_V;
wire    ap_channel_done_layer8_out_5_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_5_V;
wire    ap_sync_channel_write_layer8_out_5_V;
wire    ap_channel_done_layer8_out_4_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_4_V;
wire    ap_sync_channel_write_layer8_out_4_V;
wire    ap_channel_done_layer8_out_3_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_3_V;
wire    ap_sync_channel_write_layer8_out_3_V;
wire    ap_channel_done_layer8_out_2_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_2_V;
wire    ap_sync_channel_write_layer8_out_2_V;
wire    ap_channel_done_layer8_out_1_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_1_V;
wire    ap_sync_channel_write_layer8_out_1_V;
wire    ap_channel_done_layer8_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_0_V;
wire    ap_sync_channel_write_layer8_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_ce0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_d0;
wire   [3:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_address0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_ce0;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_we0;
wire   [14:0] relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_d0;
wire    ap_channel_done_layer9_out_7_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_7_V;
wire    ap_sync_channel_write_layer9_out_7_V;
wire    ap_channel_done_layer9_out_6_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_6_V;
wire    ap_sync_channel_write_layer9_out_6_V;
wire    ap_channel_done_layer9_out_5_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_5_V;
wire    ap_sync_channel_write_layer9_out_5_V;
wire    ap_channel_done_layer9_out_4_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_4_V;
wire    ap_sync_channel_write_layer9_out_4_V;
wire    ap_channel_done_layer9_out_3_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_3_V;
wire    ap_sync_channel_write_layer9_out_3_V;
wire    ap_channel_done_layer9_out_2_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_2_V;
wire    ap_sync_channel_write_layer9_out_2_V;
wire    ap_channel_done_layer9_out_1_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_1_V;
wire    ap_sync_channel_write_layer9_out_1_V;
wire    ap_channel_done_layer9_out_0_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_0_V;
wire    ap_sync_channel_write_layer9_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_ce0;
wire   [3:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_ce0;
wire   [0:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_d0;
wire   [0:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_d0;
wire   [0:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_address0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_ce0;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_we0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_d0;
wire    ap_channel_done_layer10_out_2_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_full_n;
reg    ap_sync_reg_channel_write_layer10_out_2_V;
wire    ap_sync_channel_write_layer10_out_2_V;
wire    ap_channel_done_layer10_out_1_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_full_n;
reg    ap_sync_reg_channel_write_layer10_out_1_V;
wire    ap_sync_channel_write_layer10_out_1_V;
wire    ap_channel_done_layer10_out_0_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_full_n;
reg    ap_sync_reg_channel_write_layer10_out_0_V;
wire    ap_sync_channel_write_layer10_out_0_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_start;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_done;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_continue;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_idle;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address0;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce0;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address1;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce1;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address0;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce0;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address1;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce1;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address0;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce0;
wire   [0:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address1;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce1;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V_ap_vld;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V_ap_vld;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V_ap_vld;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V_ap_vld;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V_ap_vld;
wire   [15:0] softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V_ap_vld;
wire    ap_sync_continue;
wire    layer2_out_0_V_i_full_n;
wire    layer2_out_0_V_t_empty_n;
wire    layer2_out_1_V_i_full_n;
wire    layer2_out_1_V_t_empty_n;
wire    layer2_out_2_V_i_full_n;
wire    layer2_out_2_V_t_empty_n;
wire    layer2_out_3_V_i_full_n;
wire    layer2_out_3_V_t_empty_n;
wire    layer2_out_4_V_i_full_n;
wire    layer2_out_4_V_t_empty_n;
wire    layer2_out_5_V_i_full_n;
wire    layer2_out_5_V_t_empty_n;
wire    layer2_out_6_V_i_full_n;
wire    layer2_out_6_V_t_empty_n;
wire    layer2_out_7_V_i_full_n;
wire    layer2_out_7_V_t_empty_n;
wire    layer3_out_0_V_i_full_n;
wire    layer3_out_0_V_t_empty_n;
wire    layer3_out_1_V_i_full_n;
wire    layer3_out_1_V_t_empty_n;
wire    layer3_out_2_V_i_full_n;
wire    layer3_out_2_V_t_empty_n;
wire    layer3_out_3_V_i_full_n;
wire    layer3_out_3_V_t_empty_n;
wire    layer3_out_4_V_i_full_n;
wire    layer3_out_4_V_t_empty_n;
wire    layer3_out_5_V_i_full_n;
wire    layer3_out_5_V_t_empty_n;
wire    layer3_out_6_V_i_full_n;
wire    layer3_out_6_V_t_empty_n;
wire    layer3_out_7_V_i_full_n;
wire    layer3_out_7_V_t_empty_n;
wire    layer4_out_0_V_i_full_n;
wire    layer4_out_0_V_t_empty_n;
wire    layer4_out_1_V_i_full_n;
wire    layer4_out_1_V_t_empty_n;
wire    layer4_out_2_V_i_full_n;
wire    layer4_out_2_V_t_empty_n;
wire    layer4_out_3_V_i_full_n;
wire    layer4_out_3_V_t_empty_n;
wire    layer4_out_4_V_i_full_n;
wire    layer4_out_4_V_t_empty_n;
wire    layer4_out_5_V_i_full_n;
wire    layer4_out_5_V_t_empty_n;
wire    layer4_out_6_V_i_full_n;
wire    layer4_out_6_V_t_empty_n;
wire    layer4_out_7_V_i_full_n;
wire    layer4_out_7_V_t_empty_n;
wire    layer6_out_0_V_i_full_n;
wire    layer6_out_0_V_t_empty_n;
wire    layer6_out_1_V_i_full_n;
wire    layer6_out_1_V_t_empty_n;
wire    layer6_out_2_V_i_full_n;
wire    layer6_out_2_V_t_empty_n;
wire    layer6_out_3_V_i_full_n;
wire    layer6_out_3_V_t_empty_n;
wire    layer6_out_4_V_i_full_n;
wire    layer6_out_4_V_t_empty_n;
wire    layer6_out_5_V_i_full_n;
wire    layer6_out_5_V_t_empty_n;
wire    layer6_out_6_V_i_full_n;
wire    layer6_out_6_V_t_empty_n;
wire    layer6_out_7_V_i_full_n;
wire    layer6_out_7_V_t_empty_n;
wire    layer7_out_0_V_i_full_n;
wire    layer7_out_0_V_t_empty_n;
wire    layer7_out_1_V_i_full_n;
wire    layer7_out_1_V_t_empty_n;
wire    layer7_out_2_V_i_full_n;
wire    layer7_out_2_V_t_empty_n;
wire    layer7_out_3_V_i_full_n;
wire    layer7_out_3_V_t_empty_n;
wire    layer7_out_4_V_i_full_n;
wire    layer7_out_4_V_t_empty_n;
wire    layer7_out_5_V_i_full_n;
wire    layer7_out_5_V_t_empty_n;
wire    layer7_out_6_V_i_full_n;
wire    layer7_out_6_V_t_empty_n;
wire    layer7_out_7_V_i_full_n;
wire    layer7_out_7_V_t_empty_n;
wire    layer8_out_0_V_i_full_n;
wire    layer8_out_0_V_t_empty_n;
wire    layer8_out_1_V_i_full_n;
wire    layer8_out_1_V_t_empty_n;
wire    layer8_out_2_V_i_full_n;
wire    layer8_out_2_V_t_empty_n;
wire    layer8_out_3_V_i_full_n;
wire    layer8_out_3_V_t_empty_n;
wire    layer8_out_4_V_i_full_n;
wire    layer8_out_4_V_t_empty_n;
wire    layer8_out_5_V_i_full_n;
wire    layer8_out_5_V_t_empty_n;
wire    layer8_out_6_V_i_full_n;
wire    layer8_out_6_V_t_empty_n;
wire    layer8_out_7_V_i_full_n;
wire    layer8_out_7_V_t_empty_n;
wire    layer9_out_0_V_i_full_n;
wire    layer9_out_0_V_t_empty_n;
wire    layer9_out_1_V_i_full_n;
wire    layer9_out_1_V_t_empty_n;
wire    layer9_out_2_V_i_full_n;
wire    layer9_out_2_V_t_empty_n;
wire    layer9_out_3_V_i_full_n;
wire    layer9_out_3_V_t_empty_n;
wire    layer9_out_4_V_i_full_n;
wire    layer9_out_4_V_t_empty_n;
wire    layer9_out_5_V_i_full_n;
wire    layer9_out_5_V_t_empty_n;
wire    layer9_out_6_V_i_full_n;
wire    layer9_out_6_V_t_empty_n;
wire    layer9_out_7_V_i_full_n;
wire    layer9_out_7_V_t_empty_n;
wire    layer10_out_0_V_i_full_n;
wire    layer10_out_0_V_t_empty_n;
wire   [15:0] layer10_out_0_V_t_d1;
wire    layer10_out_0_V_t_we1;
wire    layer10_out_1_V_i_full_n;
wire    layer10_out_1_V_t_empty_n;
wire   [15:0] layer10_out_1_V_t_d1;
wire    layer10_out_1_V_t_we1;
wire    layer10_out_2_V_i_full_n;
wire    layer10_out_2_V_t_empty_n;
wire   [15:0] layer10_out_2_V_t_d1;
wire    layer10_out_2_V_t_we1;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_full_n;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_write;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_full_n;
wire    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_write;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_write;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_write;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_full_n;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_write;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_full_n;
wire    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_0_V = 1'b0;
end

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_d0),
    .i_q0(layer2_out_0_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_0_V),
    .t_empty_n(layer2_out_0_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_d0),
    .i_q0(layer2_out_1_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_1_V),
    .t_empty_n(layer2_out_1_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_d0),
    .i_q0(layer2_out_2_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_2_V),
    .t_empty_n(layer2_out_2_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_d0),
    .i_q0(layer2_out_3_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_3_V),
    .t_empty_n(layer2_out_3_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_d0),
    .i_q0(layer2_out_4_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_4_V),
    .t_empty_n(layer2_out_4_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_d0),
    .i_q0(layer2_out_5_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_5_V),
    .t_empty_n(layer2_out_5_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_d0),
    .i_q0(layer2_out_6_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_6_V),
    .t_empty_n(layer2_out_6_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer2_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer2_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_address0),
    .i_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_ce0),
    .i_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_we0),
    .i_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_d0),
    .i_q0(layer2_out_7_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer2_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer2_out_7_V),
    .t_empty_n(layer2_out_7_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_d0),
    .i_q0(layer3_out_0_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_0_V),
    .t_empty_n(layer3_out_0_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_d0),
    .i_q0(layer3_out_1_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_1_V),
    .t_empty_n(layer3_out_1_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_d0),
    .i_q0(layer3_out_2_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_2_V),
    .t_empty_n(layer3_out_2_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_d0),
    .i_q0(layer3_out_3_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_3_V),
    .t_empty_n(layer3_out_3_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_d0),
    .i_q0(layer3_out_4_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_4_V),
    .t_empty_n(layer3_out_4_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_d0),
    .i_q0(layer3_out_5_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_5_V),
    .t_empty_n(layer3_out_5_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_d0),
    .i_q0(layer3_out_6_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_6_V),
    .t_empty_n(layer3_out_6_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer3_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 2848 ),
    .AddressWidth( 12 ))
layer3_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_d0),
    .i_q0(layer3_out_7_V_i_q0),
    .t_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_address0),
    .t_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer3_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer3_out_7_V),
    .t_empty_n(layer3_out_7_V_t_empty_n),
    .t_read(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_d0),
    .i_q0(layer4_out_0_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_0_V),
    .t_empty_n(layer4_out_0_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_d0),
    .i_q0(layer4_out_1_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_1_V),
    .t_empty_n(layer4_out_1_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_d0),
    .i_q0(layer4_out_2_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_2_V),
    .t_empty_n(layer4_out_2_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_d0),
    .i_q0(layer4_out_3_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_3_V),
    .t_empty_n(layer4_out_3_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_d0),
    .i_q0(layer4_out_4_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_4_V),
    .t_empty_n(layer4_out_4_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_d0),
    .i_q0(layer4_out_5_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_5_V),
    .t_empty_n(layer4_out_5_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_d0),
    .i_q0(layer4_out_6_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_6_V),
    .t_empty_n(layer4_out_6_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer4_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 704 ),
    .AddressWidth( 10 ))
layer4_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_address0),
    .i_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_ce0),
    .i_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_we0),
    .i_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_d0),
    .i_q0(layer4_out_7_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer4_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer4_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer4_out_7_V),
    .t_empty_n(layer4_out_7_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_d0),
    .i_q0(layer6_out_0_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_0_V),
    .t_empty_n(layer6_out_0_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_d0),
    .i_q0(layer6_out_1_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_1_V),
    .t_empty_n(layer6_out_1_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_d0),
    .i_q0(layer6_out_2_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_2_V),
    .t_empty_n(layer6_out_2_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_d0),
    .i_q0(layer6_out_3_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_3_V),
    .t_empty_n(layer6_out_3_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_d0),
    .i_q0(layer6_out_4_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_4_V),
    .t_empty_n(layer6_out_4_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_d0),
    .i_q0(layer6_out_5_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_5_V),
    .t_empty_n(layer6_out_5_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_d0),
    .i_q0(layer6_out_6_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_6_V),
    .t_empty_n(layer6_out_6_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer6_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_d0),
    .i_q0(layer6_out_7_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer6_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer6_out_7_V),
    .t_empty_n(layer6_out_7_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_d0),
    .i_q0(layer7_out_0_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_0_V),
    .t_empty_n(layer7_out_0_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_d0),
    .i_q0(layer7_out_1_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_1_V),
    .t_empty_n(layer7_out_1_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_d0),
    .i_q0(layer7_out_2_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_2_V),
    .t_empty_n(layer7_out_2_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_d0),
    .i_q0(layer7_out_3_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_3_V),
    .t_empty_n(layer7_out_3_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_d0),
    .i_q0(layer7_out_4_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_4_V),
    .t_empty_n(layer7_out_4_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_d0),
    .i_q0(layer7_out_5_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_5_V),
    .t_empty_n(layer7_out_5_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_d0),
    .i_q0(layer7_out_6_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_6_V),
    .t_empty_n(layer7_out_6_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer7_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_d0),
    .i_q0(layer7_out_7_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer7_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer7_out_7_V),
    .t_empty_n(layer7_out_7_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_d0),
    .i_q0(layer8_out_0_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_0_V),
    .t_empty_n(layer8_out_0_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_d0),
    .i_q0(layer8_out_1_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_1_V),
    .t_empty_n(layer8_out_1_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_d0),
    .i_q0(layer8_out_2_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_2_V),
    .t_empty_n(layer8_out_2_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_d0),
    .i_q0(layer8_out_3_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_3_V),
    .t_empty_n(layer8_out_3_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_d0),
    .i_q0(layer8_out_4_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_4_V),
    .t_empty_n(layer8_out_4_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_d0),
    .i_q0(layer8_out_5_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_5_V),
    .t_empty_n(layer8_out_5_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_d0),
    .i_q0(layer8_out_6_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_6_V),
    .t_empty_n(layer8_out_6_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer6_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer8_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_d0),
    .i_q0(layer8_out_7_V_i_q0),
    .t_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_address0),
    .t_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer8_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer8_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer8_out_7_V),
    .t_empty_n(layer8_out_7_V_t_empty_n),
    .t_read(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_d0),
    .i_q0(layer9_out_0_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_0_V),
    .t_empty_n(layer9_out_0_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_d0),
    .i_q0(layer9_out_1_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_1_V),
    .t_empty_n(layer9_out_1_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_d0),
    .i_q0(layer9_out_2_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_2_V),
    .t_empty_n(layer9_out_2_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_d0),
    .i_q0(layer9_out_3_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_3_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_3_V),
    .t_empty_n(layer9_out_3_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_d0),
    .i_q0(layer9_out_4_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_4_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_4_V),
    .t_empty_n(layer9_out_4_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_d0),
    .i_q0(layer9_out_5_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_5_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_5_V),
    .t_empty_n(layer9_out_5_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_d0),
    .i_q0(layer9_out_6_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_6_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_6_V),
    .t_empty_n(layer9_out_6_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer7_out_0_V #(
    .DataWidth( 15 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer9_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_address0),
    .i_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_ce0),
    .i_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_we0),
    .i_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_d0),
    .i_q0(layer9_out_7_V_i_q0),
    .t_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_address0),
    .t_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(15'd0),
    .t_q0(layer9_out_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_7_V_i_full_n),
    .i_write(ap_channel_done_layer9_out_7_V),
    .t_empty_n(layer9_out_7_V_t_empty_n),
    .t_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

myproject_layer10_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
layer10_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_d0),
    .i_q0(layer10_out_0_V_i_q0),
    .i_address1(1'd0),
    .i_ce1(1'b0),
    .i_q1(layer10_out_0_V_i_q1),
    .t_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address0),
    .t_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer10_out_0_V_t_q0),
    .t_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address1),
    .t_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce1),
    .t_q1(layer10_out_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer10_out_0_V_i_full_n),
    .i_write(ap_channel_done_layer10_out_0_V),
    .t_empty_n(layer10_out_0_V_t_empty_n),
    .t_read(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready)
);

myproject_layer10_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
layer10_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_d0),
    .i_q0(layer10_out_1_V_i_q0),
    .i_address1(1'd0),
    .i_ce1(1'b0),
    .i_q1(layer10_out_1_V_i_q1),
    .t_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address0),
    .t_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer10_out_1_V_t_q0),
    .t_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address1),
    .t_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce1),
    .t_q1(layer10_out_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer10_out_1_V_i_full_n),
    .i_write(ap_channel_done_layer10_out_1_V),
    .t_empty_n(layer10_out_1_V_t_empty_n),
    .t_read(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready)
);

myproject_layer10_out_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
layer10_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_address0),
    .i_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_ce0),
    .i_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_we0),
    .i_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_d0),
    .i_q0(layer10_out_2_V_i_q0),
    .i_address1(1'd0),
    .i_ce1(1'b0),
    .i_q1(layer10_out_2_V_i_q1),
    .t_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address0),
    .t_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(layer10_out_2_V_t_q0),
    .t_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address1),
    .t_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce1),
    .t_q1(layer10_out_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer10_out_2_V_i_full_n),
    .i_write(ap_channel_done_layer10_out_2_V),
    .t_empty_n(layer10_out_2_V_t_empty_n),
    .t_read(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready)
);

conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_start),
    .ap_done(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_ready),
    .data_V(conv2d_1_input_V),
    .data_V_ap_vld(conv2d_1_input_V_ap_vld),
    .res_0_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_address0),
    .res_0_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_ce0),
    .res_0_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_we0),
    .res_0_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_d0),
    .res_1_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_address0),
    .res_1_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_ce0),
    .res_1_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_we0),
    .res_1_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_d0),
    .res_2_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_address0),
    .res_2_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_ce0),
    .res_2_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_we0),
    .res_2_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_d0),
    .res_3_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_address0),
    .res_3_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_ce0),
    .res_3_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_we0),
    .res_3_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_d0),
    .res_4_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_address0),
    .res_4_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_ce0),
    .res_4_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_we0),
    .res_4_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_d0),
    .res_5_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_address0),
    .res_5_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_ce0),
    .res_5_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_we0),
    .res_5_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_d0),
    .res_6_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_address0),
    .res_6_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_ce0),
    .res_6_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_we0),
    .res_6_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_d0),
    .res_7_V_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_address0),
    .res_7_V_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_ce0),
    .res_7_V_we0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_we0),
    .res_7_V_d0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_d0)
);

relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready),
    .data_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_address0),
    .data_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_ce0),
    .data_0_V_q0(layer2_out_0_V_t_q0),
    .data_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_address0),
    .data_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_ce0),
    .data_1_V_q0(layer2_out_1_V_t_q0),
    .data_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_address0),
    .data_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_ce0),
    .data_2_V_q0(layer2_out_2_V_t_q0),
    .data_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_address0),
    .data_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_ce0),
    .data_3_V_q0(layer2_out_3_V_t_q0),
    .data_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_address0),
    .data_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_ce0),
    .data_4_V_q0(layer2_out_4_V_t_q0),
    .data_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_address0),
    .data_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_ce0),
    .data_5_V_q0(layer2_out_5_V_t_q0),
    .data_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_address0),
    .data_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_ce0),
    .data_6_V_q0(layer2_out_6_V_t_q0),
    .data_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_address0),
    .data_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_ce0),
    .data_7_V_q0(layer2_out_7_V_t_q0),
    .res_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_address0),
    .res_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_ce0),
    .res_0_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_we0),
    .res_0_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_d0),
    .res_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_address0),
    .res_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_ce0),
    .res_1_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_we0),
    .res_1_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_d0),
    .res_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_address0),
    .res_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_ce0),
    .res_2_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_we0),
    .res_2_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_d0),
    .res_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_address0),
    .res_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_ce0),
    .res_3_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_we0),
    .res_3_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_d0),
    .res_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_address0),
    .res_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_ce0),
    .res_4_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_we0),
    .res_4_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_d0),
    .res_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_address0),
    .res_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_ce0),
    .res_5_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_we0),
    .res_5_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_d0),
    .res_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_address0),
    .res_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_ce0),
    .res_6_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_we0),
    .res_6_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_d0),
    .res_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_address0),
    .res_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_ce0),
    .res_7_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_we0),
    .res_7_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_d0)
);

pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_start),
    .ap_done(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done),
    .ap_continue(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue),
    .ap_idle(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_idle),
    .ap_ready(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready),
    .data_0_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_address0),
    .data_0_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_ce0),
    .data_0_V_q0(layer3_out_0_V_t_q0),
    .data_1_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_address0),
    .data_1_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_ce0),
    .data_1_V_q0(layer3_out_1_V_t_q0),
    .data_2_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_address0),
    .data_2_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_ce0),
    .data_2_V_q0(layer3_out_2_V_t_q0),
    .data_3_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_address0),
    .data_3_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_ce0),
    .data_3_V_q0(layer3_out_3_V_t_q0),
    .data_4_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_address0),
    .data_4_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_ce0),
    .data_4_V_q0(layer3_out_4_V_t_q0),
    .data_5_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_address0),
    .data_5_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_ce0),
    .data_5_V_q0(layer3_out_5_V_t_q0),
    .data_6_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_address0),
    .data_6_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_ce0),
    .data_6_V_q0(layer3_out_6_V_t_q0),
    .data_7_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_address0),
    .data_7_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_ce0),
    .data_7_V_q0(layer3_out_7_V_t_q0),
    .res_0_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_address0),
    .res_0_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_ce0),
    .res_0_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_we0),
    .res_0_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_d0),
    .res_1_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_address0),
    .res_1_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_ce0),
    .res_1_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_we0),
    .res_1_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_d0),
    .res_2_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_address0),
    .res_2_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_ce0),
    .res_2_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_we0),
    .res_2_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_d0),
    .res_3_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_address0),
    .res_3_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_ce0),
    .res_3_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_we0),
    .res_3_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_d0),
    .res_4_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_address0),
    .res_4_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_ce0),
    .res_4_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_we0),
    .res_4_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_d0),
    .res_5_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_address0),
    .res_5_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_ce0),
    .res_5_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_we0),
    .res_5_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_d0),
    .res_6_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_address0),
    .res_6_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_ce0),
    .res_6_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_we0),
    .res_6_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_d0),
    .res_7_V_address0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_address0),
    .res_7_V_ce0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_ce0),
    .res_7_V_we0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_we0),
    .res_7_V_d0(pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_d0)
);

dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready),
    .data_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_address0),
    .data_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_ce0),
    .data_0_V_q0(layer4_out_0_V_t_q0),
    .data_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_address0),
    .data_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_ce0),
    .data_1_V_q0(layer4_out_1_V_t_q0),
    .data_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_address0),
    .data_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_ce0),
    .data_2_V_q0(layer4_out_2_V_t_q0),
    .data_3_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_address0),
    .data_3_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_ce0),
    .data_3_V_q0(layer4_out_3_V_t_q0),
    .data_4_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_address0),
    .data_4_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_ce0),
    .data_4_V_q0(layer4_out_4_V_t_q0),
    .data_5_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_address0),
    .data_5_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_ce0),
    .data_5_V_q0(layer4_out_5_V_t_q0),
    .data_6_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_address0),
    .data_6_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_ce0),
    .data_6_V_q0(layer4_out_6_V_t_q0),
    .data_7_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_address0),
    .data_7_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_ce0),
    .data_7_V_q0(layer4_out_7_V_t_q0),
    .res_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_address0),
    .res_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_ce0),
    .res_0_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_we0),
    .res_0_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_d0),
    .res_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_address0),
    .res_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_ce0),
    .res_1_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_we0),
    .res_1_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_d0),
    .res_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_address0),
    .res_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_ce0),
    .res_2_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_we0),
    .res_2_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_d0),
    .res_3_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_address0),
    .res_3_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_ce0),
    .res_3_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_we0),
    .res_3_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_d0),
    .res_4_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_address0),
    .res_4_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_ce0),
    .res_4_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_we0),
    .res_4_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_d0),
    .res_5_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_address0),
    .res_5_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_ce0),
    .res_5_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_we0),
    .res_5_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_d0),
    .res_6_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_address0),
    .res_6_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_ce0),
    .res_6_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_we0),
    .res_6_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_d0),
    .res_7_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_address0),
    .res_7_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_ce0),
    .res_7_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_we0),
    .res_7_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_d0)
);

relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready),
    .data_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_address0),
    .data_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_ce0),
    .data_0_V_q0(layer6_out_0_V_t_q0),
    .data_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_address0),
    .data_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_ce0),
    .data_1_V_q0(layer6_out_1_V_t_q0),
    .data_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_address0),
    .data_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_ce0),
    .data_2_V_q0(layer6_out_2_V_t_q0),
    .data_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_address0),
    .data_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_ce0),
    .data_3_V_q0(layer6_out_3_V_t_q0),
    .data_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_address0),
    .data_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_ce0),
    .data_4_V_q0(layer6_out_4_V_t_q0),
    .data_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_address0),
    .data_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_ce0),
    .data_5_V_q0(layer6_out_5_V_t_q0),
    .data_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_address0),
    .data_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_ce0),
    .data_6_V_q0(layer6_out_6_V_t_q0),
    .data_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_address0),
    .data_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_ce0),
    .data_7_V_q0(layer6_out_7_V_t_q0),
    .res_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_address0),
    .res_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_ce0),
    .res_0_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_we0),
    .res_0_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_d0),
    .res_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_address0),
    .res_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_ce0),
    .res_1_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_we0),
    .res_1_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_d0),
    .res_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_address0),
    .res_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_ce0),
    .res_2_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_we0),
    .res_2_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_d0),
    .res_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_address0),
    .res_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_ce0),
    .res_3_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_we0),
    .res_3_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_d0),
    .res_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_address0),
    .res_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_ce0),
    .res_4_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_we0),
    .res_4_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_d0),
    .res_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_address0),
    .res_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_ce0),
    .res_5_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_we0),
    .res_5_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_d0),
    .res_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_address0),
    .res_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_ce0),
    .res_6_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_we0),
    .res_6_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_d0),
    .res_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_address0),
    .res_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_ce0),
    .res_7_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_we0),
    .res_7_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_d0)
);

dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready),
    .data_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_address0),
    .data_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_ce0),
    .data_0_V_q0(layer7_out_0_V_t_q0),
    .data_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_address0),
    .data_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_ce0),
    .data_1_V_q0(layer7_out_1_V_t_q0),
    .data_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_address0),
    .data_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_ce0),
    .data_2_V_q0(layer7_out_2_V_t_q0),
    .data_3_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_address0),
    .data_3_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_ce0),
    .data_3_V_q0(layer7_out_3_V_t_q0),
    .data_4_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_address0),
    .data_4_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_ce0),
    .data_4_V_q0(layer7_out_4_V_t_q0),
    .data_5_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_address0),
    .data_5_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_ce0),
    .data_5_V_q0(layer7_out_5_V_t_q0),
    .data_6_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_address0),
    .data_6_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_ce0),
    .data_6_V_q0(layer7_out_6_V_t_q0),
    .data_7_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_address0),
    .data_7_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_ce0),
    .data_7_V_q0(layer7_out_7_V_t_q0),
    .res_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_address0),
    .res_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_ce0),
    .res_0_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_we0),
    .res_0_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_d0),
    .res_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_address0),
    .res_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_ce0),
    .res_1_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_we0),
    .res_1_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_d0),
    .res_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_address0),
    .res_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_ce0),
    .res_2_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_we0),
    .res_2_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_d0),
    .res_3_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_address0),
    .res_3_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_ce0),
    .res_3_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_we0),
    .res_3_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_d0),
    .res_4_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_address0),
    .res_4_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_ce0),
    .res_4_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_we0),
    .res_4_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_d0),
    .res_5_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_address0),
    .res_5_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_ce0),
    .res_5_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_we0),
    .res_5_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_d0),
    .res_6_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_address0),
    .res_6_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_ce0),
    .res_6_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_we0),
    .res_6_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_d0),
    .res_7_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_address0),
    .res_7_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_ce0),
    .res_7_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_we0),
    .res_7_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_d0)
);

relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready),
    .data_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_address0),
    .data_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_ce0),
    .data_0_V_q0(layer8_out_0_V_t_q0),
    .data_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_address0),
    .data_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_ce0),
    .data_1_V_q0(layer8_out_1_V_t_q0),
    .data_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_address0),
    .data_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_ce0),
    .data_2_V_q0(layer8_out_2_V_t_q0),
    .data_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_address0),
    .data_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_ce0),
    .data_3_V_q0(layer8_out_3_V_t_q0),
    .data_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_address0),
    .data_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_ce0),
    .data_4_V_q0(layer8_out_4_V_t_q0),
    .data_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_address0),
    .data_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_ce0),
    .data_5_V_q0(layer8_out_5_V_t_q0),
    .data_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_address0),
    .data_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_ce0),
    .data_6_V_q0(layer8_out_6_V_t_q0),
    .data_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_address0),
    .data_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_ce0),
    .data_7_V_q0(layer8_out_7_V_t_q0),
    .res_0_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_address0),
    .res_0_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_ce0),
    .res_0_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_we0),
    .res_0_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_d0),
    .res_1_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_address0),
    .res_1_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_ce0),
    .res_1_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_we0),
    .res_1_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_d0),
    .res_2_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_address0),
    .res_2_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_ce0),
    .res_2_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_we0),
    .res_2_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_d0),
    .res_3_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_address0),
    .res_3_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_ce0),
    .res_3_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_we0),
    .res_3_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_d0),
    .res_4_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_address0),
    .res_4_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_ce0),
    .res_4_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_we0),
    .res_4_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_d0),
    .res_5_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_address0),
    .res_5_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_ce0),
    .res_5_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_we0),
    .res_5_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_d0),
    .res_6_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_address0),
    .res_6_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_ce0),
    .res_6_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_we0),
    .res_6_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_d0),
    .res_7_V_address0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_address0),
    .res_7_V_ce0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_ce0),
    .res_7_V_we0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_we0),
    .res_7_V_d0(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_d0)
);

dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready),
    .data_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_address0),
    .data_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_ce0),
    .data_0_V_q0(layer9_out_0_V_t_q0),
    .data_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_address0),
    .data_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_ce0),
    .data_1_V_q0(layer9_out_1_V_t_q0),
    .data_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_address0),
    .data_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_ce0),
    .data_2_V_q0(layer9_out_2_V_t_q0),
    .data_3_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_address0),
    .data_3_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_ce0),
    .data_3_V_q0(layer9_out_3_V_t_q0),
    .data_4_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_address0),
    .data_4_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_ce0),
    .data_4_V_q0(layer9_out_4_V_t_q0),
    .data_5_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_address0),
    .data_5_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_ce0),
    .data_5_V_q0(layer9_out_5_V_t_q0),
    .data_6_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_address0),
    .data_6_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_ce0),
    .data_6_V_q0(layer9_out_6_V_t_q0),
    .data_7_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_address0),
    .data_7_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_ce0),
    .data_7_V_q0(layer9_out_7_V_t_q0),
    .res_0_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_address0),
    .res_0_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_ce0),
    .res_0_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_we0),
    .res_0_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_d0),
    .res_1_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_address0),
    .res_1_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_ce0),
    .res_1_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_we0),
    .res_1_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_d0),
    .res_2_V_address0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_address0),
    .res_2_V_ce0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_ce0),
    .res_2_V_we0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_we0),
    .res_2_V_d0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_d0)
);

softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_start),
    .ap_done(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_done),
    .ap_continue(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_continue),
    .ap_idle(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_idle),
    .ap_ready(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready),
    .data_0_V_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address0),
    .data_0_V_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce0),
    .data_0_V_q0(layer10_out_0_V_t_q0),
    .data_0_V_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address1),
    .data_0_V_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce1),
    .data_0_V_q1(layer10_out_0_V_t_q1),
    .data_1_V_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address0),
    .data_1_V_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce0),
    .data_1_V_q0(layer10_out_1_V_t_q0),
    .data_1_V_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address1),
    .data_1_V_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce1),
    .data_1_V_q1(layer10_out_1_V_t_q1),
    .data_2_V_address0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address0),
    .data_2_V_ce0(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce0),
    .data_2_V_q0(layer10_out_2_V_t_q0),
    .data_2_V_address1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address1),
    .data_2_V_ce1(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce1),
    .data_2_V_q1(layer10_out_2_V_t_q1),
    .res_0_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V),
    .res_0_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V_ap_vld),
    .res_1_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V),
    .res_1_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V_ap_vld),
    .res_2_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V),
    .res_2_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V_ap_vld),
    .res_3_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V),
    .res_3_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V_ap_vld),
    .res_4_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V),
    .res_4_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V_ap_vld),
    .res_5_V(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V),
    .res_5_V_ap_vld(softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_0_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_0_V <= ap_sync_channel_write_layer10_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_1_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_1_V <= ap_sync_channel_write_layer10_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_2_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_2_V <= ap_sync_channel_write_layer10_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_0_V <= ap_sync_channel_write_layer3_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_1_V <= ap_sync_channel_write_layer3_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_2_V <= ap_sync_channel_write_layer3_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_3_V <= ap_sync_channel_write_layer3_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_4_V <= ap_sync_channel_write_layer3_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_5_V <= ap_sync_channel_write_layer3_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_6_V <= ap_sync_channel_write_layer3_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_7_V <= ap_sync_channel_write_layer3_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
    end else begin
        if (((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_0_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_0_V <= ap_sync_channel_write_layer6_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_1_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_1_V <= ap_sync_channel_write_layer6_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_2_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_2_V <= ap_sync_channel_write_layer6_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_3_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_3_V <= ap_sync_channel_write_layer6_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_4_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_4_V <= ap_sync_channel_write_layer6_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_5_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_5_V <= ap_sync_channel_write_layer6_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_6_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_6_V <= ap_sync_channel_write_layer6_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_7_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_7_V <= ap_sync_channel_write_layer6_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_0_V <= ap_sync_channel_write_layer7_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_1_V <= ap_sync_channel_write_layer7_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_2_V <= ap_sync_channel_write_layer7_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_3_V <= ap_sync_channel_write_layer7_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_4_V <= ap_sync_channel_write_layer7_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_5_V <= ap_sync_channel_write_layer7_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_6_V <= ap_sync_channel_write_layer7_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_7_V <= ap_sync_channel_write_layer7_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_0_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_0_V <= ap_sync_channel_write_layer8_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_1_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_1_V <= ap_sync_channel_write_layer8_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_2_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_2_V <= ap_sync_channel_write_layer8_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_3_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_3_V <= ap_sync_channel_write_layer8_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_4_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_4_V <= ap_sync_channel_write_layer8_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_5_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_5_V <= ap_sync_channel_write_layer8_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_6_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_6_V <= ap_sync_channel_write_layer8_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_7_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_7_V <= ap_sync_channel_write_layer8_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_0_V <= ap_sync_channel_write_layer9_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_1_V <= ap_sync_channel_write_layer9_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_2_V <= ap_sync_channel_write_layer9_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_3_V <= ap_sync_channel_write_layer9_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_4_V <= ap_sync_channel_write_layer9_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_5_V <= ap_sync_channel_write_layer9_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_6_V <= ap_sync_channel_write_layer9_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_7_V <= ap_sync_channel_write_layer9_out_7_V;
        end
    end
end

assign ap_channel_done_layer10_out_0_V = ((ap_sync_reg_channel_write_layer10_out_0_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_1_V = ((ap_sync_reg_channel_write_layer10_out_1_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_2_V = ((ap_sync_reg_channel_write_layer10_out_2_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer2_out_0_V = ((ap_sync_reg_channel_write_layer2_out_0_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_1_V = ((ap_sync_reg_channel_write_layer2_out_1_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_2_V = ((ap_sync_reg_channel_write_layer2_out_2_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_3_V = ((ap_sync_reg_channel_write_layer2_out_3_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_4_V = ((ap_sync_reg_channel_write_layer2_out_4_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_5_V = ((ap_sync_reg_channel_write_layer2_out_5_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_6_V = ((ap_sync_reg_channel_write_layer2_out_6_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_7_V = ((ap_sync_reg_channel_write_layer2_out_7_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer3_out_0_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_0_V ^ 1'b1));

assign ap_channel_done_layer3_out_1_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_1_V ^ 1'b1));

assign ap_channel_done_layer3_out_2_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_2_V ^ 1'b1));

assign ap_channel_done_layer3_out_3_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_3_V ^ 1'b1));

assign ap_channel_done_layer3_out_4_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_4_V ^ 1'b1));

assign ap_channel_done_layer3_out_5_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_5_V ^ 1'b1));

assign ap_channel_done_layer3_out_6_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_6_V ^ 1'b1));

assign ap_channel_done_layer3_out_7_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_7_V ^ 1'b1));

assign ap_channel_done_layer4_out_0_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_0_V ^ 1'b1));

assign ap_channel_done_layer4_out_1_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_1_V ^ 1'b1));

assign ap_channel_done_layer4_out_2_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2_V ^ 1'b1));

assign ap_channel_done_layer4_out_3_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_3_V ^ 1'b1));

assign ap_channel_done_layer4_out_4_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_4_V ^ 1'b1));

assign ap_channel_done_layer4_out_5_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_5_V ^ 1'b1));

assign ap_channel_done_layer4_out_6_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6_V ^ 1'b1));

assign ap_channel_done_layer4_out_7_V = (pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7_V ^ 1'b1));

assign ap_channel_done_layer6_out_0_V = ((ap_sync_reg_channel_write_layer6_out_0_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_1_V = ((ap_sync_reg_channel_write_layer6_out_1_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_2_V = ((ap_sync_reg_channel_write_layer6_out_2_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_3_V = ((ap_sync_reg_channel_write_layer6_out_3_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_4_V = ((ap_sync_reg_channel_write_layer6_out_4_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_5_V = ((ap_sync_reg_channel_write_layer6_out_5_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_6_V = ((ap_sync_reg_channel_write_layer6_out_6_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_7_V = ((ap_sync_reg_channel_write_layer6_out_7_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer7_out_0_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_0_V ^ 1'b1));

assign ap_channel_done_layer7_out_1_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_1_V ^ 1'b1));

assign ap_channel_done_layer7_out_2_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_2_V ^ 1'b1));

assign ap_channel_done_layer7_out_3_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_3_V ^ 1'b1));

assign ap_channel_done_layer7_out_4_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_4_V ^ 1'b1));

assign ap_channel_done_layer7_out_5_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_5_V ^ 1'b1));

assign ap_channel_done_layer7_out_6_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_6_V ^ 1'b1));

assign ap_channel_done_layer7_out_7_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_7_V ^ 1'b1));

assign ap_channel_done_layer8_out_0_V = ((ap_sync_reg_channel_write_layer8_out_0_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_1_V = ((ap_sync_reg_channel_write_layer8_out_1_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_2_V = ((ap_sync_reg_channel_write_layer8_out_2_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_3_V = ((ap_sync_reg_channel_write_layer8_out_3_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_4_V = ((ap_sync_reg_channel_write_layer8_out_4_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_5_V = ((ap_sync_reg_channel_write_layer8_out_5_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_6_V = ((ap_sync_reg_channel_write_layer8_out_6_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer8_out_7_V = ((ap_sync_reg_channel_write_layer8_out_7_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done);

assign ap_channel_done_layer9_out_0_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_0_V ^ 1'b1));

assign ap_channel_done_layer9_out_1_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_1_V ^ 1'b1));

assign ap_channel_done_layer9_out_2_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_2_V ^ 1'b1));

assign ap_channel_done_layer9_out_3_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_3_V ^ 1'b1));

assign ap_channel_done_layer9_out_4_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_4_V ^ 1'b1));

assign ap_channel_done_layer9_out_5_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_5_V ^ 1'b1));

assign ap_channel_done_layer9_out_6_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_6_V ^ 1'b1));

assign ap_channel_done_layer9_out_7_V = (relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_7_V ^ 1'b1));

assign ap_done = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_done;

assign ap_idle = (softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_idle & pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_idle & (layer10_out_2_V_t_empty_n ^ 1'b1) & (layer10_out_1_V_t_empty_n ^ 1'b1) & (layer10_out_0_V_t_empty_n ^ 1'b1) & (layer9_out_7_V_t_empty_n ^ 1'b1) & (layer9_out_6_V_t_empty_n ^ 1'b1) & (layer9_out_5_V_t_empty_n ^ 1'b1) & (layer9_out_4_V_t_empty_n ^ 1'b1) & (layer9_out_3_V_t_empty_n ^ 1'b1) & (layer9_out_2_V_t_empty_n ^ 1'b1) & (layer9_out_1_V_t_empty_n ^ 1'b1) & (layer9_out_0_V_t_empty_n ^ 1'b1) & (layer8_out_7_V_t_empty_n ^ 1'b1) & (layer8_out_6_V_t_empty_n ^ 1'b1) & (layer8_out_5_V_t_empty_n ^ 1'b1) & (layer8_out_4_V_t_empty_n ^ 1'b1) & (layer8_out_3_V_t_empty_n ^ 1'b1) & (layer8_out_2_V_t_empty_n ^ 1'b1) & (layer8_out_1_V_t_empty_n ^ 1'b1) & (layer8_out_0_V_t_empty_n ^ 1'b1) & (layer7_out_7_V_t_empty_n ^ 1'b1) & (layer7_out_6_V_t_empty_n ^ 1'b1) & (layer7_out_5_V_t_empty_n ^ 1'b1) & (layer7_out_4_V_t_empty_n ^ 1'b1) & (layer7_out_3_V_t_empty_n ^ 1'b1) & (layer7_out_2_V_t_empty_n ^ 1'b1) & (layer7_out_1_V_t_empty_n ^ 1'b1) & (layer7_out_0_V_t_empty_n ^ 1'b1) & (layer6_out_7_V_t_empty_n ^ 1'b1) & (layer6_out_6_V_t_empty_n ^ 1'b1) & (layer6_out_5_V_t_empty_n ^ 1'b1) & (layer6_out_4_V_t_empty_n ^ 1'b1) & (layer6_out_3_V_t_empty_n ^ 1'b1) & (layer6_out_2_V_t_empty_n ^ 1'b1) & (layer6_out_1_V_t_empty_n ^ 1'b1) & (layer6_out_0_V_t_empty_n ^ 1'b1) & (layer4_out_7_V_t_empty_n ^ 1'b1) & (layer4_out_6_V_t_empty_n ^ 1'b1) & (layer4_out_5_V_t_empty_n ^ 1'b1) & (layer4_out_4_V_t_empty_n ^ 1'b1) & (layer4_out_3_V_t_empty_n ^ 1'b1) & (layer4_out_2_V_t_empty_n ^ 1'b1) & (layer4_out_1_V_t_empty_n ^ 1'b1) & (layer4_out_0_V_t_empty_n ^ 1'b1) & (layer3_out_7_V_t_empty_n ^ 1'b1) & (layer3_out_6_V_t_empty_n ^ 1'b1) & (layer3_out_5_V_t_empty_n ^ 1'b1) & (layer3_out_4_V_t_empty_n ^ 1'b1) & (layer3_out_3_V_t_empty_n ^ 1'b1) & (layer3_out_2_V_t_empty_n ^ 1'b1) & (layer3_out_1_V_t_empty_n ^ 1'b1) & (layer3_out_0_V_t_empty_n ^ 1'b1) & (layer2_out_7_V_t_empty_n ^ 1'b1) & (layer2_out_6_V_t_empty_n ^ 1'b1) & (layer2_out_5_V_t_empty_n ^ 1'b1) & (layer2_out_4_V_t_empty_n ^ 1'b1) & (layer2_out_3_V_t_empty_n ^ 1'b1) & (layer2_out_2_V_t_empty_n ^ 1'b1) & (layer2_out_1_V_t_empty_n ^ 1'b1) & (layer2_out_0_V_t_empty_n ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_idle);

assign ap_ready = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_ready;

assign ap_sync_channel_write_layer10_out_0_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_full_n & ap_channel_done_layer10_out_0_V) | ap_sync_reg_channel_write_layer10_out_0_V);

assign ap_sync_channel_write_layer10_out_1_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_full_n & ap_channel_done_layer10_out_1_V) | ap_sync_reg_channel_write_layer10_out_1_V);

assign ap_sync_channel_write_layer10_out_2_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_full_n & ap_channel_done_layer10_out_2_V) | ap_sync_reg_channel_write_layer10_out_2_V);

assign ap_sync_channel_write_layer2_out_0_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_full_n & ap_channel_done_layer2_out_0_V) | ap_sync_reg_channel_write_layer2_out_0_V);

assign ap_sync_channel_write_layer2_out_1_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_full_n & ap_channel_done_layer2_out_1_V) | ap_sync_reg_channel_write_layer2_out_1_V);

assign ap_sync_channel_write_layer2_out_2_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_full_n & ap_channel_done_layer2_out_2_V) | ap_sync_reg_channel_write_layer2_out_2_V);

assign ap_sync_channel_write_layer2_out_3_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_full_n & ap_channel_done_layer2_out_3_V) | ap_sync_reg_channel_write_layer2_out_3_V);

assign ap_sync_channel_write_layer2_out_4_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_full_n & ap_channel_done_layer2_out_4_V) | ap_sync_reg_channel_write_layer2_out_4_V);

assign ap_sync_channel_write_layer2_out_5_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_full_n & ap_channel_done_layer2_out_5_V) | ap_sync_reg_channel_write_layer2_out_5_V);

assign ap_sync_channel_write_layer2_out_6_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_full_n & ap_channel_done_layer2_out_6_V) | ap_sync_reg_channel_write_layer2_out_6_V);

assign ap_sync_channel_write_layer2_out_7_V = ((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_full_n & ap_channel_done_layer2_out_7_V) | ap_sync_reg_channel_write_layer2_out_7_V);

assign ap_sync_channel_write_layer3_out_0_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_full_n & ap_channel_done_layer3_out_0_V) | ap_sync_reg_channel_write_layer3_out_0_V);

assign ap_sync_channel_write_layer3_out_1_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_full_n & ap_channel_done_layer3_out_1_V) | ap_sync_reg_channel_write_layer3_out_1_V);

assign ap_sync_channel_write_layer3_out_2_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_full_n & ap_channel_done_layer3_out_2_V) | ap_sync_reg_channel_write_layer3_out_2_V);

assign ap_sync_channel_write_layer3_out_3_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_full_n & ap_channel_done_layer3_out_3_V) | ap_sync_reg_channel_write_layer3_out_3_V);

assign ap_sync_channel_write_layer3_out_4_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_full_n & ap_channel_done_layer3_out_4_V) | ap_sync_reg_channel_write_layer3_out_4_V);

assign ap_sync_channel_write_layer3_out_5_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_full_n & ap_channel_done_layer3_out_5_V) | ap_sync_reg_channel_write_layer3_out_5_V);

assign ap_sync_channel_write_layer3_out_6_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_full_n & ap_channel_done_layer3_out_6_V) | ap_sync_reg_channel_write_layer3_out_6_V);

assign ap_sync_channel_write_layer3_out_7_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_full_n & ap_channel_done_layer3_out_7_V) | ap_sync_reg_channel_write_layer3_out_7_V);

assign ap_sync_channel_write_layer4_out_0_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_full_n & ap_channel_done_layer4_out_0_V) | ap_sync_reg_channel_write_layer4_out_0_V);

assign ap_sync_channel_write_layer4_out_1_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_full_n & ap_channel_done_layer4_out_1_V) | ap_sync_reg_channel_write_layer4_out_1_V);

assign ap_sync_channel_write_layer4_out_2_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_full_n & ap_channel_done_layer4_out_2_V) | ap_sync_reg_channel_write_layer4_out_2_V);

assign ap_sync_channel_write_layer4_out_3_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_full_n & ap_channel_done_layer4_out_3_V) | ap_sync_reg_channel_write_layer4_out_3_V);

assign ap_sync_channel_write_layer4_out_4_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_full_n & ap_channel_done_layer4_out_4_V) | ap_sync_reg_channel_write_layer4_out_4_V);

assign ap_sync_channel_write_layer4_out_5_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_full_n & ap_channel_done_layer4_out_5_V) | ap_sync_reg_channel_write_layer4_out_5_V);

assign ap_sync_channel_write_layer4_out_6_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_full_n & ap_channel_done_layer4_out_6_V) | ap_sync_reg_channel_write_layer4_out_6_V);

assign ap_sync_channel_write_layer4_out_7_V = ((pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_full_n & ap_channel_done_layer4_out_7_V) | ap_sync_reg_channel_write_layer4_out_7_V);

assign ap_sync_channel_write_layer6_out_0_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_full_n & ap_channel_done_layer6_out_0_V) | ap_sync_reg_channel_write_layer6_out_0_V);

assign ap_sync_channel_write_layer6_out_1_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_full_n & ap_channel_done_layer6_out_1_V) | ap_sync_reg_channel_write_layer6_out_1_V);

assign ap_sync_channel_write_layer6_out_2_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_full_n & ap_channel_done_layer6_out_2_V) | ap_sync_reg_channel_write_layer6_out_2_V);

assign ap_sync_channel_write_layer6_out_3_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_full_n & ap_channel_done_layer6_out_3_V) | ap_sync_reg_channel_write_layer6_out_3_V);

assign ap_sync_channel_write_layer6_out_4_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_full_n & ap_channel_done_layer6_out_4_V) | ap_sync_reg_channel_write_layer6_out_4_V);

assign ap_sync_channel_write_layer6_out_5_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_full_n & ap_channel_done_layer6_out_5_V) | ap_sync_reg_channel_write_layer6_out_5_V);

assign ap_sync_channel_write_layer6_out_6_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_full_n & ap_channel_done_layer6_out_6_V) | ap_sync_reg_channel_write_layer6_out_6_V);

assign ap_sync_channel_write_layer6_out_7_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_full_n & ap_channel_done_layer6_out_7_V) | ap_sync_reg_channel_write_layer6_out_7_V);

assign ap_sync_channel_write_layer7_out_0_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_full_n & ap_channel_done_layer7_out_0_V) | ap_sync_reg_channel_write_layer7_out_0_V);

assign ap_sync_channel_write_layer7_out_1_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_full_n & ap_channel_done_layer7_out_1_V) | ap_sync_reg_channel_write_layer7_out_1_V);

assign ap_sync_channel_write_layer7_out_2_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_full_n & ap_channel_done_layer7_out_2_V) | ap_sync_reg_channel_write_layer7_out_2_V);

assign ap_sync_channel_write_layer7_out_3_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_full_n & ap_channel_done_layer7_out_3_V) | ap_sync_reg_channel_write_layer7_out_3_V);

assign ap_sync_channel_write_layer7_out_4_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_full_n & ap_channel_done_layer7_out_4_V) | ap_sync_reg_channel_write_layer7_out_4_V);

assign ap_sync_channel_write_layer7_out_5_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_full_n & ap_channel_done_layer7_out_5_V) | ap_sync_reg_channel_write_layer7_out_5_V);

assign ap_sync_channel_write_layer7_out_6_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_full_n & ap_channel_done_layer7_out_6_V) | ap_sync_reg_channel_write_layer7_out_6_V);

assign ap_sync_channel_write_layer7_out_7_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_full_n & ap_channel_done_layer7_out_7_V) | ap_sync_reg_channel_write_layer7_out_7_V);

assign ap_sync_channel_write_layer8_out_0_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_full_n & ap_channel_done_layer8_out_0_V) | ap_sync_reg_channel_write_layer8_out_0_V);

assign ap_sync_channel_write_layer8_out_1_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_full_n & ap_channel_done_layer8_out_1_V) | ap_sync_reg_channel_write_layer8_out_1_V);

assign ap_sync_channel_write_layer8_out_2_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_full_n & ap_channel_done_layer8_out_2_V) | ap_sync_reg_channel_write_layer8_out_2_V);

assign ap_sync_channel_write_layer8_out_3_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_full_n & ap_channel_done_layer8_out_3_V) | ap_sync_reg_channel_write_layer8_out_3_V);

assign ap_sync_channel_write_layer8_out_4_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_full_n & ap_channel_done_layer8_out_4_V) | ap_sync_reg_channel_write_layer8_out_4_V);

assign ap_sync_channel_write_layer8_out_5_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_full_n & ap_channel_done_layer8_out_5_V) | ap_sync_reg_channel_write_layer8_out_5_V);

assign ap_sync_channel_write_layer8_out_6_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_full_n & ap_channel_done_layer8_out_6_V) | ap_sync_reg_channel_write_layer8_out_6_V);

assign ap_sync_channel_write_layer8_out_7_V = ((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_full_n & ap_channel_done_layer8_out_7_V) | ap_sync_reg_channel_write_layer8_out_7_V);

assign ap_sync_channel_write_layer9_out_0_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_full_n & ap_channel_done_layer9_out_0_V) | ap_sync_reg_channel_write_layer9_out_0_V);

assign ap_sync_channel_write_layer9_out_1_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_full_n & ap_channel_done_layer9_out_1_V) | ap_sync_reg_channel_write_layer9_out_1_V);

assign ap_sync_channel_write_layer9_out_2_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_full_n & ap_channel_done_layer9_out_2_V) | ap_sync_reg_channel_write_layer9_out_2_V);

assign ap_sync_channel_write_layer9_out_3_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_full_n & ap_channel_done_layer9_out_3_V) | ap_sync_reg_channel_write_layer9_out_3_V);

assign ap_sync_channel_write_layer9_out_4_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_full_n & ap_channel_done_layer9_out_4_V) | ap_sync_reg_channel_write_layer9_out_4_V);

assign ap_sync_channel_write_layer9_out_5_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_full_n & ap_channel_done_layer9_out_5_V) | ap_sync_reg_channel_write_layer9_out_5_V);

assign ap_sync_channel_write_layer9_out_6_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_full_n & ap_channel_done_layer9_out_6_V) | ap_sync_reg_channel_write_layer9_out_6_V);

assign ap_sync_channel_write_layer9_out_7_V = ((relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_full_n & ap_channel_done_layer9_out_7_V) | ap_sync_reg_channel_write_layer9_out_7_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_done;

assign ap_sync_ready = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_ready;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_7_V & ap_sync_channel_write_layer2_out_6_V & ap_sync_channel_write_layer2_out_5_V & ap_sync_channel_write_layer2_out_4_V & ap_sync_channel_write_layer2_out_3_V & ap_sync_channel_write_layer2_out_2_V & ap_sync_channel_write_layer2_out_1_V & ap_sync_channel_write_layer2_out_0_V);

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_start = ap_start;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_full_n = layer2_out_0_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_full_n = layer2_out_1_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_full_n = layer2_out_2_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_full_n = layer2_out_3_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_full_n = layer2_out_4_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_full_n = layer2_out_5_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_full_n = layer2_out_6_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_full_n = layer2_out_7_V_i_full_n;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_full_n = 1'b1;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_write = 1'b0;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue = (ap_sync_channel_write_layer10_out_2_V & ap_sync_channel_write_layer10_out_1_V & ap_sync_channel_write_layer10_out_0_V);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start = (layer9_out_7_V_t_empty_n & layer9_out_6_V_t_empty_n & layer9_out_5_V_t_empty_n & layer9_out_4_V_t_empty_n & layer9_out_3_V_t_empty_n & layer9_out_2_V_t_empty_n & layer9_out_1_V_t_empty_n & layer9_out_0_V_t_empty_n);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_full_n = layer10_out_0_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_full_n = layer10_out_1_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_full_n = layer10_out_2_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_full_n = 1'b1;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_write = 1'b0;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue = (ap_sync_channel_write_layer6_out_7_V & ap_sync_channel_write_layer6_out_6_V & ap_sync_channel_write_layer6_out_5_V & ap_sync_channel_write_layer6_out_4_V & ap_sync_channel_write_layer6_out_3_V & ap_sync_channel_write_layer6_out_2_V & ap_sync_channel_write_layer6_out_1_V & ap_sync_channel_write_layer6_out_0_V);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start = (layer4_out_7_V_t_empty_n & layer4_out_6_V_t_empty_n & layer4_out_5_V_t_empty_n & layer4_out_4_V_t_empty_n & layer4_out_3_V_t_empty_n & layer4_out_2_V_t_empty_n & layer4_out_1_V_t_empty_n & layer4_out_0_V_t_empty_n);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_full_n = layer6_out_0_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_full_n = layer6_out_1_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_full_n = layer6_out_2_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_full_n = layer6_out_3_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_full_n = layer6_out_4_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_full_n = layer6_out_5_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_full_n = layer6_out_6_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_full_n = layer6_out_7_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n = 1'b1;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write = 1'b0;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue = (ap_sync_channel_write_layer8_out_7_V & ap_sync_channel_write_layer8_out_6_V & ap_sync_channel_write_layer8_out_5_V & ap_sync_channel_write_layer8_out_4_V & ap_sync_channel_write_layer8_out_3_V & ap_sync_channel_write_layer8_out_2_V & ap_sync_channel_write_layer8_out_1_V & ap_sync_channel_write_layer8_out_0_V);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start = (layer7_out_7_V_t_empty_n & layer7_out_6_V_t_empty_n & layer7_out_5_V_t_empty_n & layer7_out_4_V_t_empty_n & layer7_out_3_V_t_empty_n & layer7_out_2_V_t_empty_n & layer7_out_1_V_t_empty_n & layer7_out_0_V_t_empty_n);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_full_n = layer8_out_0_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_full_n = layer8_out_1_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_full_n = layer8_out_2_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_full_n = layer8_out_3_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_full_n = layer8_out_4_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_full_n = layer8_out_5_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_full_n = layer8_out_6_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_full_n = layer8_out_7_V_i_full_n;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n = 1'b1;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_write = 1'b0;

assign layer10_out_0_V_t_d1 = 16'd0;

assign layer10_out_0_V_t_we1 = 1'b0;

assign layer10_out_1_V_t_d1 = 16'd0;

assign layer10_out_1_V_t_we1 = 1'b0;

assign layer10_out_2_V_t_d1 = 16'd0;

assign layer10_out_2_V_t_we1 = 1'b0;

assign layer11_out_0_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V;

assign layer11_out_0_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V_ap_vld;

assign layer11_out_1_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V;

assign layer11_out_1_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V_ap_vld;

assign layer11_out_2_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V;

assign layer11_out_2_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V_ap_vld;

assign layer11_out_3_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V;

assign layer11_out_3_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V_ap_vld;

assign layer11_out_4_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V;

assign layer11_out_4_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V_ap_vld;

assign layer11_out_5_V = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V;

assign layer11_out_5_V_ap_vld = softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V_ap_vld;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_7_V & ap_sync_channel_write_layer4_out_6_V & ap_sync_channel_write_layer4_out_5_V & ap_sync_channel_write_layer4_out_4_V & ap_sync_channel_write_layer4_out_3_V & ap_sync_channel_write_layer4_out_2_V & ap_sync_channel_write_layer4_out_1_V & ap_sync_channel_write_layer4_out_0_V);

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_start = (layer3_out_7_V_t_empty_n & layer3_out_6_V_t_empty_n & layer3_out_5_V_t_empty_n & layer3_out_4_V_t_empty_n & layer3_out_3_V_t_empty_n & layer3_out_2_V_t_empty_n & layer3_out_1_V_t_empty_n & layer3_out_0_V_t_empty_n);

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_full_n = layer4_out_0_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_full_n = layer4_out_1_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_full_n = layer4_out_2_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_full_n = layer4_out_3_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_full_n = layer4_out_4_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_full_n = layer4_out_5_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_full_n = layer4_out_6_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_full_n = layer4_out_7_V_i_full_n;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_full_n = 1'b1;

assign pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue = (ap_sync_channel_write_layer3_out_7_V & ap_sync_channel_write_layer3_out_6_V & ap_sync_channel_write_layer3_out_5_V & ap_sync_channel_write_layer3_out_4_V & ap_sync_channel_write_layer3_out_3_V & ap_sync_channel_write_layer3_out_2_V & ap_sync_channel_write_layer3_out_1_V & ap_sync_channel_write_layer3_out_0_V);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_start = (layer2_out_7_V_t_empty_n & layer2_out_6_V_t_empty_n & layer2_out_5_V_t_empty_n & layer2_out_4_V_t_empty_n & layer2_out_3_V_t_empty_n & layer2_out_2_V_t_empty_n & layer2_out_1_V_t_empty_n & layer2_out_0_V_t_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_full_n = layer3_out_0_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_full_n = layer3_out_1_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_full_n = layer3_out_2_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_full_n = layer3_out_3_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_full_n = layer3_out_4_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_full_n = layer3_out_5_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_full_n = layer3_out_6_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_full_n = layer3_out_7_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_7_V & ap_sync_channel_write_layer7_out_6_V & ap_sync_channel_write_layer7_out_5_V & ap_sync_channel_write_layer7_out_4_V & ap_sync_channel_write_layer7_out_3_V & ap_sync_channel_write_layer7_out_2_V & ap_sync_channel_write_layer7_out_1_V & ap_sync_channel_write_layer7_out_0_V);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_start = (layer6_out_7_V_t_empty_n & layer6_out_6_V_t_empty_n & layer6_out_5_V_t_empty_n & layer6_out_4_V_t_empty_n & layer6_out_3_V_t_empty_n & layer6_out_2_V_t_empty_n & layer6_out_1_V_t_empty_n & layer6_out_0_V_t_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_full_n = layer7_out_0_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_full_n = layer7_out_1_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_full_n = layer7_out_2_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_full_n = layer7_out_3_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_full_n = layer7_out_4_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_full_n = layer7_out_5_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_full_n = layer7_out_6_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_full_n = layer7_out_7_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue = (ap_sync_channel_write_layer9_out_7_V & ap_sync_channel_write_layer9_out_6_V & ap_sync_channel_write_layer9_out_5_V & ap_sync_channel_write_layer9_out_4_V & ap_sync_channel_write_layer9_out_3_V & ap_sync_channel_write_layer9_out_2_V & ap_sync_channel_write_layer9_out_1_V & ap_sync_channel_write_layer9_out_0_V);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_start = (layer8_out_7_V_t_empty_n & layer8_out_6_V_t_empty_n & layer8_out_5_V_t_empty_n & layer8_out_4_V_t_empty_n & layer8_out_3_V_t_empty_n & layer8_out_2_V_t_empty_n & layer8_out_1_V_t_empty_n & layer8_out_0_V_t_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_full_n = layer9_out_0_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_full_n = layer9_out_1_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_full_n = layer9_out_2_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_full_n = layer9_out_3_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_full_n = layer9_out_4_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_full_n = layer9_out_5_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_full_n = layer9_out_6_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_full_n = layer9_out_7_V_i_full_n;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_write = 1'b0;

assign softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_continue = 1'b1;

assign softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_start = (layer10_out_2_V_t_empty_n & layer10_out_1_V_t_empty_n & layer10_out_0_V_t_empty_n);

assign softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_full_n = 1'b1;

assign softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_write = 1'b0;

endmodule //myproject
