For more accurate power reporting use build_rtl_power_models after generic synthesis.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Jan 20 2021  03:00:13 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                          Leakage   Dynamic    Total   
     Instance      Cells Power(nW) Power(nW) Power(nW) 
-------------------------------------------------------
ADC_SAR1              83 13738.725 66343.272 80081.998 
  g2                   8   615.494     0.000   615.494 
  g7                   8   615.494   463.749  1079.244 
  mux_result_32_9      8   572.407   533.079  1105.487 
  mux_temp_32_9        8   572.407   599.704  1172.111 
  mux_state_32_9       2   180.466  2028.475  2208.942 
  mux_state_29_6       2   173.283  1005.078  1178.361 

