logical bank
cycle time
bank cycle
bank model
interconnection network
interconnection cost
vector simulation
vector register
reference stream
memory system
memory bank
queue size
