[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GateLevel/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 485
LIB: work
FILE: ${SURELOG_DIR}/tests/GateLevel/dut.sv
n<> u<484> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<484> s<483> l<1:1>
  n<> u<483> t<Source_text> p<484> c<482> l<1:1> el<20:10>
    n<> u<482> t<Description> p<483> c<481> l<1:1> el<20:10>
      n<> u<481> t<Module_declaration> p<482> c<78> l<1:1> el<20:10>
        n<> u<78> t<Module_nonansi_header> p<481> c<2> s<86> l<1:1> el<1:58>
          n<module> u<2> t<Module_keyword> p<78> s<3> l<1:1> el<1:7>
          n<LogicGates> u<3> t<STRING_CONST> p<78> s<4> l<1:8> el<1:18>
          n<> u<4> t<Package_import_declaration_list> p<78> s<77> l<1:18> el<1:18>
          n<> u<77> t<Port_list> p<78> c<10> l<1:18> el<1:57>
            n<> u<10> t<Port> p<77> c<9> s<16> l<1:19> el<1:20>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:19> el<1:20>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:19> el<1:20>
                  n<a> u<5> t<STRING_CONST> p<8> s<7> l<1:19> el<1:20>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:20> el<1:20>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:20> el<1:20>
            n<> u<16> t<Port> p<77> c<15> s<22> l<1:21> el<1:22>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:21> el<1:22>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:21> el<1:22>
                  n<b> u<11> t<STRING_CONST> p<14> s<13> l<1:21> el<1:22>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:22> el<1:22>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:22> el<1:22>
            n<> u<22> t<Port> p<77> c<21> s<28> l<1:23> el<1:25>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:23> el<1:25>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:23> el<1:25>
                  n<y1> u<17> t<STRING_CONST> p<20> s<19> l<1:23> el<1:25>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:25> el<1:25>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:25> el<1:25>
            n<> u<28> t<Port> p<77> c<27> s<34> l<1:26> el<1:28>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:26> el<1:28>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:26> el<1:28>
                  n<y2> u<23> t<STRING_CONST> p<26> s<25> l<1:26> el<1:28>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:28> el<1:28>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:28> el<1:28>
            n<> u<34> t<Port> p<77> c<33> s<40> l<1:29> el<1:31>
              n<> u<33> t<Port_expression> p<34> c<32> l<1:29> el<1:31>
                n<> u<32> t<Port_reference> p<33> c<29> l<1:29> el<1:31>
                  n<y3> u<29> t<STRING_CONST> p<32> s<31> l<1:29> el<1:31>
                  n<> u<31> t<Constant_select> p<32> c<30> l<1:31> el<1:31>
                    n<> u<30> t<Constant_bit_select> p<31> l<1:31> el<1:31>
            n<> u<40> t<Port> p<77> c<39> s<46> l<1:32> el<1:34>
              n<> u<39> t<Port_expression> p<40> c<38> l<1:32> el<1:34>
                n<> u<38> t<Port_reference> p<39> c<35> l<1:32> el<1:34>
                  n<y4> u<35> t<STRING_CONST> p<38> s<37> l<1:32> el<1:34>
                  n<> u<37> t<Constant_select> p<38> c<36> l<1:34> el<1:34>
                    n<> u<36> t<Constant_bit_select> p<37> l<1:34> el<1:34>
            n<> u<46> t<Port> p<77> c<45> s<52> l<1:35> el<1:37>
              n<> u<45> t<Port_expression> p<46> c<44> l<1:35> el<1:37>
                n<> u<44> t<Port_reference> p<45> c<41> l<1:35> el<1:37>
                  n<y5> u<41> t<STRING_CONST> p<44> s<43> l<1:35> el<1:37>
                  n<> u<43> t<Constant_select> p<44> c<42> l<1:37> el<1:37>
                    n<> u<42> t<Constant_bit_select> p<43> l<1:37> el<1:37>
            n<> u<52> t<Port> p<77> c<51> s<58> l<1:38> el<1:40>
              n<> u<51> t<Port_expression> p<52> c<50> l<1:38> el<1:40>
                n<> u<50> t<Port_reference> p<51> c<47> l<1:38> el<1:40>
                  n<y6> u<47> t<STRING_CONST> p<50> s<49> l<1:38> el<1:40>
                  n<> u<49> t<Constant_select> p<50> c<48> l<1:40> el<1:40>
                    n<> u<48> t<Constant_bit_select> p<49> l<1:40> el<1:40>
            n<> u<58> t<Port> p<77> c<57> s<64> l<1:41> el<1:43>
              n<> u<57> t<Port_expression> p<58> c<56> l<1:41> el<1:43>
                n<> u<56> t<Port_reference> p<57> c<53> l<1:41> el<1:43>
                  n<y7> u<53> t<STRING_CONST> p<56> s<55> l<1:41> el<1:43>
                  n<> u<55> t<Constant_select> p<56> c<54> l<1:43> el<1:43>
                    n<> u<54> t<Constant_bit_select> p<55> l<1:43> el<1:43>
            n<> u<64> t<Port> p<77> c<63> s<70> l<1:45> el<1:47>
              n<> u<63> t<Port_expression> p<64> c<62> l<1:45> el<1:47>
                n<> u<62> t<Port_reference> p<63> c<59> l<1:45> el<1:47>
                  n<y8> u<59> t<STRING_CONST> p<62> s<61> l<1:45> el<1:47>
                  n<> u<61> t<Constant_select> p<62> c<60> l<1:47> el<1:47>
                    n<> u<60> t<Constant_bit_select> p<61> l<1:47> el<1:47>
            n<> u<70> t<Port> p<77> c<69> s<76> l<1:49> el<1:51>
              n<> u<69> t<Port_expression> p<70> c<68> l<1:49> el<1:51>
                n<> u<68> t<Port_reference> p<69> c<65> l<1:49> el<1:51>
                  n<y9> u<65> t<STRING_CONST> p<68> s<67> l<1:49> el<1:51>
                  n<> u<67> t<Constant_select> p<68> c<66> l<1:51> el<1:51>
                    n<> u<66> t<Constant_bit_select> p<67> l<1:51> el<1:51>
            n<> u<76> t<Port> p<77> c<75> l<1:53> el<1:56>
              n<> u<75> t<Port_expression> p<76> c<74> l<1:53> el<1:56>
                n<> u<74> t<Port_reference> p<75> c<71> l<1:53> el<1:56>
                  n<y10> u<71> t<STRING_CONST> p<74> s<73> l<1:53> el<1:56>
                  n<> u<73> t<Constant_select> p<74> c<72> l<1:56> el<1:56>
                    n<> u<72> t<Constant_bit_select> p<73> l<1:56> el<1:56>
        n<> u<86> t<Module_item> p<481> c<85> s<101> l<2:3> el<2:13>
          n<> u<85> t<Port_declaration> p<86> c<84> l<2:3> el<2:12>
            n<> u<84> t<Input_declaration> p<85> c<80> l<2:3> el<2:12>
              n<> u<80> t<Net_port_type> p<84> c<79> s<83> l<2:9> el<2:9>
                n<> u<79> t<Data_type_or_implicit> p<80> l<2:9> el<2:9>
              n<> u<83> t<Port_identifier_list> p<84> c<81> l<2:9> el<2:12>
                n<a> u<81> t<STRING_CONST> p<83> s<82> l<2:9> el<2:10>
                n<b> u<82> t<STRING_CONST> p<83> l<2:11> el<2:12>
        n<> u<101> t<Module_item> p<481> c<100> s<120> l<3:3> el<3:38>
          n<> u<100> t<Port_declaration> p<101> c<99> l<3:3> el<3:37>
            n<> u<99> t<Output_declaration> p<100> c<88> l<3:3> el<3:37>
              n<> u<88> t<Net_port_type> p<99> c<87> s<98> l<3:10> el<3:10>
                n<> u<87> t<Data_type_or_implicit> p<88> l<3:10> el<3:10>
              n<> u<98> t<Port_identifier_list> p<99> c<89> l<3:10> el<3:37>
                n<y1> u<89> t<STRING_CONST> p<98> s<90> l<3:10> el<3:12>
                n<y2> u<90> t<STRING_CONST> p<98> s<91> l<3:14> el<3:16>
                n<y3> u<91> t<STRING_CONST> p<98> s<92> l<3:17> el<3:19>
                n<y4> u<92> t<STRING_CONST> p<98> s<93> l<3:20> el<3:22>
                n<y5> u<93> t<STRING_CONST> p<98> s<94> l<3:23> el<3:25>
                n<y6> u<94> t<STRING_CONST> p<98> s<95> l<3:26> el<3:28>
                n<y7> u<95> t<STRING_CONST> p<98> s<96> l<3:29> el<3:31>
                n<y8> u<96> t<STRING_CONST> p<98> s<97> l<3:32> el<3:34>
                n<y9> u<97> t<STRING_CONST> p<98> l<3:35> el<3:37>
        n<> u<120> t<Module_item> p<481> c<119> s<139> l<5:3> el<5:15>
          n<> u<119> t<Non_port_module_item> p<120> c<118> l<5:3> el<5:15>
            n<> u<118> t<Module_or_generate_item> p<119> c<117> l<5:3> el<5:15>
              n<> u<117> t<Gate_instantiation> p<118> c<102> l<5:3> el<5:15>
                n<> u<102> t<NInpGate_And> p<117> s<116> l<5:3> el<5:6>
                n<> u<116> t<N_input_gate_instance> p<117> c<107> l<5:6> el<5:14>
                  n<> u<107> t<Net_lvalue> p<116> c<104> s<111> l<5:7> el<5:9>
                    n<> u<104> t<Ps_or_hierarchical_identifier> p<107> c<103> s<106> l<5:7> el<5:9>
                      n<y1> u<103> t<STRING_CONST> p<104> l<5:7> el<5:9>
                    n<> u<106> t<Constant_select> p<107> c<105> l<5:9> el<5:9>
                      n<> u<105> t<Constant_bit_select> p<106> l<5:9> el<5:9>
                  n<> u<111> t<Expression> p<116> c<110> s<115> l<5:10> el<5:11>
                    n<> u<110> t<Primary> p<111> c<109> l<5:10> el<5:11>
                      n<> u<109> t<Primary_literal> p<110> c<108> l<5:10> el<5:11>
                        n<a> u<108> t<STRING_CONST> p<109> l<5:10> el<5:11>
                  n<> u<115> t<Expression> p<116> c<114> l<5:12> el<5:13>
                    n<> u<114> t<Primary> p<115> c<113> l<5:12> el<5:13>
                      n<> u<113> t<Primary_literal> p<114> c<112> l<5:12> el<5:13>
                        n<b> u<112> t<STRING_CONST> p<113> l<5:12> el<5:13>
        n<> u<139> t<Module_item> p<481> c<138> s<154> l<6:3> el<6:14>
          n<> u<138> t<Non_port_module_item> p<139> c<137> l<6:3> el<6:14>
            n<> u<137> t<Module_or_generate_item> p<138> c<136> l<6:3> el<6:14>
              n<> u<136> t<Gate_instantiation> p<137> c<121> l<6:3> el<6:14>
                n<> u<121> t<NInpGate_Or> p<136> s<135> l<6:3> el<6:5>
                n<> u<135> t<N_input_gate_instance> p<136> c<126> l<6:5> el<6:13>
                  n<> u<126> t<Net_lvalue> p<135> c<123> s<130> l<6:6> el<6:8>
                    n<> u<123> t<Ps_or_hierarchical_identifier> p<126> c<122> s<125> l<6:6> el<6:8>
                      n<y2> u<122> t<STRING_CONST> p<123> l<6:6> el<6:8>
                    n<> u<125> t<Constant_select> p<126> c<124> l<6:8> el<6:8>
                      n<> u<124> t<Constant_bit_select> p<125> l<6:8> el<6:8>
                  n<> u<130> t<Expression> p<135> c<129> s<134> l<6:9> el<6:10>
                    n<> u<129> t<Primary> p<130> c<128> l<6:9> el<6:10>
                      n<> u<128> t<Primary_literal> p<129> c<127> l<6:9> el<6:10>
                        n<a> u<127> t<STRING_CONST> p<128> l<6:9> el<6:10>
                  n<> u<134> t<Expression> p<135> c<133> l<6:11> el<6:12>
                    n<> u<133> t<Primary> p<134> c<132> l<6:11> el<6:12>
                      n<> u<132> t<Primary_literal> p<133> c<131> l<6:11> el<6:12>
                        n<b> u<131> t<STRING_CONST> p<132> l<6:11> el<6:12>
        n<> u<154> t<Module_item> p<481> c<153> s<173> l<7:3> el<7:13>
          n<> u<153> t<Non_port_module_item> p<154> c<152> l<7:3> el<7:13>
            n<> u<152> t<Module_or_generate_item> p<153> c<151> l<7:3> el<7:13>
              n<> u<151> t<Gate_instantiation> p<152> c<140> l<7:3> el<7:13>
                n<> u<140> t<NOutGate_Not> p<151> s<150> l<7:3> el<7:6>
                n<> u<150> t<N_output_gate_instance> p<151> c<145> l<7:6> el<7:12>
                  n<> u<145> t<Net_lvalue> p<150> c<142> s<149> l<7:7> el<7:9>
                    n<> u<142> t<Ps_or_hierarchical_identifier> p<145> c<141> s<144> l<7:7> el<7:9>
                      n<y3> u<141> t<STRING_CONST> p<142> l<7:7> el<7:9>
                    n<> u<144> t<Constant_select> p<145> c<143> l<7:9> el<7:9>
                      n<> u<143> t<Constant_bit_select> p<144> l<7:9> el<7:9>
                  n<> u<149> t<Expression> p<150> c<148> l<7:10> el<7:11>
                    n<> u<148> t<Primary> p<149> c<147> l<7:10> el<7:11>
                      n<> u<147> t<Primary_literal> p<148> c<146> l<7:10> el<7:11>
                        n<a> u<146> t<STRING_CONST> p<147> l<7:10> el<7:11>
        n<> u<173> t<Module_item> p<481> c<172> s<192> l<8:3> el<8:16>
          n<> u<172> t<Non_port_module_item> p<173> c<171> l<8:3> el<8:16>
            n<> u<171> t<Module_or_generate_item> p<172> c<170> l<8:3> el<8:16>
              n<> u<170> t<Gate_instantiation> p<171> c<155> l<8:3> el<8:16>
                n<> u<155> t<NInpGate_Nand> p<170> s<169> l<8:3> el<8:7>
                n<> u<169> t<N_input_gate_instance> p<170> c<160> l<8:7> el<8:15>
                  n<> u<160> t<Net_lvalue> p<169> c<157> s<164> l<8:8> el<8:10>
                    n<> u<157> t<Ps_or_hierarchical_identifier> p<160> c<156> s<159> l<8:8> el<8:10>
                      n<y4> u<156> t<STRING_CONST> p<157> l<8:8> el<8:10>
                    n<> u<159> t<Constant_select> p<160> c<158> l<8:10> el<8:10>
                      n<> u<158> t<Constant_bit_select> p<159> l<8:10> el<8:10>
                  n<> u<164> t<Expression> p<169> c<163> s<168> l<8:11> el<8:12>
                    n<> u<163> t<Primary> p<164> c<162> l<8:11> el<8:12>
                      n<> u<162> t<Primary_literal> p<163> c<161> l<8:11> el<8:12>
                        n<a> u<161> t<STRING_CONST> p<162> l<8:11> el<8:12>
                  n<> u<168> t<Expression> p<169> c<167> l<8:13> el<8:14>
                    n<> u<167> t<Primary> p<168> c<166> l<8:13> el<8:14>
                      n<> u<166> t<Primary_literal> p<167> c<165> l<8:13> el<8:14>
                        n<b> u<165> t<STRING_CONST> p<166> l<8:13> el<8:14>
        n<> u<192> t<Module_item> p<481> c<191> s<211> l<9:3> el<9:15>
          n<> u<191> t<Non_port_module_item> p<192> c<190> l<9:3> el<9:15>
            n<> u<190> t<Module_or_generate_item> p<191> c<189> l<9:3> el<9:15>
              n<> u<189> t<Gate_instantiation> p<190> c<174> l<9:3> el<9:15>
                n<> u<174> t<NInpGate_Nor> p<189> s<188> l<9:3> el<9:6>
                n<> u<188> t<N_input_gate_instance> p<189> c<179> l<9:6> el<9:14>
                  n<> u<179> t<Net_lvalue> p<188> c<176> s<183> l<9:7> el<9:9>
                    n<> u<176> t<Ps_or_hierarchical_identifier> p<179> c<175> s<178> l<9:7> el<9:9>
                      n<y5> u<175> t<STRING_CONST> p<176> l<9:7> el<9:9>
                    n<> u<178> t<Constant_select> p<179> c<177> l<9:9> el<9:9>
                      n<> u<177> t<Constant_bit_select> p<178> l<9:9> el<9:9>
                  n<> u<183> t<Expression> p<188> c<182> s<187> l<9:10> el<9:11>
                    n<> u<182> t<Primary> p<183> c<181> l<9:10> el<9:11>
                      n<> u<181> t<Primary_literal> p<182> c<180> l<9:10> el<9:11>
                        n<a> u<180> t<STRING_CONST> p<181> l<9:10> el<9:11>
                  n<> u<187> t<Expression> p<188> c<186> l<9:12> el<9:13>
                    n<> u<186> t<Primary> p<187> c<185> l<9:12> el<9:13>
                      n<> u<185> t<Primary_literal> p<186> c<184> l<9:12> el<9:13>
                        n<b> u<184> t<STRING_CONST> p<185> l<9:12> el<9:13>
        n<> u<211> t<Module_item> p<481> c<210> s<230> l<10:3> el<10:15>
          n<> u<210> t<Non_port_module_item> p<211> c<209> l<10:3> el<10:15>
            n<> u<209> t<Module_or_generate_item> p<210> c<208> l<10:3> el<10:15>
              n<> u<208> t<Gate_instantiation> p<209> c<193> l<10:3> el<10:15>
                n<> u<193> t<NInpGate_Xor> p<208> s<207> l<10:3> el<10:6>
                n<> u<207> t<N_input_gate_instance> p<208> c<198> l<10:6> el<10:14>
                  n<> u<198> t<Net_lvalue> p<207> c<195> s<202> l<10:7> el<10:9>
                    n<> u<195> t<Ps_or_hierarchical_identifier> p<198> c<194> s<197> l<10:7> el<10:9>
                      n<y6> u<194> t<STRING_CONST> p<195> l<10:7> el<10:9>
                    n<> u<197> t<Constant_select> p<198> c<196> l<10:9> el<10:9>
                      n<> u<196> t<Constant_bit_select> p<197> l<10:9> el<10:9>
                  n<> u<202> t<Expression> p<207> c<201> s<206> l<10:10> el<10:11>
                    n<> u<201> t<Primary> p<202> c<200> l<10:10> el<10:11>
                      n<> u<200> t<Primary_literal> p<201> c<199> l<10:10> el<10:11>
                        n<a> u<199> t<STRING_CONST> p<200> l<10:10> el<10:11>
                  n<> u<206> t<Expression> p<207> c<205> l<10:12> el<10:13>
                    n<> u<205> t<Primary> p<206> c<204> l<10:12> el<10:13>
                      n<> u<204> t<Primary_literal> p<205> c<203> l<10:12> el<10:13>
                        n<b> u<203> t<STRING_CONST> p<204> l<10:12> el<10:13>
        n<> u<230> t<Module_item> p<481> c<229> s<257> l<11:3> el<11:16>
          n<> u<229> t<Non_port_module_item> p<230> c<228> l<11:3> el<11:16>
            n<> u<228> t<Module_or_generate_item> p<229> c<227> l<11:3> el<11:16>
              n<> u<227> t<Gate_instantiation> p<228> c<212> l<11:3> el<11:16>
                n<> u<212> t<NInpGate_Xnor> p<227> s<226> l<11:3> el<11:7>
                n<> u<226> t<N_input_gate_instance> p<227> c<217> l<11:7> el<11:15>
                  n<> u<217> t<Net_lvalue> p<226> c<214> s<221> l<11:8> el<11:10>
                    n<> u<214> t<Ps_or_hierarchical_identifier> p<217> c<213> s<216> l<11:8> el<11:10>
                      n<y7> u<213> t<STRING_CONST> p<214> l<11:8> el<11:10>
                    n<> u<216> t<Constant_select> p<217> c<215> l<11:10> el<11:10>
                      n<> u<215> t<Constant_bit_select> p<216> l<11:10> el<11:10>
                  n<> u<221> t<Expression> p<226> c<220> s<225> l<11:11> el<11:12>
                    n<> u<220> t<Primary> p<221> c<219> l<11:11> el<11:12>
                      n<> u<219> t<Primary_literal> p<220> c<218> l<11:11> el<11:12>
                        n<a> u<218> t<STRING_CONST> p<219> l<11:11> el<11:12>
                  n<> u<225> t<Expression> p<226> c<224> l<11:13> el<11:14>
                    n<> u<224> t<Primary> p<225> c<223> l<11:13> el<11:14>
                      n<> u<223> t<Primary_literal> p<224> c<222> l<11:13> el<11:14>
                        n<b> u<222> t<STRING_CONST> p<223> l<11:13> el<11:14>
        n<> u<257> t<Module_item> p<481> c<256> s<299> l<13:3> el<13:26>
          n<> u<256> t<Non_port_module_item> p<257> c<255> l<13:3> el<13:26>
            n<> u<255> t<Module_or_generate_item> p<256> c<254> l<13:3> el<13:26>
              n<> u<254> t<Gate_instantiation> p<255> c<231> l<13:3> el<13:26>
                n<> u<231> t<NInpGate_And> p<254> s<237> l<13:3> el<13:6>
                n<> u<237> t<Delay2> p<254> c<236> s<253> l<13:7> el<13:11>
                  n<> u<236> t<Mintypmax_expression> p<237> c<235> l<13:9> el<13:10>
                    n<> u<235> t<Expression> p<236> c<234> l<13:9> el<13:10>
                      n<> u<234> t<Primary> p<235> c<233> l<13:9> el<13:10>
                        n<> u<233> t<Primary_literal> p<234> c<232> l<13:9> el<13:10>
                          n<1> u<232> t<INT_CONST> p<233> l<13:9> el<13:10>
                n<> u<253> t<N_input_gate_instance> p<254> c<239> l<13:14> el<13:25>
                  n<> u<239> t<Name_of_instance> p<253> c<238> s<244> l<13:14> el<13:16>
                    n<a1> u<238> t<STRING_CONST> p<239> l<13:14> el<13:16>
                  n<> u<244> t<Net_lvalue> p<253> c<241> s<248> l<13:18> el<13:20>
                    n<> u<241> t<Ps_or_hierarchical_identifier> p<244> c<240> s<243> l<13:18> el<13:20>
                      n<y8> u<240> t<STRING_CONST> p<241> l<13:18> el<13:20>
                    n<> u<243> t<Constant_select> p<244> c<242> l<13:20> el<13:20>
                      n<> u<242> t<Constant_bit_select> p<243> l<13:20> el<13:20>
                  n<> u<248> t<Expression> p<253> c<247> s<252> l<13:21> el<13:22>
                    n<> u<247> t<Primary> p<248> c<246> l<13:21> el<13:22>
                      n<> u<246> t<Primary_literal> p<247> c<245> l<13:21> el<13:22>
                        n<a> u<245> t<STRING_CONST> p<246> l<13:21> el<13:22>
                  n<> u<252> t<Expression> p<253> c<251> l<13:23> el<13:24>
                    n<> u<251> t<Primary> p<252> c<250> l<13:23> el<13:24>
                      n<> u<250> t<Primary_literal> p<251> c<249> l<13:23> el<13:24>
                        n<b> u<249> t<STRING_CONST> p<250> l<13:23> el<13:24>
        n<> u<299> t<Module_item> p<481> c<298> s<347> l<14:3> el<14:32>
          n<> u<298> t<Non_port_module_item> p<299> c<297> l<14:3> el<14:32>
            n<> u<297> t<Module_or_generate_item> p<298> c<296> l<14:3> el<14:32>
              n<> u<296> t<Gate_instantiation> p<297> c<258> l<14:3> el<14:32>
                n<> u<258> t<NInpGate_Or> p<296> s<269> l<14:3> el<14:5>
                n<> u<269> t<Delay2> p<296> c<263> s<295> l<14:6> el<14:12>
                  n<> u<263> t<Mintypmax_expression> p<269> c<262> s<268> l<14:8> el<14:9>
                    n<> u<262> t<Expression> p<263> c<261> l<14:8> el<14:9>
                      n<> u<261> t<Primary> p<262> c<260> l<14:8> el<14:9>
                        n<> u<260> t<Primary_literal> p<261> c<259> l<14:8> el<14:9>
                          n<1> u<259> t<INT_CONST> p<260> l<14:8> el<14:9>
                  n<> u<268> t<Mintypmax_expression> p<269> c<267> l<14:10> el<14:11>
                    n<> u<267> t<Expression> p<268> c<266> l<14:10> el<14:11>
                      n<> u<266> t<Primary> p<267> c<265> l<14:10> el<14:11>
                        n<> u<265> t<Primary_literal> p<266> c<264> l<14:10> el<14:11>
                          n<2> u<264> t<INT_CONST> p<265> l<14:10> el<14:11>
                n<> u<295> t<N_input_gate_instance> p<296> c<271> l<14:13> el<14:31>
                  n<> u<271> t<Name_of_instance> p<295> c<270> s<276> l<14:13> el<14:15>
                    n<a2> u<270> t<STRING_CONST> p<271> l<14:13> el<14:15>
                  n<> u<276> t<Net_lvalue> p<295> c<273> s<280> l<14:17> el<14:19>
                    n<> u<273> t<Ps_or_hierarchical_identifier> p<276> c<272> s<275> l<14:17> el<14:19>
                      n<y9> u<272> t<STRING_CONST> p<273> l<14:17> el<14:19>
                    n<> u<275> t<Constant_select> p<276> c<274> l<14:19> el<14:19>
                      n<> u<274> t<Constant_bit_select> p<275> l<14:19> el<14:19>
                  n<> u<280> t<Expression> p<295> c<279> s<284> l<14:20> el<14:21>
                    n<> u<279> t<Primary> p<280> c<278> l<14:20> el<14:21>
                      n<> u<278> t<Primary_literal> p<279> c<277> l<14:20> el<14:21>
                        n<a> u<277> t<STRING_CONST> p<278> l<14:20> el<14:21>
                  n<> u<284> t<Expression> p<295> c<283> s<294> l<14:22> el<14:23>
                    n<> u<283> t<Primary> p<284> c<282> l<14:22> el<14:23>
                      n<> u<282> t<Primary_literal> p<283> c<281> l<14:22> el<14:23>
                        n<b> u<281> t<STRING_CONST> p<282> l<14:22> el<14:23>
                  n<> u<294> t<Expression> p<295> c<288> l<14:25> el<14:30>
                    n<> u<288> t<Expression> p<294> c<287> s<293> l<14:25> el<14:26>
                      n<> u<287> t<Primary> p<288> c<286> l<14:25> el<14:26>
                        n<> u<286> t<Primary_literal> p<287> c<285> l<14:25> el<14:26>
                          n<a> u<285> t<STRING_CONST> p<286> l<14:25> el<14:26>
                    n<> u<293> t<BinOp_BitwOr> p<294> s<292> l<14:27> el<14:28>
                    n<> u<292> t<Expression> p<294> c<291> l<14:29> el<14:30>
                      n<> u<291> t<Primary> p<292> c<290> l<14:29> el<14:30>
                        n<> u<290> t<Primary_literal> p<291> c<289> l<14:29> el<14:30>
                          n<b> u<289> t<STRING_CONST> p<290> l<14:29> el<14:30>
        n<> u<347> t<Module_item> p<481> c<346> s<384> l<15:3> el<15:39>
          n<> u<346> t<Non_port_module_item> p<347> c<345> l<15:3> el<15:39>
            n<> u<345> t<Module_or_generate_item> p<346> c<344> l<15:3> el<15:39>
              n<> u<344> t<Gate_instantiation> p<345> c<300> l<15:3> el<15:39>
                n<> u<300> t<NInpGate_Nand> p<344> s<327> l<15:3> el<15:7>
                n<> u<327> t<Delay2> p<344> c<313> s<343> l<15:8> el<15:23>
                  n<> u<313> t<Mintypmax_expression> p<327> c<304> s<326> l<15:10> el<15:15>
                    n<> u<304> t<Expression> p<313> c<303> s<308> l<15:10> el<15:11>
                      n<> u<303> t<Primary> p<304> c<302> l<15:10> el<15:11>
                        n<> u<302> t<Primary_literal> p<303> c<301> l<15:10> el<15:11>
                          n<2> u<301> t<INT_CONST> p<302> l<15:10> el<15:11>
                    n<> u<308> t<Expression> p<313> c<307> s<312> l<15:12> el<15:13>
                      n<> u<307> t<Primary> p<308> c<306> l<15:12> el<15:13>
                        n<> u<306> t<Primary_literal> p<307> c<305> l<15:12> el<15:13>
                          n<3> u<305> t<INT_CONST> p<306> l<15:12> el<15:13>
                    n<> u<312> t<Expression> p<313> c<311> l<15:14> el<15:15>
                      n<> u<311> t<Primary> p<312> c<310> l<15:14> el<15:15>
                        n<> u<310> t<Primary_literal> p<311> c<309> l<15:14> el<15:15>
                          n<4> u<309> t<INT_CONST> p<310> l<15:14> el<15:15>
                  n<> u<326> t<Mintypmax_expression> p<327> c<317> l<15:17> el<15:22>
                    n<> u<317> t<Expression> p<326> c<316> s<321> l<15:17> el<15:18>
                      n<> u<316> t<Primary> p<317> c<315> l<15:17> el<15:18>
                        n<> u<315> t<Primary_literal> p<316> c<314> l<15:17> el<15:18>
                          n<3> u<314> t<INT_CONST> p<315> l<15:17> el<15:18>
                    n<> u<321> t<Expression> p<326> c<320> s<325> l<15:19> el<15:20>
                      n<> u<320> t<Primary> p<321> c<319> l<15:19> el<15:20>
                        n<> u<319> t<Primary_literal> p<320> c<318> l<15:19> el<15:20>
                          n<4> u<318> t<INT_CONST> p<319> l<15:19> el<15:20>
                    n<> u<325> t<Expression> p<326> c<324> l<15:21> el<15:22>
                      n<> u<324> t<Primary> p<325> c<323> l<15:21> el<15:22>
                        n<> u<323> t<Primary_literal> p<324> c<322> l<15:21> el<15:22>
                          n<5> u<322> t<INT_CONST> p<323> l<15:21> el<15:22>
                n<> u<343> t<N_input_gate_instance> p<344> c<329> l<15:25> el<15:38>
                  n<> u<329> t<Name_of_instance> p<343> c<328> s<334> l<15:25> el<15:27>
                    n<a3> u<328> t<STRING_CONST> p<329> l<15:25> el<15:27>
                  n<> u<334> t<Net_lvalue> p<343> c<331> s<338> l<15:29> el<15:31>
                    n<> u<331> t<Ps_or_hierarchical_identifier> p<334> c<330> s<333> l<15:29> el<15:31>
                      n<nn> u<330> t<STRING_CONST> p<331> l<15:29> el<15:31>
                    n<> u<333> t<Constant_select> p<334> c<332> l<15:31> el<15:31>
                      n<> u<332> t<Constant_bit_select> p<333> l<15:31> el<15:31>
                  n<> u<338> t<Expression> p<343> c<337> s<342> l<15:33> el<15:34>
                    n<> u<337> t<Primary> p<338> c<336> l<15:33> el<15:34>
                      n<> u<336> t<Primary_literal> p<337> c<335> l<15:33> el<15:34>
                        n<a> u<335> t<STRING_CONST> p<336> l<15:33> el<15:34>
                  n<> u<342> t<Expression> p<343> c<341> l<15:36> el<15:37>
                    n<> u<341> t<Primary> p<342> c<340> l<15:36> el<15:37>
                      n<> u<340> t<Primary_literal> p<341> c<339> l<15:36> el<15:37>
                        n<b> u<339> t<STRING_CONST> p<340> l<15:36> el<15:37>
        n<> u<384> t<Module_item> p<481> c<383> s<445> l<16:3> el<16:37>
          n<> u<383> t<Non_port_module_item> p<384> c<382> l<16:3> el<16:37>
            n<> u<382> t<Module_or_generate_item> p<383> c<381> l<16:3> el<16:37>
              n<> u<381> t<Gate_instantiation> p<382> c<348> l<16:3> el<16:37>
                n<> u<348> t<EnableGateType_Bufif0> p<381> s<364> l<16:3> el<16:9>
                n<> u<364> t<Delay3> p<381> c<353> s<380> l<16:10> el<16:20>
                  n<> u<353> t<Mintypmax_expression> p<364> c<352> s<358> l<16:12> el<16:13>
                    n<> u<352> t<Expression> p<353> c<351> l<16:12> el<16:13>
                      n<> u<351> t<Primary> p<352> c<350> l<16:12> el<16:13>
                        n<> u<350> t<Primary_literal> p<351> c<349> l<16:12> el<16:13>
                          n<5> u<349> t<INT_CONST> p<350> l<16:12> el<16:13>
                  n<> u<358> t<Mintypmax_expression> p<364> c<357> s<363> l<16:15> el<16:16>
                    n<> u<357> t<Expression> p<358> c<356> l<16:15> el<16:16>
                      n<> u<356> t<Primary> p<357> c<355> l<16:15> el<16:16>
                        n<> u<355> t<Primary_literal> p<356> c<354> l<16:15> el<16:16>
                          n<6> u<354> t<INT_CONST> p<355> l<16:15> el<16:16>
                  n<> u<363> t<Mintypmax_expression> p<364> c<362> l<16:18> el<16:19>
                    n<> u<362> t<Expression> p<363> c<361> l<16:18> el<16:19>
                      n<> u<361> t<Primary> p<362> c<360> l<16:18> el<16:19>
                        n<> u<360> t<Primary_literal> p<361> c<359> l<16:18> el<16:19>
                          n<7> u<359> t<INT_CONST> p<360> l<16:18> el<16:19>
                n<> u<380> t<Enable_gate_instance> p<381> c<366> l<16:21> el<16:36>
                  n<> u<366> t<Name_of_instance> p<380> c<365> s<371> l<16:21> el<16:23>
                    n<a4> u<365> t<STRING_CONST> p<366> l<16:21> el<16:23>
                  n<> u<371> t<Net_lvalue> p<380> c<368> s<375> l<16:25> el<16:29>
                    n<> u<368> t<Ps_or_hierarchical_identifier> p<371> c<367> s<370> l<16:25> el<16:29>
                      n<out2> u<367> t<STRING_CONST> p<368> l<16:25> el<16:29>
                    n<> u<370> t<Constant_select> p<371> c<369> l<16:29> el<16:29>
                      n<> u<369> t<Constant_bit_select> p<370> l<16:29> el<16:29>
                  n<> u<375> t<Expression> p<380> c<374> s<379> l<16:31> el<16:32>
                    n<> u<374> t<Primary> p<375> c<373> l<16:31> el<16:32>
                      n<> u<373> t<Primary_literal> p<374> c<372> l<16:31> el<16:32>
                        n<a> u<372> t<STRING_CONST> p<373> l<16:31> el<16:32>
                  n<> u<379> t<Expression> p<380> c<378> l<16:34> el<16:35>
                    n<> u<378> t<Primary> p<379> c<377> l<16:34> el<16:35>
                      n<> u<377> t<Primary_literal> p<378> c<376> l<16:34> el<16:35>
                        n<b> u<376> t<STRING_CONST> p<377> l<16:34> el<16:35>
        n<> u<445> t<Module_item> p<481> c<444> s<466> l<17:3> el<17:49>
          n<> u<444> t<Non_port_module_item> p<445> c<443> l<17:3> el<17:49>
            n<> u<443> t<Module_or_generate_item> p<444> c<442> l<17:3> el<17:49>
              n<> u<442> t<Gate_instantiation> p<443> c<385> l<17:3> el<17:49>
                n<> u<385> t<EnableGateType_Bufif0> p<442> s<425> l<17:3> el<17:9>
                n<> u<425> t<Delay3> p<442> c<398> s<441> l<17:10> el<17:32>
                  n<> u<398> t<Mintypmax_expression> p<425> c<389> s<411> l<17:12> el<17:17>
                    n<> u<389> t<Expression> p<398> c<388> s<393> l<17:12> el<17:13>
                      n<> u<388> t<Primary> p<389> c<387> l<17:12> el<17:13>
                        n<> u<387> t<Primary_literal> p<388> c<386> l<17:12> el<17:13>
                          n<5> u<386> t<INT_CONST> p<387> l<17:12> el<17:13>
                    n<> u<393> t<Expression> p<398> c<392> s<397> l<17:14> el<17:15>
                      n<> u<392> t<Primary> p<393> c<391> l<17:14> el<17:15>
                        n<> u<391> t<Primary_literal> p<392> c<390> l<17:14> el<17:15>
                          n<6> u<390> t<INT_CONST> p<391> l<17:14> el<17:15>
                    n<> u<397> t<Expression> p<398> c<396> l<17:16> el<17:17>
                      n<> u<396> t<Primary> p<397> c<395> l<17:16> el<17:17>
                        n<> u<395> t<Primary_literal> p<396> c<394> l<17:16> el<17:17>
                          n<7> u<394> t<INT_CONST> p<395> l<17:16> el<17:17>
                  n<> u<411> t<Mintypmax_expression> p<425> c<402> s<424> l<17:19> el<17:24>
                    n<> u<402> t<Expression> p<411> c<401> s<406> l<17:19> el<17:20>
                      n<> u<401> t<Primary> p<402> c<400> l<17:19> el<17:20>
                        n<> u<400> t<Primary_literal> p<401> c<399> l<17:19> el<17:20>
                          n<6> u<399> t<INT_CONST> p<400> l<17:19> el<17:20>
                    n<> u<406> t<Expression> p<411> c<405> s<410> l<17:21> el<17:22>
                      n<> u<405> t<Primary> p<406> c<404> l<17:21> el<17:22>
                        n<> u<404> t<Primary_literal> p<405> c<403> l<17:21> el<17:22>
                          n<7> u<403> t<INT_CONST> p<404> l<17:21> el<17:22>
                    n<> u<410> t<Expression> p<411> c<409> l<17:23> el<17:24>
                      n<> u<409> t<Primary> p<410> c<408> l<17:23> el<17:24>
                        n<> u<408> t<Primary_literal> p<409> c<407> l<17:23> el<17:24>
                          n<8> u<407> t<INT_CONST> p<408> l<17:23> el<17:24>
                  n<> u<424> t<Mintypmax_expression> p<425> c<415> l<17:26> el<17:31>
                    n<> u<415> t<Expression> p<424> c<414> s<419> l<17:26> el<17:27>
                      n<> u<414> t<Primary> p<415> c<413> l<17:26> el<17:27>
                        n<> u<413> t<Primary_literal> p<414> c<412> l<17:26> el<17:27>
                          n<7> u<412> t<INT_CONST> p<413> l<17:26> el<17:27>
                    n<> u<419> t<Expression> p<424> c<418> s<423> l<17:28> el<17:29>
                      n<> u<418> t<Primary> p<419> c<417> l<17:28> el<17:29>
                        n<> u<417> t<Primary_literal> p<418> c<416> l<17:28> el<17:29>
                          n<8> u<416> t<INT_CONST> p<417> l<17:28> el<17:29>
                    n<> u<423> t<Expression> p<424> c<422> l<17:30> el<17:31>
                      n<> u<422> t<Primary> p<423> c<421> l<17:30> el<17:31>
                        n<> u<421> t<Primary_literal> p<422> c<420> l<17:30> el<17:31>
                          n<9> u<420> t<INT_CONST> p<421> l<17:30> el<17:31>
                n<> u<441> t<Enable_gate_instance> p<442> c<427> l<17:33> el<17:48>
                  n<> u<427> t<Name_of_instance> p<441> c<426> s<432> l<17:33> el<17:35>
                    n<a5> u<426> t<STRING_CONST> p<427> l<17:33> el<17:35>
                  n<> u<432> t<Net_lvalue> p<441> c<429> s<436> l<17:37> el<17:41>
                    n<> u<429> t<Ps_or_hierarchical_identifier> p<432> c<428> s<431> l<17:37> el<17:41>
                      n<out3> u<428> t<STRING_CONST> p<429> l<17:37> el<17:41>
                    n<> u<431> t<Constant_select> p<432> c<430> l<17:41> el<17:41>
                      n<> u<430> t<Constant_bit_select> p<431> l<17:41> el<17:41>
                  n<> u<436> t<Expression> p<441> c<435> s<440> l<17:43> el<17:44>
                    n<> u<435> t<Primary> p<436> c<434> l<17:43> el<17:44>
                      n<> u<434> t<Primary_literal> p<435> c<433> l<17:43> el<17:44>
                        n<a> u<433> t<STRING_CONST> p<434> l<17:43> el<17:44>
                  n<> u<440> t<Expression> p<441> c<439> l<17:46> el<17:47>
                    n<> u<439> t<Primary> p<440> c<438> l<17:46> el<17:47>
                      n<> u<438> t<Primary_literal> p<439> c<437> l<17:46> el<17:47>
                        n<b> u<437> t<STRING_CONST> p<438> l<17:46> el<17:47>
        n<> u<466> t<Module_item> p<481> c<465> s<479> l<18:3> el<18:22>
          n<> u<465> t<Non_port_module_item> p<466> c<464> l<18:3> el<18:22>
            n<> u<464> t<Module_or_generate_item> p<465> c<463> l<18:3> el<18:22>
              n<> u<463> t<Gate_instantiation> p<464> c<446> l<18:3> el<18:22>
                n<> u<446> t<MosSwitchType_PMos> p<463> s<462> l<18:3> el<18:7>
                n<> u<462> t<Mos_switch_instance> p<463> c<448> l<18:8> el<18:21>
                  n<> u<448> t<Name_of_instance> p<462> c<447> s<453> l<18:8> el<18:10>
                    n<a6> u<447> t<STRING_CONST> p<448> l<18:8> el<18:10>
                  n<> u<453> t<Net_lvalue> p<462> c<450> s<457> l<18:12> el<18:14>
                    n<> u<450> t<Ps_or_hierarchical_identifier> p<453> c<449> s<452> l<18:12> el<18:14>
                      n<p1> u<449> t<STRING_CONST> p<450> l<18:12> el<18:14>
                    n<> u<452> t<Constant_select> p<453> c<451> l<18:14> el<18:14>
                      n<> u<451> t<Constant_bit_select> p<452> l<18:14> el<18:14>
                  n<> u<457> t<Expression> p<462> c<456> s<461> l<18:15> el<18:17>
                    n<> u<456> t<Primary> p<457> c<455> l<18:15> el<18:17>
                      n<> u<455> t<Primary_literal> p<456> c<454> l<18:15> el<18:17>
                        n<p2> u<454> t<STRING_CONST> p<455> l<18:15> el<18:17>
                  n<> u<461> t<Expression> p<462> c<460> l<18:18> el<18:20>
                    n<> u<460> t<Primary> p<461> c<459> l<18:18> el<18:20>
                      n<> u<459> t<Primary_literal> p<460> c<458> l<18:18> el<18:20>
                        n<p3> u<458> t<STRING_CONST> p<459> l<18:18> el<18:20>
        n<> u<479> t<Module_item> p<481> c<478> s<480> l<19:3> el<19:18>
          n<> u<478> t<Non_port_module_item> p<479> c<477> l<19:3> el<19:18>
            n<> u<477> t<Module_or_generate_item> p<478> c<476> l<19:3> el<19:18>
              n<> u<476> t<Gate_instantiation> p<477> c<475> l<19:3> el<19:18>
                n<> u<475> t<PULLUP> p<476> s<474> l<19:3> el<19:9>
                n<> u<474> t<Pull_gate_instance> p<476> c<468> l<19:10> el<19:17>
                  n<> u<468> t<Name_of_instance> p<474> c<467> s<473> l<19:10> el<19:12>
                    n<a7> u<467> t<STRING_CONST> p<468> l<19:10> el<19:12>
                  n<> u<473> t<Net_lvalue> p<474> c<470> l<19:14> el<19:16>
                    n<> u<470> t<Ps_or_hierarchical_identifier> p<473> c<469> s<472> l<19:14> el<19:16>
                      n<p1> u<469> t<STRING_CONST> p<470> l<19:14> el<19:16>
                    n<> u<472> t<Constant_select> p<473> c<471> l<19:16> el<19:16>
                      n<> u<471> t<Constant_bit_select> p<472> l<19:16> el<19:16>
        n<> u<480> t<ENDMODULE> p<481> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:1: No timescale set for "LogicGates".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:1: Compile module "work@LogicGates".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:23: Implicit port type (wire) for "y1",
there are 8 more instances of this message.
[WRN:CP0310] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:53: Port "y10" definition missing its direction (input, output, inout).
[ERR:CP0340] ${SURELOG_DIR}/tests/GateLevel/dut.sv:1:53: Port "y10" of unspecified type.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          8
Constant                                               5
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
Gate                                                  10
IODecl                                                11
Identifier                                            29
IntTypespec                                            9
LogicNet                                              12
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Package                                                1
Port                                                  12
PrimTerm                                              23
RefObj                                                23
RefTypespec                                           13
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GateLevel/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/GateLevel/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound)
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GateLevel/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@LogicGates)
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:work@LogicGates
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiFullName:work@LogicGates.a
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiFullName:work@LogicGates.b
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiFullName:work@LogicGates.y1
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiFullName:work@LogicGates.y2
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiFullName:work@LogicGates.y3
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiFullName:work@LogicGates.y4
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiFullName:work@LogicGates.y5
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiFullName:work@LogicGates.y6
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiFullName:work@LogicGates.y7
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiFullName:work@LogicGates.y8
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiFullName:work@LogicGates.y9
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.y10), line:1:53, endln:1:56
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiFullName:work@LogicGates.y10
  |vpiImportTypespec:
  \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:nn
    |vpiFullName:work@LogicGates.nn
    |vpiNetType:1
  |vpiDefName:work@LogicGates
  |vpiNet:
  \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiNet:
  \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiNet:
  \_LogicNet: (work@LogicGates.y1), line:1:23, endln:1:25
  |vpiNet:
  \_LogicNet: (work@LogicGates.y2), line:1:26, endln:1:28
  |vpiNet:
  \_LogicNet: (work@LogicGates.y3), line:1:29, endln:1:31
  |vpiNet:
  \_LogicNet: (work@LogicGates.y4), line:1:32, endln:1:34
  |vpiNet:
  \_LogicNet: (work@LogicGates.y5), line:1:35, endln:1:37
  |vpiNet:
  \_LogicNet: (work@LogicGates.y6), line:1:38, endln:1:40
  |vpiNet:
  \_LogicNet: (work@LogicGates.y7), line:1:41, endln:1:43
  |vpiNet:
  \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
  |vpiNet:
  \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
  |vpiNet:
  \_LogicNet: (work@LogicGates.y10), line:1:53, endln:1:56
  |vpiNet:
  \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
  |vpiPort:
  \_Port: (a), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (y1), line:1:23, endln:1:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiDirection:2
  |vpiPort:
  \_Port: (y2), line:1:26, endln:1:28
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiDirection:2
  |vpiPort:
  \_Port: (y3), line:1:29, endln:1:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiDirection:2
  |vpiPort:
  \_Port: (y4), line:1:32, endln:1:34
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiDirection:2
  |vpiPort:
  \_Port: (y5), line:1:35, endln:1:37
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiDirection:2
  |vpiPort:
  \_Port: (y6), line:1:38, endln:1:40
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiDirection:2
  |vpiPort:
  \_Port: (y7), line:1:41, endln:1:43
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiDirection:2
  |vpiPort:
  \_Port: (y8), line:1:45, endln:1:47
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiDirection:2
  |vpiPort:
  \_Port: (y9), line:1:49, endln:1:51
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiDirection:2
  |vpiPort:
  \_Port: (y10), line:1:53, endln:1:56
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiDirection:2
  |vpiPrimitive:
  \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiFullName:work@LogicGates.work@and
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:5:10, endln:5:11
      |vpiParent:
      \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@and.a), line:5:10, endln:5:11
        |vpiParent:
        \_PrimTerm: , line:5:10, endln:5:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@and.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:5:12, endln:5:13
      |vpiParent:
      \_Gate: work@and (work@LogicGates.work@and), line:5:6, endln:5:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@and.b), line:5:12, endln:5:13
        |vpiParent:
        \_PrimTerm: , line:5:12, endln:5:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@and.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiFullName:work@LogicGates.work@or
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:6:9, endln:6:10
      |vpiParent:
      \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@or.a), line:6:9, endln:6:10
        |vpiParent:
        \_PrimTerm: , line:6:9, endln:6:10
        |vpiName:a
        |vpiFullName:work@LogicGates.work@or.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:6:11, endln:6:12
      |vpiParent:
      \_Gate: work@or (work@LogicGates.work@or), line:6:5, endln:6:13
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@or.b), line:6:11, endln:6:12
        |vpiParent:
        \_PrimTerm: , line:6:11, endln:6:12
        |vpiName:b
        |vpiFullName:work@LogicGates.work@or.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@not (work@LogicGates.work@not), line:7:6, endln:7:12
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@not
    |vpiFullName:work@LogicGates.work@not
    |vpiPrimType:8
    |vpiPrimTerm:
    \_PrimTerm: , line:7:10, endln:7:11
      |vpiParent:
      \_Gate: work@not (work@LogicGates.work@not), line:7:6, endln:7:12
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@not.a), line:7:10, endln:7:11
        |vpiParent:
        \_PrimTerm: , line:7:10, endln:7:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@not.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPrimitive:
  \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiFullName:work@LogicGates.work@nand
    |vpiPrimType:2
    |vpiPrimTerm:
    \_PrimTerm: , line:8:11, endln:8:12
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nand.a), line:8:11, endln:8:12
        |vpiParent:
        \_PrimTerm: , line:8:11, endln:8:12
        |vpiName:a
        |vpiFullName:work@LogicGates.work@nand.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:8:13, endln:8:14
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.work@nand), line:8:7, endln:8:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nand.b), line:8:13, endln:8:14
        |vpiParent:
        \_PrimTerm: , line:8:13, endln:8:14
        |vpiName:b
        |vpiFullName:work@LogicGates.work@nand.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nor
    |vpiFullName:work@LogicGates.work@nor
    |vpiPrimType:3
    |vpiPrimTerm:
    \_PrimTerm: , line:9:10, endln:9:11
      |vpiParent:
      \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nor.a), line:9:10, endln:9:11
        |vpiParent:
        \_PrimTerm: , line:9:10, endln:9:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@nor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:9:12, endln:9:13
      |vpiParent:
      \_Gate: work@nor (work@LogicGates.work@nor), line:9:6, endln:9:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@nor.b), line:9:12, endln:9:13
        |vpiParent:
        \_PrimTerm: , line:9:12, endln:9:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@nor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xor
    |vpiFullName:work@LogicGates.work@xor
    |vpiPrimType:5
    |vpiPrimTerm:
    \_PrimTerm: , line:10:10, endln:10:11
      |vpiParent:
      \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xor.a), line:10:10, endln:10:11
        |vpiParent:
        \_PrimTerm: , line:10:10, endln:10:11
        |vpiName:a
        |vpiFullName:work@LogicGates.work@xor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:10:12, endln:10:13
      |vpiParent:
      \_Gate: work@xor (work@LogicGates.work@xor), line:10:6, endln:10:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xor.b), line:10:12, endln:10:13
        |vpiParent:
        \_PrimTerm: , line:10:12, endln:10:13
        |vpiName:b
        |vpiFullName:work@LogicGates.work@xor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xnor
    |vpiFullName:work@LogicGates.work@xnor
    |vpiPrimType:6
    |vpiPrimTerm:
    \_PrimTerm: , line:11:11, endln:11:12
      |vpiParent:
      \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xnor.a), line:11:11, endln:11:12
        |vpiParent:
        \_PrimTerm: , line:11:11, endln:11:12
        |vpiName:a
        |vpiFullName:work@LogicGates.work@xnor.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:11:13, endln:11:14
      |vpiParent:
      \_Gate: work@xnor (work@LogicGates.work@xnor), line:11:7, endln:11:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.work@xnor.b), line:11:13, endln:11:14
        |vpiParent:
        \_PrimTerm: , line:11:13, endln:11:14
        |vpiName:b
        |vpiFullName:work@LogicGates.work@xnor.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiName:a1
    |vpiFullName:work@LogicGates.a1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_PrimTerm: , line:13:18, endln:13:20
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.y8), line:13:18, endln:13:20
        |vpiParent:
        \_PrimTerm: , line:13:18, endln:13:20
        |vpiName:y8
        |vpiFullName:work@LogicGates.a1.y8
        |vpiActual:
        \_LogicNet: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiPrimTerm:
    \_PrimTerm: , line:13:21, endln:13:22
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.a), line:13:21, endln:13:22
        |vpiParent:
        \_PrimTerm: , line:13:21, endln:13:22
        |vpiName:a
        |vpiFullName:work@LogicGates.a1.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:13:23, endln:13:24
      |vpiParent:
      \_Gate: work@and (work@LogicGates.a1), line:13:14, endln:13:25
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a1.b), line:13:23, endln:13:24
        |vpiParent:
        \_PrimTerm: , line:13:23, endln:13:24
        |vpiName:b
        |vpiFullName:work@LogicGates.a1.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiName:a2
    |vpiFullName:work@LogicGates.a2
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:14:17, endln:14:19
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.y9), line:14:17, endln:14:19
        |vpiParent:
        \_PrimTerm: , line:14:17, endln:14:19
        |vpiName:y9
        |vpiFullName:work@LogicGates.a2.y9
        |vpiActual:
        \_LogicNet: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiPrimTerm:
    \_PrimTerm: , line:14:20, endln:14:21
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.a), line:14:20, endln:14:21
        |vpiParent:
        \_PrimTerm: , line:14:20, endln:14:21
        |vpiName:a
        |vpiFullName:work@LogicGates.a2.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:14:22, endln:14:23
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.b), line:14:22, endln:14:23
        |vpiParent:
        \_PrimTerm: , line:14:22, endln:14:23
        |vpiName:b
        |vpiFullName:work@LogicGates.a2.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiPrimTerm:
    \_PrimTerm: , line:14:25, endln:14:30
      |vpiParent:
      \_Gate: work@or (work@LogicGates.a2), line:14:13, endln:14:31
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_RefObj: (work@LogicGates.a2.a), line:14:25, endln:14:26
        |vpiParent:
        \_PrimTerm: , line:14:25, endln:14:30
        |vpiName:a
        |vpiFullName:work@LogicGates.a2.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPrimitive:
  \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
    |vpiParent:
    \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiName:a3
    |vpiFullName:work@LogicGates.a3
    |vpiPrimType:2
    |vpiPrimTerm:
    \_PrimTerm: , line:15:29, endln:15:31
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.nn), line:15:29, endln:15:31
        |vpiParent:
        \_PrimTerm: , line:15:29, endln:15:31
        |vpiName:nn
        |vpiFullName:work@LogicGates.a3.nn
        |vpiActual:
        \_LogicNet: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiPrimTerm:
    \_PrimTerm: , line:15:33, endln:15:34
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.a), line:15:33, endln:15:34
        |vpiParent:
        \_PrimTerm: , line:15:33, endln:15:34
        |vpiName:a
        |vpiFullName:work@LogicGates.a3.a
        |vpiActual:
        \_LogicNet: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_PrimTerm: , line:15:36, endln:15:37
      |vpiParent:
      \_Gate: work@nand (work@LogicGates.a3), line:15:25, endln:15:38
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@LogicGates.a3.b), line:15:36, endln:15:37
        |vpiParent:
        \_PrimTerm: , line:15:36, endln:15:37
        |vpiName:b
        |vpiFullName:work@LogicGates.a3.b
        |vpiActual:
        \_LogicNet: (work@LogicGates.b), line:1:21, endln:1:22
|vpiTypedef:
\_ModuleTypespec: (LogicGates)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:LogicGates
  |vpiModule:
  \_Module: work@LogicGates (work@LogicGates), file:${SURELOG_DIR}/tests/GateLevel/dut.sv, line:1:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 1
