// Seed: 2315646283
module module_0 ();
  always @(*) begin
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
  always @(posedge 1 or 1) begin
    $display(id_8);
    id_6 <= id_1;
  end
  wire id_10;
  always @* begin
    if (id_8 << 1) if (1) #1;
  end
  module_0();
endmodule
