/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= { in_data[46], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[92:77] <= in_data[63:48];
  assign celloutsig_1_13z = in_data[167:157] <= { celloutsig_1_6z[10:2], celloutsig_1_2z[7], celloutsig_1_6z[0] };
  assign celloutsig_1_14z = { celloutsig_1_7z[24:19], 9'h1ff, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z[2:1], 1'h1 } <= { celloutsig_1_11z[2], celloutsig_1_6z[11:2], celloutsig_1_2z[7], celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[11:8], celloutsig_0_2z, celloutsig_0_2z } <= { in_data[64:60], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z[9:1], celloutsig_0_2z, celloutsig_0_0z } <= { celloutsig_0_3z[6], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_3z[8:0] <= { in_data[79:72], celloutsig_0_2z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:2], celloutsig_0_0z } <= celloutsig_0_1z[4:0];
  assign celloutsig_1_0z = in_data[176:158] <= in_data[171:153];
  assign celloutsig_1_1z = in_data[184:173] <= { in_data[174:164], celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } ~^ { in_data[52:46], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[7], celloutsig_1_3z[21], celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_8z[17:15], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_4z[9:7] ~^ { celloutsig_1_4z[12:11], celloutsig_1_14z };
  assign celloutsig_0_11z = { _00_[8:7], celloutsig_0_2z } ~^ celloutsig_0_6z[24:22];
  assign celloutsig_0_1z = in_data[19:14] ~^ { in_data[43:42], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[52:51], celloutsig_0_0z } ~^ celloutsig_0_12z[6:4];
  assign celloutsig_0_21z = { in_data[32:19], celloutsig_0_10z, celloutsig_0_10z } ~^ { in_data[71:57], celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[153:135] ~^ in_data[184:166];
  assign celloutsig_1_4z = { celloutsig_1_3z[16:6], out_data[96], celloutsig_1_3z[4] } ~^ { celloutsig_1_3z[14:6], out_data[96], celloutsig_1_3z[4], celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_0_6z[24], celloutsig_0_6z[1], celloutsig_0_6z[22], celloutsig_0_6z[12], celloutsig_0_6z[21], celloutsig_0_6z[11], celloutsig_0_6z[20], celloutsig_0_6z[10], celloutsig_0_6z[19], celloutsig_0_6z[9], celloutsig_0_6z[18], celloutsig_0_6z[8], celloutsig_0_6z[17], celloutsig_0_6z[7], celloutsig_0_6z[16], celloutsig_0_6z[6], celloutsig_0_6z[15], celloutsig_0_6z[5], celloutsig_0_6z[14], celloutsig_0_6z[4], celloutsig_0_6z[13], celloutsig_0_6z[3], celloutsig_0_6z[26:25], celloutsig_0_6z[23], celloutsig_0_6z[2] } = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z[9], celloutsig_0_3z[9:8], celloutsig_0_3z[8:7], celloutsig_0_3z[7:6], celloutsig_0_3z[6:5], celloutsig_0_3z[5:4], celloutsig_0_3z[4:3], celloutsig_0_3z[3:2], celloutsig_0_3z[2:1], celloutsig_0_3z[1:0], celloutsig_0_3z[0], celloutsig_0_1z[4:3], celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[23], in_data[0], in_data[21], in_data[11], in_data[20], in_data[10], in_data[19], in_data[9], in_data[18], in_data[8], in_data[17], in_data[7], in_data[16], in_data[6], in_data[15], in_data[5], in_data[14], in_data[4], in_data[13], in_data[3], in_data[12], in_data[2], in_data[25:24], in_data[22], in_data[1] };
  assign { celloutsig_0_12z[5:3], celloutsig_0_12z[1], celloutsig_0_12z[6], celloutsig_0_12z[2] } = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z[7], celloutsig_0_5z } ~^ { _00_[2], celloutsig_0_11z[2:1], celloutsig_0_0z, _00_[3], celloutsig_0_11z[0] };
  assign { celloutsig_1_3z[20:18], celloutsig_1_3z[22], celloutsig_1_3z[17], celloutsig_1_3z[21], celloutsig_1_3z[16:6], out_data[96], celloutsig_1_3z[4:2] } = { celloutsig_1_2z[18:15], celloutsig_1_2z[15:14], celloutsig_1_2z[14:0] } ~^ { in_data[136:134], in_data[138], in_data[133], in_data[137], in_data[132:118] };
  assign celloutsig_1_5z[2:1] = celloutsig_1_3z[3:2] ~^ in_data[183:182];
  assign celloutsig_1_7z[24:19] = celloutsig_1_2z[9:4] ~^ { celloutsig_1_3z[8:6], out_data[96], celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_6z[3:2], celloutsig_1_6z[0], celloutsig_1_6z[11:4] } = { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_3z[15:8] } ~^ { celloutsig_1_2z[9:8], celloutsig_1_2z[6], celloutsig_1_2z[17:10] };
  assign { celloutsig_1_8z[12:1], celloutsig_1_8z[21:13] } = { celloutsig_1_4z[12:1], celloutsig_1_2z[11:3] } ~^ { in_data[114:105], celloutsig_1_5z[2:1], in_data[123:115] };
  assign out_data[102:97] = celloutsig_1_3z[11:6] ~^ { celloutsig_1_8z[10:7], celloutsig_1_5z[2:1] };
  assign celloutsig_0_12z[0] = celloutsig_0_12z[1];
  assign celloutsig_0_6z[0] = 1'h1;
  assign { celloutsig_1_3z[5], celloutsig_1_3z[1:0] } = { out_data[96], 2'h3 };
  assign celloutsig_1_5z[0] = 1'h1;
  assign celloutsig_1_6z[1] = celloutsig_1_2z[7];
  assign celloutsig_1_7z[18:0] = 19'h7ffff;
  assign celloutsig_1_8z[0] = celloutsig_1_4z[0];
  assign { out_data[130:128], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
