# Verilog/FPGA Project .gitignore

# Vivado/Xilinx files
*.xpr
*.xpr.*
*.jou
*.log
*.pb
*.wdb
*.wdf
*.db
*.str
*.xml
*.tcl
*.vds
*.dmp
*.rpt
*.html
*.csv

# Vivado directories
*.runs/
*.cache/
*.hw/
*.sim/
*.ip_user_files/
*.srcs/
*.data/
*.sdk/

# Backup files
*~
*.bak
*.backup
*.old
*.orig
*.swp
*.swo
*.tmp

# Simulation files
*.vcd
*.wlf
*.vstf
*.fdb
*.fsdb
*.shm
*.log
*.out
*.lxt
*.lxt2

# Synthesis and implementation files
*.bit
*.bin
*.mcs
*.prm
*.rbt
*.ncd
*.pcf
*.ngd
*.ngr
*.pad
*.par
*.pcf
*.ptwx
*.unroutes
*.xwbt
*.xwbtx
*.map
*.mrp
*.ncd
*.ngm
*.ngr
*.pad
*.par
*.pcf
*.ptwx
*.unroutes
*.xwbt
*.xwbtx

# Temporary files
*.tmp
*.temp
*_backup*
*_old*
*_copy*

# OS generated files
.DS_Store
.DS_Store?
._*
.Spotlight-V100
.Trashes
ehthumbs.db
Thumbs.db
Desktop.ini

# IDE files
*.sublime-project
*.sublime-workspace
.vscode/
.idea/
*.swp
*.swo

# ModelSim files
*.wlf
*.wlf.*
*.vstf
*.fdb
*.fsdb
*.shm/
work/
modelsim.ini
transcript

# Quartus files (Intel/Altera)
*.qpf
*.qsf
*.qws
*.qar
*.rpt
*.done
*.jdi
*.pin
*.sof
*.pof
*.rbf
*.sopcinfo
*.qsys
db/
incremental_db/
output_files/

# Lattice files
*.lpf
*.bit
*.jed
*.mcs
*.prm
*.rbt
*.ncd
*.pcf
*.ngd
*.ngr
*.pad
*.par
*.ptwx
*.unroutes
*.xwbt
*.xwbtx

# Microsemi files
*.pdb
*.pme
*.pnx
*.p2g
*.p2r
*.p2s
*.p2t
*.p2x
*.pad
*.par
*.ptwx
*.unroutes
*.xwbt
*.xwbtx

# Testbench and simulation outputs
*_tb.v
*_test.v
simv
simv.daidir
csrc
vsim.wlf
ucli.key
vsim.key
*.vstf
*.fdb
*.fsdb
*.shm

