#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  7 01:46:10 2021
# Process ID: 10776
# Current directory: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10696 C:\Users\gao\Desktop\Computer-Orgnization-ARM-\Project\10.CPU_Mem\CPU_Mem.xpr
# Log file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/vivado.log
# Journal file: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gao/Desktop/ARM-Model/CPU_Mem' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2L
Top: top_CPU
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1576.727 ; gain = 245.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_CPU' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:3]
	Parameter DP0 bound to: 4'b0001 
	Parameter DP1 bound to: 4'b0010 
	Parameter DP2 bound to: 4'b0011 
	Parameter B1 bound to: 4'b0100 
	Parameter BL bound to: 4'b0101 
	Parameter BX bound to: 4'b0110 
	Parameter SWP bound to: 4'b0111 
	Parameter LDR0 bound to: 4'b1000 
	Parameter LDR1 bound to: 4'b1001 
	Parameter STR0 bound to: 4'b1010 
	Parameter STR1 bound to: 4'b1011 
	Parameter Und bound to: 4'b0000 
	Parameter Idle bound to: 5'b00000 
	Parameter S0 bound to: 5'b00001 
	Parameter S1 bound to: 5'b00010 
	Parameter S2 bound to: 5'b00011 
	Parameter S3 bound to: 5'b00100 
	Parameter S7 bound to: 5'b01000 
	Parameter S8 bound to: 5'b01001 
	Parameter S9 bound to: 5'b01010 
	Parameter S10 bound to: 5'b01011 
	Parameter S11 bound to: 5'b01100 
	Parameter S12 bound to: 5'b01101 
	Parameter S13 bound to: 5'b01110 
	Parameter S14 bound to: 5'b01111 
	Parameter S15 bound to: 5'b10000 
	Parameter S16 bound to: 5'b10001 
	Parameter S17 bound to: 5'b10010 
	Parameter S18 bound to: 5'b10011 
INFO: [Synth 8-6157] synthesizing module 'Inst_Mod' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v:18]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/.Xil/Vivado-10776-GAO-PC/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (2#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/.Xil/Vivado-10776-GAO-PC/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Inst_Reg' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Reg' (3#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Mod' (4#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v:3]
WARNING: [Synth 8-7071] port 'Inst_Addr' of module 'Inst_Mod' is unconnected for instance 'Inst_Mod_Instance' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:26]
WARNING: [Synth 8-7023] instance 'Inst_Mod_Instance' of module 'Inst_Mod' has 13 connections declared, but only 12 given [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:26]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU_Shift' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'barrelShifter' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'barrelShifter' (6#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Shift' (8#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/.Xil/Vivado-10776-GAO-PC/realtime/Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM' (9#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/.Xil/Vivado-10776-GAO-PC/realtime/Data_RAM_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'Data_RAM' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:307]
INFO: [Synth 8-6155] done synthesizing module 'top_CPU' (10#1) [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.691 ; gain = 307.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.691 ; gain = 307.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.691 ; gain = 307.625
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/Data_RAM.dcp' for cell 'Data_RAM_Instance'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/Inst_ROM.dcp' for cell 'Inst_Mod_Instance/Inst_ROM_Instance'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1638.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1753.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1921.582 ; gain = 590.516
31 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1921.582 ; gain = 812.953
launch_runs impl_1 -jobs 16
[Mon Jun  7 01:47:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.runs/synth_1/runme.log
[Mon Jun  7 01:47:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.runs/impl_1/runme.log
file mkdir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1
file mkdir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new
close [ open C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc w ]
add_files -fileset constrs_1 C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc]
Finished Parsing XDC File [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc]
Completed Processing XDC Constraints

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[16]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[17]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[18]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[19]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[20]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[21]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[22]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[23]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[24]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[25]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[26]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[27]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[28]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[29]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[30]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[31]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[32]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'swb'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'swb[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'swb[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'swb[3]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'swb[4]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'swb[5]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'swb[6]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[17]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[18]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[19]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[20]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[21]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[22]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[23]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[24]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[25]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[26]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[27]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[28]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[29]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'led[30]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[31]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[32]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'which'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'which[0]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'which[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'which[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'enable'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc:112]
Finished Parsing XDC File [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/constrs_1/new/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <CPU> not found while processing module instance <cpu> [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {128}] [get_ips Data_RAM]
generate_target all [get_files  C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Data_RAM'...
catch { config_ip_cache -export [get_ips -all Data_RAM] }
export_ip_user_files -of_objects [get_files C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci] -no_script -sync -force -quiet
reset_run Data_RAM_synth_1
launch_runs Data_RAM_synth_1 -jobs 16
[Mon Jun  7 02:12:19 2021] Launched Data_RAM_synth_1...
Run output will be captured here: C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.runs/Data_RAM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/ip/Data_RAM/Data_RAM.xci] -directory C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files -ipstatic_source_dir C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/modelsim} {questa=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/questa} {riviera=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/riviera} {activehdl=C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'rd_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_B_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2011.484 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.484 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:5]
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'rd_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_B_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xsim.dir/tb_top_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/xsim.dir/tb_top_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun  7 02:14:28 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  7 02:14:28 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2011.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.531 ; gain = 86.047
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.531 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'rd_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_B_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2097.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'rd_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_B_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.531 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Data_RAM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2109.500 ; gain = 11.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol Inst_addr, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:60]
INFO: [VRFC 10-2458] undeclared symbol I, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:61]
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'condition_code' on this module [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol Inst_addr, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:60]
INFO: [VRFC 10-2458] undeclared symbol I, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:61]
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PC' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2110.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2119.789 ; gain = 9.199
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_4> not found while processing module instance <inst> [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol Inst_addr, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:60]
INFO: [VRFC 10-2458] undeclared symbol I, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:61]
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PC' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2124.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.746 ; gain = 0.902
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <CPU> not found while processing module instance <cpu> [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Data_RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/Inst_ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.gen/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/ALU_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sources_1/new/top_CPU.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
"xelab -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 392dccbb94b547a89bd94ee28481a4e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'rd_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_B_s' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.srcs/sim_1/new/tb_top_CPU.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Data_RAM
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/10.CPU_Mem/CPU_Mem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_CPU_behav -key {Behavioral:sim_1:Functional:tb_top_CPU} -tclbatch {tb_top_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Inst_Mod_Instance.Inst_ROM_Instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top_CPU.top_CPU_Instance.Dataram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2126.086 ; gain = 0.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 02:36:56 2021...
