
TFT-407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060b8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000834f4  08006240  08006240  00007240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08089734  08089734  0008b0f8  2**0
                  CONTENTS
  4 .ARM          00000008  08089734  08089734  0008a734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0808973c  0808973c  0008b0f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0808973c  0808973c  0008a73c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08089740  08089740  0008a740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08089744  0008b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0008b0f8  2**0
                  CONTENTS
 10 .bss          0000033c  200000f8  200000f8  0008b0f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000434  20000434  0008b0f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0008b0f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015b54  00000000  00000000  0008b128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c0c  00000000  00000000  000a0c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001608  00000000  00000000  000a5888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a6d9  00000000  00000000  000a6e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031c06  00000000  00000000  000d1569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd760  00000000  00000000  0010316f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d08cf  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000c4d  00000000  00000000  001d0912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000040fc  00000000  00000000  001d1560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001d565c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000f8 	.word	0x200000f8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006228 	.word	0x08006228

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000fc 	.word	0x200000fc
 80001c4:	08006228 	.word	0x08006228

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <ILI9488_Reset>:
#define    DWT_CYCCNT    *(volatile unsigned long *)0xE0001004
#define    DWT_CONTROL   *(volatile unsigned long *)0xE0001000
#define    SCB_DEMCR     *(volatile unsigned long *)0xE000EDFC

void ILI9488_Reset()
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2140      	movs	r1, #64	@ 0x40
 80004fc:	4806      	ldr	r0, [pc, #24]	@ (8000518 <ILI9488_Reset+0x24>)
 80004fe:	f002 ffdd 	bl	80034bc <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000502:	2005      	movs	r0, #5
 8000504:	f002 f906 	bl	8002714 <HAL_Delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2140      	movs	r1, #64	@ 0x40
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <ILI9488_Reset+0x24>)
 800050e:	f002 ffd5 	bl	80034bc <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40020c00 	.word	0x40020c00

0800051c <DWT_Init>:

void DWT_Init(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
        //разрешаем использовать счётчик
        SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000520:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <DWT_Init+0x2c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a08      	ldr	r2, [pc, #32]	@ (8000548 <DWT_Init+0x2c>)
 8000526:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800052a:	6013      	str	r3, [r2, #0]
         //обнуляем значение счётного регистра
	DWT_CYCCNT  = 0;
 800052c:	4b07      	ldr	r3, [pc, #28]	@ (800054c <DWT_Init+0x30>)
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
         //запускаем счётчик
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;
 8000532:	4b07      	ldr	r3, [pc, #28]	@ (8000550 <DWT_Init+0x34>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a06      	ldr	r2, [pc, #24]	@ (8000550 <DWT_Init+0x34>)
 8000538:	f043 0301 	orr.w	r3, r3, #1
 800053c:	6013      	str	r3, [r2, #0]
}
 800053e:	bf00      	nop
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	e000edfc 	.word	0xe000edfc
 800054c:	e0001004 	.word	0xe0001004
 8000550:	e0001000 	.word	0xe0001000

08000554 <delta>:

static __inline uint32_t delta(uint32_t t0, uint32_t t1)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	6039      	str	r1, [r7, #0]
    return (t1 - t0);
 800055e:	683a      	ldr	r2, [r7, #0]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	1ad3      	subs	r3, r2, r3
}
 8000564:	4618      	mov	r0, r3
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <delay_us>:
void delay_us(uint32_t us)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
      uint32_t t0 =  DWT->CYCCNT;
 8000578:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <delay_us+0x44>)
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	60fb      	str	r3, [r7, #12]
      uint32_t us_count_tic =  us * (SystemCoreClock/1000000);
 800057e:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <delay_us+0x48>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a0e      	ldr	r2, [pc, #56]	@ (80005bc <delay_us+0x4c>)
 8000584:	fba2 2303 	umull	r2, r3, r2, r3
 8000588:	0c9a      	lsrs	r2, r3, #18
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	fb02 f303 	mul.w	r3, r2, r3
 8000590:	60bb      	str	r3, [r7, #8]
      while (delta(t0, DWT->CYCCNT) < us_count_tic) ;
 8000592:	bf00      	nop
 8000594:	4b07      	ldr	r3, [pc, #28]	@ (80005b4 <delay_us+0x44>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	4619      	mov	r1, r3
 800059a:	68f8      	ldr	r0, [r7, #12]
 800059c:	f7ff ffda 	bl	8000554 <delta>
 80005a0:	4602      	mov	r2, r0
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d8f5      	bhi.n	8000594 <delay_us+0x24>
}
 80005a8:	bf00      	nop
 80005aa:	bf00      	nop
 80005ac:	3710      	adds	r7, #16
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	e0001000 	.word	0xe0001000
 80005b8:	200000ec 	.word	0x200000ec
 80005bc:	431bde83 	.word	0x431bde83

080005c0 <writecommand>:

 void writecommand(uint8_t cmd)

{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
   ADDR_CMD = cmd;
 80005ca:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	7013      	strb	r3, [r2, #0]
}
 80005d2:	bf00      	nop
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
	...

080005e0 <writedata>:
 void writedata(unsigned char dt)

{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
        ADDR_DATA = dt;
 80005ea:	4a05      	ldr	r2, [pc, #20]	@ (8000600 <writedata+0x20>)
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	7013      	strb	r3, [r2, #0]
        delay_us(1);
 80005f0:	2001      	movs	r0, #1
 80005f2:	f7ff ffbd 	bl	8000570 <delay_us>
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	60010000 	.word	0x60010000

08000604 <init_9488>:
	// End of HX8357D display configuration

}

void init_9488()
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
        ILI9488_Reset();
 8000608:	f7ff ff74 	bl	80004f4 <ILI9488_Reset>
 	    writecommand(0xE0); // Positive Gamma Control
 800060c:	20e0      	movs	r0, #224	@ 0xe0
 800060e:	f7ff ffd7 	bl	80005c0 <writecommand>
 	    writedata(0x00);
 8000612:	2000      	movs	r0, #0
 8000614:	f7ff ffe4 	bl	80005e0 <writedata>
 	    writedata(0x03);
 8000618:	2003      	movs	r0, #3
 800061a:	f7ff ffe1 	bl	80005e0 <writedata>
 	    writedata(0x09);
 800061e:	2009      	movs	r0, #9
 8000620:	f7ff ffde 	bl	80005e0 <writedata>
 	    writedata(0x08);
 8000624:	2008      	movs	r0, #8
 8000626:	f7ff ffdb 	bl	80005e0 <writedata>
 	    writedata(0x16);
 800062a:	2016      	movs	r0, #22
 800062c:	f7ff ffd8 	bl	80005e0 <writedata>
 	    writedata(0x0A);
 8000630:	200a      	movs	r0, #10
 8000632:	f7ff ffd5 	bl	80005e0 <writedata>
 	    writedata(0x3F);
 8000636:	203f      	movs	r0, #63	@ 0x3f
 8000638:	f7ff ffd2 	bl	80005e0 <writedata>
 	    writedata(0x78);
 800063c:	2078      	movs	r0, #120	@ 0x78
 800063e:	f7ff ffcf 	bl	80005e0 <writedata>
 	    writedata(0x4C);
 8000642:	204c      	movs	r0, #76	@ 0x4c
 8000644:	f7ff ffcc 	bl	80005e0 <writedata>
 	    writedata(0x09);
 8000648:	2009      	movs	r0, #9
 800064a:	f7ff ffc9 	bl	80005e0 <writedata>
 	    writedata(0x0A);
 800064e:	200a      	movs	r0, #10
 8000650:	f7ff ffc6 	bl	80005e0 <writedata>
 	    writedata(0x08);
 8000654:	2008      	movs	r0, #8
 8000656:	f7ff ffc3 	bl	80005e0 <writedata>
 	    writedata(0x16);
 800065a:	2016      	movs	r0, #22
 800065c:	f7ff ffc0 	bl	80005e0 <writedata>
 	    writedata(0x1A);
 8000660:	201a      	movs	r0, #26
 8000662:	f7ff ffbd 	bl	80005e0 <writedata>
 	    writedata(0x0F);
 8000666:	200f      	movs	r0, #15
 8000668:	f7ff ffba 	bl	80005e0 <writedata>

 	    writecommand(0XE1); // Negative Gamma Control
 800066c:	20e1      	movs	r0, #225	@ 0xe1
 800066e:	f7ff ffa7 	bl	80005c0 <writecommand>
 	    writedata(0x00);
 8000672:	2000      	movs	r0, #0
 8000674:	f7ff ffb4 	bl	80005e0 <writedata>
 	    writedata(0x16);
 8000678:	2016      	movs	r0, #22
 800067a:	f7ff ffb1 	bl	80005e0 <writedata>
 	    writedata(0x19);
 800067e:	2019      	movs	r0, #25
 8000680:	f7ff ffae 	bl	80005e0 <writedata>
 	    writedata(0x03);
 8000684:	2003      	movs	r0, #3
 8000686:	f7ff ffab 	bl	80005e0 <writedata>
 	    writedata(0x0F);
 800068a:	200f      	movs	r0, #15
 800068c:	f7ff ffa8 	bl	80005e0 <writedata>
 	    writedata(0x05);
 8000690:	2005      	movs	r0, #5
 8000692:	f7ff ffa5 	bl	80005e0 <writedata>
 	    writedata(0x32);
 8000696:	2032      	movs	r0, #50	@ 0x32
 8000698:	f7ff ffa2 	bl	80005e0 <writedata>
 	    writedata(0x45);
 800069c:	2045      	movs	r0, #69	@ 0x45
 800069e:	f7ff ff9f 	bl	80005e0 <writedata>
 	    writedata(0x46);
 80006a2:	2046      	movs	r0, #70	@ 0x46
 80006a4:	f7ff ff9c 	bl	80005e0 <writedata>
 	    writedata(0x04);
 80006a8:	2004      	movs	r0, #4
 80006aa:	f7ff ff99 	bl	80005e0 <writedata>
 	    writedata(0x0E);
 80006ae:	200e      	movs	r0, #14
 80006b0:	f7ff ff96 	bl	80005e0 <writedata>
 	    writedata(0x0D);
 80006b4:	200d      	movs	r0, #13
 80006b6:	f7ff ff93 	bl	80005e0 <writedata>
 	    writedata(0x35);
 80006ba:	2035      	movs	r0, #53	@ 0x35
 80006bc:	f7ff ff90 	bl	80005e0 <writedata>
 	    writedata(0x37);
 80006c0:	2037      	movs	r0, #55	@ 0x37
 80006c2:	f7ff ff8d 	bl	80005e0 <writedata>
 	    writedata(0x0F);
 80006c6:	200f      	movs	r0, #15
 80006c8:	f7ff ff8a 	bl	80005e0 <writedata>

 	    writecommand(0XC0); // Power Control 1
 80006cc:	20c0      	movs	r0, #192	@ 0xc0
 80006ce:	f7ff ff77 	bl	80005c0 <writecommand>
 	    writedata(0x17);
 80006d2:	2017      	movs	r0, #23
 80006d4:	f7ff ff84 	bl	80005e0 <writedata>
 	    writedata(0x15);
 80006d8:	2015      	movs	r0, #21
 80006da:	f7ff ff81 	bl	80005e0 <writedata>

 	    writecommand(0xC1); // Power Control 2
 80006de:	20c1      	movs	r0, #193	@ 0xc1
 80006e0:	f7ff ff6e 	bl	80005c0 <writecommand>
 	    writedata(0x41);
 80006e4:	2041      	movs	r0, #65	@ 0x41
 80006e6:	f7ff ff7b 	bl	80005e0 <writedata>

 	    writecommand(0xC5); // VCOM Control
 80006ea:	20c5      	movs	r0, #197	@ 0xc5
 80006ec:	f7ff ff68 	bl	80005c0 <writecommand>
 	    writedata(0x00);
 80006f0:	2000      	movs	r0, #0
 80006f2:	f7ff ff75 	bl	80005e0 <writedata>
 	    writedata(0x12);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f7ff ff72 	bl	80005e0 <writedata>
 	    writedata(0x80);
 80006fc:	2080      	movs	r0, #128	@ 0x80
 80006fe:	f7ff ff6f 	bl	80005e0 <writedata>

 	    writecommand(ILI9488_MADCTL); // Memory Access Control
 8000702:	2036      	movs	r0, #54	@ 0x36
 8000704:	f7ff ff5c 	bl	80005c0 <writecommand>
 	    writedata(0x48);          // MX, BGR
 8000708:	2048      	movs	r0, #72	@ 0x48
 800070a:	f7ff ff69 	bl	80005e0 <writedata>

 	    writecommand(0x3A); // Pixel Interface Format
 800070e:	203a      	movs	r0, #58	@ 0x3a
 8000710:	f7ff ff56 	bl	80005c0 <writecommand>

 	    writedata(0x66);  // 18 bit colour for SPI
 8000714:	2066      	movs	r0, #102	@ 0x66
 8000716:	f7ff ff63 	bl	80005e0 <writedata>

 	    writecommand(0xB0); // Interface Mode Control
 800071a:	20b0      	movs	r0, #176	@ 0xb0
 800071c:	f7ff ff50 	bl	80005c0 <writecommand>
 	    writedata(0x00);
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff ff5d 	bl	80005e0 <writedata>

 	    writecommand(0xB1); // Frame Rate Control
 8000726:	20b1      	movs	r0, #177	@ 0xb1
 8000728:	f7ff ff4a 	bl	80005c0 <writecommand>
 	    writedata(0xA0);
 800072c:	20a0      	movs	r0, #160	@ 0xa0
 800072e:	f7ff ff57 	bl	80005e0 <writedata>

 	    writecommand(0xB4); // Display Inversion Control
 8000732:	20b4      	movs	r0, #180	@ 0xb4
 8000734:	f7ff ff44 	bl	80005c0 <writecommand>
 	    writedata(0x02);
 8000738:	2002      	movs	r0, #2
 800073a:	f7ff ff51 	bl	80005e0 <writedata>

 	    writecommand(0xB6); // Display Function Control
 800073e:	20b6      	movs	r0, #182	@ 0xb6
 8000740:	f7ff ff3e 	bl	80005c0 <writecommand>
 	    writedata(0x02);
 8000744:	2002      	movs	r0, #2
 8000746:	f7ff ff4b 	bl	80005e0 <writedata>
 	    writedata(0x02);
 800074a:	2002      	movs	r0, #2
 800074c:	f7ff ff48 	bl	80005e0 <writedata>
 	    writedata(0x3B);
 8000750:	203b      	movs	r0, #59	@ 0x3b
 8000752:	f7ff ff45 	bl	80005e0 <writedata>

 	    writecommand(0xB7); // Entry Mode Set
 8000756:	20b7      	movs	r0, #183	@ 0xb7
 8000758:	f7ff ff32 	bl	80005c0 <writecommand>
 	    writedata(0xC6);
 800075c:	20c6      	movs	r0, #198	@ 0xc6
 800075e:	f7ff ff3f 	bl	80005e0 <writedata>

 	    writecommand(0xF7); // Adjust Control 3
 8000762:	20f7      	movs	r0, #247	@ 0xf7
 8000764:	f7ff ff2c 	bl	80005c0 <writecommand>
 	    writedata(0xA9);
 8000768:	20a9      	movs	r0, #169	@ 0xa9
 800076a:	f7ff ff39 	bl	80005e0 <writedata>
 	    writedata(0x51);
 800076e:	2051      	movs	r0, #81	@ 0x51
 8000770:	f7ff ff36 	bl	80005e0 <writedata>
 	    writedata(0x2C);
 8000774:	202c      	movs	r0, #44	@ 0x2c
 8000776:	f7ff ff33 	bl	80005e0 <writedata>
 	    writedata(0x82);
 800077a:	2082      	movs	r0, #130	@ 0x82
 800077c:	f7ff ff30 	bl	80005e0 <writedata>
 	    writecommand(ILI9488_MADCTL);
 8000780:	2036      	movs	r0, #54	@ 0x36
 8000782:	f7ff ff1d 	bl	80005c0 <writecommand>
 	    writedata(0xE8);//Поворот на 270 град.
 8000786:	20e8      	movs	r0, #232	@ 0xe8
 8000788:	f7ff ff2a 	bl	80005e0 <writedata>
 	    writedata(0x28);
 800078c:	2028      	movs	r0, #40	@ 0x28
 800078e:	f7ff ff27 	bl	80005e0 <writedata>

 	    writecommand(ILI9488_SLPOUT);  //Exit Sleep
 8000792:	2011      	movs	r0, #17
 8000794:	f7ff ff14 	bl	80005c0 <writecommand>
 	    HAL_Delay(120);
 8000798:	2078      	movs	r0, #120	@ 0x78
 800079a:	f001 ffbb 	bl	8002714 <HAL_Delay>

 	    writecommand(ILI9488_DISPON);  //Display on
 800079e:	2029      	movs	r0, #41	@ 0x29
 80007a0:	f7ff ff0e 	bl	80005c0 <writecommand>
 	    HAL_Delay(25);
 80007a4:	2019      	movs	r0, #25
 80007a6:	f001 ffb5 	bl	8002714 <HAL_Delay>
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}

080007ae <fillScreen>:


//===============================================================================================================

void fillScreen(uint16_t color)
	      {
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b084      	sub	sp, #16
 80007b2:	af02      	add	r7, sp, #8
 80007b4:	4603      	mov	r3, r0
 80007b6:	80fb      	strh	r3, [r7, #6]
	        fillRect(0, 0,  ILI9488_TFTWIDTH, ILI9488_TFTHEIGHT, color);
 80007b8:	88fb      	ldrh	r3, [r7, #6]
 80007ba:	9300      	str	r3, [sp, #0]
 80007bc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80007c0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80007c4:	2100      	movs	r1, #0
 80007c6:	2000      	movs	r0, #0
 80007c8:	f000 f98e 	bl	8000ae8 <fillRect>
	      }
 80007cc:	bf00      	nop
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <setAddrWindow>:
	        writedata(pixels);
	        //if (hwSPI) spi_end();
	      }

	      void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
	      {
 80007d4:	b590      	push	{r4, r7, lr}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4604      	mov	r4, r0
 80007dc:	4608      	mov	r0, r1
 80007de:	4611      	mov	r1, r2
 80007e0:	461a      	mov	r2, r3
 80007e2:	4623      	mov	r3, r4
 80007e4:	80fb      	strh	r3, [r7, #6]
 80007e6:	4603      	mov	r3, r0
 80007e8:	80bb      	strh	r3, [r7, #4]
 80007ea:	460b      	mov	r3, r1
 80007ec:	807b      	strh	r3, [r7, #2]
 80007ee:	4613      	mov	r3, r2
 80007f0:	803b      	strh	r3, [r7, #0]
	        writecommand(ILI9488_CASET); // Column addr set
 80007f2:	202a      	movs	r0, #42	@ 0x2a
 80007f4:	f7ff fee4 	bl	80005c0 <writecommand>
	        writedata(x0 >> 8);
 80007f8:	88fb      	ldrh	r3, [r7, #6]
 80007fa:	0a1b      	lsrs	r3, r3, #8
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff feed 	bl	80005e0 <writedata>
	        writedata(x0 & 0xFF);     // XSTART
 8000806:	88fb      	ldrh	r3, [r7, #6]
 8000808:	b2db      	uxtb	r3, r3
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff fee8 	bl	80005e0 <writedata>
	        writedata(x1 >> 8);
 8000810:	887b      	ldrh	r3, [r7, #2]
 8000812:	0a1b      	lsrs	r3, r3, #8
 8000814:	b29b      	uxth	r3, r3
 8000816:	b2db      	uxtb	r3, r3
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff fee1 	bl	80005e0 <writedata>
	        writedata(x1 & 0xFF);     // XEND
 800081e:	887b      	ldrh	r3, [r7, #2]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fedc 	bl	80005e0 <writedata>

	        writecommand(ILI9488_PASET); // Row addr set
 8000828:	202b      	movs	r0, #43	@ 0x2b
 800082a:	f7ff fec9 	bl	80005c0 <writecommand>
	        writedata(y0>>8);
 800082e:	88bb      	ldrh	r3, [r7, #4]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	b29b      	uxth	r3, r3
 8000834:	b2db      	uxtb	r3, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff fed2 	bl	80005e0 <writedata>
	        writedata(y0 &0xff);     // YSTART
 800083c:	88bb      	ldrh	r3, [r7, #4]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	4618      	mov	r0, r3
 8000842:	f7ff fecd 	bl	80005e0 <writedata>
	        writedata(y1>>8);
 8000846:	883b      	ldrh	r3, [r7, #0]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	b29b      	uxth	r3, r3
 800084c:	b2db      	uxtb	r3, r3
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fec6 	bl	80005e0 <writedata>
	        writedata(y1 &0xff);     // YEND
 8000854:	883b      	ldrh	r3, [r7, #0]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fec1 	bl	80005e0 <writedata>

	        writecommand(ILI9488_RAMWR); // write to RAM
 800085e:	202c      	movs	r0, #44	@ 0x2c
 8000860:	f7ff feae 	bl	80005c0 <writecommand>

	      }
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	bd90      	pop	{r4, r7, pc}

0800086c <drawImage>:

 void drawImage(const uint16_t* img, uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 800086c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000870:	b08c      	sub	sp, #48	@ 0x30
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	4608      	mov	r0, r1
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	4603      	mov	r3, r0
 800087e:	817b      	strh	r3, [r7, #10]
 8000880:	460b      	mov	r3, r1
 8000882:	813b      	strh	r3, [r7, #8]
 8000884:	4613      	mov	r3, r2
 8000886:	80fb      	strh	r3, [r7, #6]
 8000888:	466b      	mov	r3, sp
 800088a:	469a      	mov	sl, r3
// rudimentary clipping (drawChar w/big text requires this)
if((x >= ILI9488_TFTWIDTH) || (y >= ILI9488_TFTHEIGHT)) return;
 800088c:	897b      	ldrh	r3, [r7, #10]
 800088e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000892:	f080 80d4 	bcs.w	8000a3e <drawImage+0x1d2>
 8000896:	893b      	ldrh	r3, [r7, #8]
 8000898:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800089c:	f080 80cf 	bcs.w	8000a3e <drawImage+0x1d2>
if((x + w - 1) >= ILI9488_TFTWIDTH)  w = ILI9488_TFTWIDTH  - x;
 80008a0:	897a      	ldrh	r2, [r7, #10]
 80008a2:	88fb      	ldrh	r3, [r7, #6]
 80008a4:	4413      	add	r3, r2
 80008a6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80008aa:	dd03      	ble.n	80008b4 <drawImage+0x48>
 80008ac:	897b      	ldrh	r3, [r7, #10]
 80008ae:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80008b2:	80fb      	strh	r3, [r7, #6]
if((y + h - 1) >= ILI9488_TFTHEIGHT) h = ILI9488_TFTHEIGHT - y;
 80008b4:	893a      	ldrh	r2, [r7, #8]
 80008b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80008ba:	4413      	add	r3, r2
 80008bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80008c0:	dd04      	ble.n	80008cc <drawImage+0x60>
 80008c2:	893b      	ldrh	r3, [r7, #8]
 80008c4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80008c8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

setAddrWindow(x, y, x+w-1, y+h-1);
 80008cc:	897a      	ldrh	r2, [r7, #10]
 80008ce:	88fb      	ldrh	r3, [r7, #6]
 80008d0:	4413      	add	r3, r2
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	3b01      	subs	r3, #1
 80008d6:	b29e      	uxth	r6, r3
 80008d8:	893a      	ldrh	r2, [r7, #8]
 80008da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80008de:	4413      	add	r3, r2
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	3b01      	subs	r3, #1
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	8939      	ldrh	r1, [r7, #8]
 80008e8:	8978      	ldrh	r0, [r7, #10]
 80008ea:	4632      	mov	r2, r6
 80008ec:	f7ff ff72 	bl	80007d4 <setAddrWindow>

uint8_t linebuff[w*3+1];
 80008f0:	88fa      	ldrh	r2, [r7, #6]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	1c59      	adds	r1, r3, #1
 80008fa:	1e4b      	subs	r3, r1, #1
 80008fc:	623b      	str	r3, [r7, #32]
 80008fe:	460a      	mov	r2, r1
 8000900:	2300      	movs	r3, #0
 8000902:	4690      	mov	r8, r2
 8000904:	4699      	mov	r9, r3
 8000906:	f04f 0200 	mov.w	r2, #0
 800090a:	f04f 0300 	mov.w	r3, #0
 800090e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000912:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000916:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800091a:	460a      	mov	r2, r1
 800091c:	2300      	movs	r3, #0
 800091e:	4614      	mov	r4, r2
 8000920:	461d      	mov	r5, r3
 8000922:	f04f 0200 	mov.w	r2, #0
 8000926:	f04f 0300 	mov.w	r3, #0
 800092a:	00eb      	lsls	r3, r5, #3
 800092c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000930:	00e2      	lsls	r2, r4, #3
 8000932:	460b      	mov	r3, r1
 8000934:	3307      	adds	r3, #7
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	00db      	lsls	r3, r3, #3
 800093a:	ebad 0d03 	sub.w	sp, sp, r3
 800093e:	466b      	mov	r3, sp
 8000940:	3300      	adds	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
uint16_t pixels = w*h;
 8000944:	88fa      	ldrh	r2, [r7, #6]
 8000946:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800094a:	fb12 f303 	smulbb	r3, r2, r3
 800094e:	837b      	strh	r3, [r7, #26]
uint32_t count = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	62fb      	str	r3, [r7, #44]	@ 0x2c
for (uint16_t i = 0; i < h; i++)
 8000954:	2300      	movs	r3, #0
 8000956:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000958:	e06a      	b.n	8000a30 <drawImage+0x1c4>
{
uint16_t pixcount = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	853b      	strh	r3, [r7, #40]	@ 0x28
for (uint16_t o = 0; o <  w; o++)
 800095e:	2300      	movs	r3, #0
 8000960:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000962:	e04b      	b.n	80009fc <drawImage+0x190>
{
uint16_t b1 = img[count];
 8000964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	68fa      	ldr	r2, [r7, #12]
 800096a:	4413      	add	r3, r2
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	833b      	strh	r3, [r7, #24]
count++;
 8000970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000972:	3301      	adds	r3, #1
 8000974:	62fb      	str	r3, [r7, #44]	@ 0x2c
uint16_t color = b1;
 8000976:	8b3b      	ldrh	r3, [r7, #24]
 8000978:	82fb      	strh	r3, [r7, #22]

linebuff[pixcount] = (((color & 0xF800) >> 11)* 255) / 31;
 800097a:	8afb      	ldrh	r3, [r7, #22]
 800097c:	0adb      	lsrs	r3, r3, #11
 800097e:	b29b      	uxth	r3, r3
 8000980:	461a      	mov	r2, r3
 8000982:	4613      	mov	r3, r2
 8000984:	021b      	lsls	r3, r3, #8
 8000986:	1a9b      	subs	r3, r3, r2
 8000988:	4a2f      	ldr	r2, [pc, #188]	@ (8000a48 <drawImage+0x1dc>)
 800098a:	fb82 1203 	smull	r1, r2, r2, r3
 800098e:	441a      	add	r2, r3
 8000990:	1112      	asrs	r2, r2, #4
 8000992:	17db      	asrs	r3, r3, #31
 8000994:	1ad2      	subs	r2, r2, r3
 8000996:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000998:	b2d1      	uxtb	r1, r2
 800099a:	69fa      	ldr	r2, [r7, #28]
 800099c:	54d1      	strb	r1, [r2, r3]
pixcount++;
 800099e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009a0:	3301      	adds	r3, #1
 80009a2:	853b      	strh	r3, [r7, #40]	@ 0x28
linebuff[pixcount] = (((color & 0x07E0) >> 5) * 255) / 63;
 80009a4:	8afb      	ldrh	r3, [r7, #22]
 80009a6:	115b      	asrs	r3, r3, #5
 80009a8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80009ac:	4613      	mov	r3, r2
 80009ae:	021b      	lsls	r3, r3, #8
 80009b0:	1a9b      	subs	r3, r3, r2
 80009b2:	4a26      	ldr	r2, [pc, #152]	@ (8000a4c <drawImage+0x1e0>)
 80009b4:	fb82 1203 	smull	r1, r2, r2, r3
 80009b8:	441a      	add	r2, r3
 80009ba:	1152      	asrs	r2, r2, #5
 80009bc:	17db      	asrs	r3, r3, #31
 80009be:	1ad2      	subs	r2, r2, r3
 80009c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009c2:	b2d1      	uxtb	r1, r2
 80009c4:	69fa      	ldr	r2, [r7, #28]
 80009c6:	54d1      	strb	r1, [r2, r3]
pixcount++;
 80009c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009ca:	3301      	adds	r3, #1
 80009cc:	853b      	strh	r3, [r7, #40]	@ 0x28
linebuff[pixcount] = ((color & 0x001F)* 255) / 31;
 80009ce:	8afb      	ldrh	r3, [r7, #22]
 80009d0:	f003 021f 	and.w	r2, r3, #31
 80009d4:	4613      	mov	r3, r2
 80009d6:	021b      	lsls	r3, r3, #8
 80009d8:	1a9b      	subs	r3, r3, r2
 80009da:	4a1b      	ldr	r2, [pc, #108]	@ (8000a48 <drawImage+0x1dc>)
 80009dc:	fb82 1203 	smull	r1, r2, r2, r3
 80009e0:	441a      	add	r2, r3
 80009e2:	1112      	asrs	r2, r2, #4
 80009e4:	17db      	asrs	r3, r3, #31
 80009e6:	1ad2      	subs	r2, r2, r3
 80009e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009ea:	b2d1      	uxtb	r1, r2
 80009ec:	69fa      	ldr	r2, [r7, #28]
 80009ee:	54d1      	strb	r1, [r2, r3]
pixcount++;
 80009f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009f2:	3301      	adds	r3, #1
 80009f4:	853b      	strh	r3, [r7, #40]	@ 0x28
for (uint16_t o = 0; o <  w; o++)
 80009f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80009f8:	3301      	adds	r3, #1
 80009fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80009fc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d3af      	bcc.n	8000964 <drawImage+0xf8>
} // for row
for(uint16_t b = 0; b < w*3; b++)
 8000a04:	2300      	movs	r3, #0
 8000a06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000a08:	e008      	b.n	8000a1c <drawImage+0x1b0>
{
writedata(linebuff[b]);
 8000a0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a0c:	69fa      	ldr	r2, [r7, #28]
 8000a0e:	5cd3      	ldrb	r3, [r2, r3]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fde5 	bl	80005e0 <writedata>
for(uint16_t b = 0; b < w*3; b++)
 8000a16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a18:	3301      	adds	r3, #1
 8000a1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000a1c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8000a1e:	88fa      	ldrh	r2, [r7, #6]
 8000a20:	4613      	mov	r3, r2
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	4413      	add	r3, r2
 8000a26:	4299      	cmp	r1, r3
 8000a28:	dbef      	blt.n	8000a0a <drawImage+0x19e>
for (uint16_t i = 0; i < h; i++)
 8000a2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000a30:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8000a32:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d38f      	bcc.n	800095a <drawImage+0xee>
 8000a3a:	46d5      	mov	sp, sl
 8000a3c:	e000      	b.n	8000a40 <drawImage+0x1d4>
if((x >= ILI9488_TFTWIDTH) || (y >= ILI9488_TFTHEIGHT)) return;
 8000a3e:	46d5      	mov	sp, sl
}
}
}
 8000a40:	3730      	adds	r7, #48	@ 0x30
 8000a42:	46bd      	mov	sp, r7
 8000a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a48:	84210843 	.word	0x84210843
 8000a4c:	82082083 	.word	0x82082083

08000a50 <write16BitColor>:
	}

  }

	     	      void write16BitColor(uint16_t color)
	     	      {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	80fb      	strh	r3, [r7, #6]
	     	        uint8_t r = (color & 0xF800) >> 11;
 8000a5a:	88fb      	ldrh	r3, [r7, #6]
 8000a5c:	0adb      	lsrs	r3, r3, #11
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	73fb      	strb	r3, [r7, #15]
	     	        uint8_t g = (color & 0x07E0) >> 5;
 8000a62:	88fb      	ldrh	r3, [r7, #6]
 8000a64:	115b      	asrs	r3, r3, #5
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a6c:	73bb      	strb	r3, [r7, #14]
	     	        uint8_t b = color & 0x001F;
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	f003 031f 	and.w	r3, r3, #31
 8000a76:	737b      	strb	r3, [r7, #13]

	     	        r = (r * 255) / 31;
 8000a78:	7bfa      	ldrb	r2, [r7, #15]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	021b      	lsls	r3, r3, #8
 8000a7e:	1a9b      	subs	r3, r3, r2
 8000a80:	4a17      	ldr	r2, [pc, #92]	@ (8000ae0 <write16BitColor+0x90>)
 8000a82:	fb82 1203 	smull	r1, r2, r2, r3
 8000a86:	441a      	add	r2, r3
 8000a88:	1112      	asrs	r2, r2, #4
 8000a8a:	17db      	asrs	r3, r3, #31
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	73fb      	strb	r3, [r7, #15]
	     	        g = (g * 255) / 63;
 8000a90:	7bba      	ldrb	r2, [r7, #14]
 8000a92:	4613      	mov	r3, r2
 8000a94:	021b      	lsls	r3, r3, #8
 8000a96:	1a9b      	subs	r3, r3, r2
 8000a98:	4a12      	ldr	r2, [pc, #72]	@ (8000ae4 <write16BitColor+0x94>)
 8000a9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a9e:	441a      	add	r2, r3
 8000aa0:	1152      	asrs	r2, r2, #5
 8000aa2:	17db      	asrs	r3, r3, #31
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	73bb      	strb	r3, [r7, #14]
	     	        b = (b * 255) / 31;
 8000aa8:	7b7a      	ldrb	r2, [r7, #13]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	021b      	lsls	r3, r3, #8
 8000aae:	1a9b      	subs	r3, r3, r2
 8000ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae0 <write16BitColor+0x90>)
 8000ab2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab6:	441a      	add	r2, r3
 8000ab8:	1112      	asrs	r2, r2, #4
 8000aba:	17db      	asrs	r3, r3, #31
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	737b      	strb	r3, [r7, #13]

	     	        writedata(r);
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fd8c 	bl	80005e0 <writedata>
	     	        writedata(g);
 8000ac8:	7bbb      	ldrb	r3, [r7, #14]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fd88 	bl	80005e0 <writedata>
	     	        writedata(b);
 8000ad0:	7b7b      	ldrb	r3, [r7, #13]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fd84 	bl	80005e0 <writedata>
	     	      }
 8000ad8:	bf00      	nop
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	84210843 	.word	0x84210843
 8000ae4:	82082083 	.word	0x82082083

08000ae8 <fillRect>:
	     	        }

	     	      }

	     	      void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
	     	      {
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4604      	mov	r4, r0
 8000af0:	4608      	mov	r0, r1
 8000af2:	4611      	mov	r1, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	4623      	mov	r3, r4
 8000af8:	80fb      	strh	r3, [r7, #6]
 8000afa:	4603      	mov	r3, r0
 8000afc:	80bb      	strh	r3, [r7, #4]
 8000afe:	460b      	mov	r3, r1
 8000b00:	807b      	strh	r3, [r7, #2]
 8000b02:	4613      	mov	r3, r2
 8000b04:	803b      	strh	r3, [r7, #0]
	     	        if((x + w - 1) >= ILI9488_TFTWIDTH)  w = ILI9488_TFTWIDTH  - x;
 8000b06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000b0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b0e:	4413      	add	r3, r2
 8000b10:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000b14:	dd04      	ble.n	8000b20 <fillRect+0x38>
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	807b      	strh	r3, [r7, #2]
	     	        if((y + h - 1) >= ILI9488_TFTHEIGHT) h = ILI9488_TFTHEIGHT - y;
 8000b20:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000b24:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000b28:	4413      	add	r3, r2
 8000b2a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000b2e:	dd04      	ble.n	8000b3a <fillRect+0x52>
 8000b30:	88bb      	ldrh	r3, [r7, #4]
 8000b32:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	803b      	strh	r3, [r7, #0]


	     	        setAddrWindow(x, y, x+w-1, y+h-1);
 8000b3a:	88f8      	ldrh	r0, [r7, #6]
 8000b3c:	88b9      	ldrh	r1, [r7, #4]
 8000b3e:	88fa      	ldrh	r2, [r7, #6]
 8000b40:	887b      	ldrh	r3, [r7, #2]
 8000b42:	4413      	add	r3, r2
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	3b01      	subs	r3, #1
 8000b48:	b29c      	uxth	r4, r3
 8000b4a:	88ba      	ldrh	r2, [r7, #4]
 8000b4c:	883b      	ldrh	r3, [r7, #0]
 8000b4e:	4413      	add	r3, r2
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	3b01      	subs	r3, #1
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	4622      	mov	r2, r4
 8000b58:	f7ff fe3c 	bl	80007d4 <setAddrWindow>
	     	        for(y=h; y>0; y--)
 8000b5c:	883b      	ldrh	r3, [r7, #0]
 8000b5e:	80bb      	strh	r3, [r7, #4]
 8000b60:	e016      	b.n	8000b90 <fillRect+0xa8>
	     	        {
	     	          for(x=w; x>0; x--)
 8000b62:	887b      	ldrh	r3, [r7, #2]
 8000b64:	80fb      	strh	r3, [r7, #6]
 8000b66:	e009      	b.n	8000b7c <fillRect+0x94>
	     	          {
	     	            write16BitColor(color);
 8000b68:	8b3b      	ldrh	r3, [r7, #24]
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff ff70 	bl	8000a50 <write16BitColor>
	     	          for(x=w; x>0; x--)
 8000b70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b74:	b29b      	uxth	r3, r3
 8000b76:	3b01      	subs	r3, #1
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	80fb      	strh	r3, [r7, #6]
 8000b7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	dcf1      	bgt.n	8000b68 <fillRect+0x80>
	     	        for(y=h; y>0; y--)
 8000b84:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	80bb      	strh	r3, [r7, #4]
 8000b90:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	dce4      	bgt.n	8000b62 <fillRect+0x7a>
	     	          }
	     	        }
	     	      }
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd90      	pop	{r4, r7, pc}
	...

08000ba4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <MX_DMA_Init+0x3c>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a0b      	ldr	r2, [pc, #44]	@ (8000be0 <MX_DMA_Init+0x3c>)
 8000bb4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <MX_DMA_Init+0x3c>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2100      	movs	r1, #0
 8000bca:	203a      	movs	r0, #58	@ 0x3a
 8000bcc:	f001 fea1 	bl	8002912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000bd0:	203a      	movs	r0, #58	@ 0x3a
 8000bd2:	f001 feba 	bl	800294a <HAL_NVIC_EnableIRQ>

}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800

08000be4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08e      	sub	sp, #56	@ 0x38
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000bea:	f107 031c 	add.w	r3, r7, #28
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
 8000bf8:	611a      	str	r2, [r3, #16]
 8000bfa:	615a      	str	r2, [r3, #20]
 8000bfc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000bfe:	463b      	mov	r3, r7
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
 8000c0c:	615a      	str	r2, [r3, #20]
 8000c0e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c10:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c12:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c16:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c18:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c1a:	4a2e      	ldr	r2, [pc, #184]	@ (8000cd4 <MX_FSMC_Init+0xf0>)
 8000c1c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c24:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c2a:	4b29      	ldr	r3, [pc, #164]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_8;
 8000c30:	4b27      	ldr	r3, [pc, #156]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c36:	4b26      	ldr	r3, [pc, #152]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c3c:	4b24      	ldr	r3, [pc, #144]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c42:	4b23      	ldr	r3, [pc, #140]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c48:	4b21      	ldr	r3, [pc, #132]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c4e:	4b20      	ldr	r3, [pc, #128]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c54:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c56:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c62:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c64:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c6a:	4b19      	ldr	r3, [pc, #100]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c70:	4b17      	ldr	r3, [pc, #92]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 3;
 8000c76:	2303      	movs	r3, #3
 8000c78:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 10;
 8000c7a:	230a      	movs	r3, #10
 8000c7c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 15;
 8000c7e:	230f      	movs	r3, #15
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 10;
 8000c82:	230a      	movs	r3, #10
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000c86:	2310      	movs	r3, #16
 8000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000c8a:	2311      	movs	r3, #17
 8000c8c:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 15;
 8000c92:	230f      	movs	r3, #15
 8000c94:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000c96:	230f      	movs	r3, #15
 8000c98:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 255;
 8000c9a:	23ff      	movs	r3, #255	@ 0xff
 8000c9c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000ca6:	2311      	movs	r3, #17
 8000ca8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000cae:	463a      	mov	r2, r7
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4806      	ldr	r0, [pc, #24]	@ (8000cd0 <MX_FSMC_Init+0xec>)
 8000cb8:	f003 f8b2 	bl	8003e20 <HAL_SRAM_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000cc2:	f000 ff91 	bl	8001be8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cc6:	bf00      	nop
 8000cc8:	3738      	adds	r7, #56	@ 0x38
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000114 	.word	0x20000114
 8000cd4:	a0000104 	.word	0xa0000104

08000cd8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000cec:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_FSMC_MspInit+0x88>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d131      	bne.n	8000d58 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <HAL_FSMC_MspInit+0x88>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
 8000cfe:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <HAL_FSMC_MspInit+0x8c>)
 8000d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d02:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_FSMC_MspInit+0x8c>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d0a:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <HAL_FSMC_MspInit+0x8c>)
 8000d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 8000d16:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8000d1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	2303      	movs	r3, #3
 8000d26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d28:	230c      	movs	r3, #12
 8000d2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	480d      	ldr	r0, [pc, #52]	@ (8000d68 <HAL_FSMC_MspInit+0x90>)
 8000d32:	f002 fa27 	bl	8003184 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A16_Pin|D0_Pin|D1_Pin|D2_Pin
 8000d36:	f64c 03b3 	movw	r3, #51379	@ 0xc8b3
 8000d3a:	607b      	str	r3, [r7, #4]
                          |D3_Pin|RD_Pin|WR_Pin|CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d44:	2303      	movs	r3, #3
 8000d46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d48:	230c      	movs	r3, #12
 8000d4a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4806      	ldr	r0, [pc, #24]	@ (8000d6c <HAL_FSMC_MspInit+0x94>)
 8000d52:	f002 fa17 	bl	8003184 <HAL_GPIO_Init>
 8000d56:	e000      	b.n	8000d5a <HAL_FSMC_MspInit+0x82>
    return;
 8000d58:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000164 	.word	0x20000164
 8000d64:	40023800 	.word	0x40023800
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40020c00 	.word	0x40020c00

08000d70 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d78:	f7ff ffae 	bl	8000cd8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b08a      	sub	sp, #40	@ 0x28
 8000d88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]
 8000d94:	609a      	str	r2, [r3, #8]
 8000d96:	60da      	str	r2, [r3, #12]
 8000d98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
 8000d9e:	4b26      	ldr	r3, [pc, #152]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	4a25      	ldr	r2, [pc, #148]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000da4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000daa:	4b23      	ldr	r3, [pc, #140]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	4b1f      	ldr	r3, [pc, #124]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a17      	ldr	r2, [pc, #92]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000ddc:	f043 0310 	orr.w	r3, r3, #16
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0310 	and.w	r3, r3, #16
 8000dea:	60bb      	str	r3, [r7, #8]
 8000dec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]
 8000df2:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	4a10      	ldr	r2, [pc, #64]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000df8:	f043 0308 	orr.w	r3, r3, #8
 8000dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <MX_GPIO_Init+0xb4>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	2140      	movs	r1, #64	@ 0x40
 8000e0e:	480b      	ldr	r0, [pc, #44]	@ (8000e3c <MX_GPIO_Init+0xb8>)
 8000e10:	f002 fb54 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000e14:	2340      	movs	r3, #64	@ 0x40
 8000e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e20:	2302      	movs	r3, #2
 8000e22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4804      	ldr	r0, [pc, #16]	@ (8000e3c <MX_GPIO_Init+0xb8>)
 8000e2c:	f002 f9aa 	bl	8003184 <HAL_GPIO_Init>

}
 8000e30:	bf00      	nop
 8000e32:	3728      	adds	r7, #40	@ 0x28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40020c00 	.word	0x40020c00

08000e40 <screen_first>:
const uint16_t *ptr_cooler[2] = { cooler_0, cooler_180 }; //Кулер

uint8_t size_of = 20; //Количество членов массива принимаемых данных

void screen_first(void) //Начальный экран
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af02      	add	r7, sp, #8
	fillScreen(0x0000);
 8000e46:	2000      	movs	r0, #0
 8000e48:	f7ff fcb1 	bl	80007ae <fillScreen>
	fillRect(0, (0 + hh), 465, 2, ILI9488_CYAN); //горизонт
 8000e4c:	4b9c      	ldr	r3, [pc, #624]	@ (80010c0 <screen_first+0x280>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2302      	movs	r3, #2
 8000e5a:	f240 12d1 	movw	r2, #465	@ 0x1d1
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f7ff fe42 	bl	8000ae8 <fillRect>
	fillRect(0, (148 + hh), 465, 2, ILI9488_CYAN); //горизонт
 8000e64:	4b96      	ldr	r3, [pc, #600]	@ (80010c0 <screen_first+0x280>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 8000e6c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	2302      	movs	r3, #2
 8000e74:	f240 12d1 	movw	r2, #465	@ 0x1d1
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f7ff fe35 	bl	8000ae8 <fillRect>
	fillRect(0, (2 + hh), 2, 148, ILI9488_CYAN); //вертикаль
 8000e7e:	4b90      	ldr	r3, [pc, #576]	@ (80010c0 <screen_first+0x280>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	1c99      	adds	r1, r3, #2
 8000e84:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	2394      	movs	r3, #148	@ 0x94
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f7ff fe2a 	bl	8000ae8 <fillRect>
	fillRect(463, (2 + hh), 2, 148, ILI9488_CYAN); //вертикаль
 8000e94:	4b8a      	ldr	r3, [pc, #552]	@ (80010c0 <screen_first+0x280>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	1c99      	adds	r1, r3, #2
 8000e9a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	2394      	movs	r3, #148	@ 0x94
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	f240 10cf 	movw	r0, #463	@ 0x1cf
 8000ea8:	f7ff fe1e 	bl	8000ae8 <fillRect>
	fillRect(149, (0 + hh), 2, 150, ILI9488_CYAN); //вертикаль
 8000eac:	4b84      	ldr	r3, [pc, #528]	@ (80010c0 <screen_first+0x280>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2396      	movs	r3, #150	@ 0x96
 8000eba:	2202      	movs	r2, #2
 8000ebc:	2095      	movs	r0, #149	@ 0x95
 8000ebe:	f7ff fe13 	bl	8000ae8 <fillRect>

	drawImage(dots, 365, (63 + hh), 5, 25); //Точки между часами и минутами
 8000ec2:	4b7f      	ldr	r3, [pc, #508]	@ (80010c0 <screen_first+0x280>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8000eca:	2319      	movs	r3, #25
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	2305      	movs	r3, #5
 8000ed0:	f240 116d 	movw	r1, #365	@ 0x16d
 8000ed4:	487b      	ldr	r0, [pc, #492]	@ (80010c4 <screen_first+0x284>)
 8000ed6:	f7ff fcc9 	bl	800086c <drawImage>
	drawImage(termometr, 300, (6 + hh), 14, 35);
 8000eda:	4b79      	ldr	r3, [pc, #484]	@ (80010c0 <screen_first+0x280>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	1d9a      	adds	r2, r3, #6
 8000ee0:	2323      	movs	r3, #35	@ 0x23
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	230e      	movs	r3, #14
 8000ee6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000eea:	4877      	ldr	r0, [pc, #476]	@ (80010c8 <screen_first+0x288>)
 8000eec:	f7ff fcbe 	bl	800086c <drawImage>
	drawImage(grad_C, 402, (8 + hh), 8, 8); //
 8000ef0:	4b73      	ldr	r3, [pc, #460]	@ (80010c0 <screen_first+0x280>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	f103 0208 	add.w	r2, r3, #8
 8000ef8:	2308      	movs	r3, #8
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2308      	movs	r3, #8
 8000efe:	f44f 71c9 	mov.w	r1, #402	@ 0x192
 8000f02:	4872      	ldr	r0, [pc, #456]	@ (80010cc <screen_first+0x28c>)
 8000f04:	f7ff fcb2 	bl	800086c <drawImage>
	drawImage(grad_C, 402, (108 + hh), 8, 8); //
 8000f08:	4b6d      	ldr	r3, [pc, #436]	@ (80010c0 <screen_first+0x280>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8000f10:	2308      	movs	r3, #8
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2308      	movs	r3, #8
 8000f16:	f44f 71c9 	mov.w	r1, #402	@ 0x192
 8000f1a:	486c      	ldr	r0, [pc, #432]	@ (80010cc <screen_first+0x28c>)
 8000f1c:	f7ff fca6 	bl	800086c <drawImage>
	drawImage(regulator, 290, (107 + hh), 35, 35);
 8000f20:	4b67      	ldr	r3, [pc, #412]	@ (80010c0 <screen_first+0x280>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 8000f28:	2323      	movs	r3, #35	@ 0x23
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2323      	movs	r3, #35	@ 0x23
 8000f2e:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000f32:	4867      	ldr	r0, [pc, #412]	@ (80010d0 <screen_first+0x290>)
 8000f34:	f7ff fc9a 	bl	800086c <drawImage>
	drawImage(barbecue, 430, (6 + hh), 30, 140);
 8000f38:	4b61      	ldr	r3, [pc, #388]	@ (80010c0 <screen_first+0x280>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	1d9a      	adds	r2, r3, #6
 8000f3e:	238c      	movs	r3, #140	@ 0x8c
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	231e      	movs	r3, #30
 8000f44:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8000f48:	4862      	ldr	r0, [pc, #392]	@ (80010d4 <screen_first+0x294>)
 8000f4a:	f7ff fc8f 	bl	800086c <drawImage>
	drawImage(cooler_0, 200, (70 + hh), 50, 52);
 8000f4e:	4b5c      	ldr	r3, [pc, #368]	@ (80010c0 <screen_first+0x280>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	f103 0246 	add.w	r2, r3, #70	@ 0x46
 8000f56:	2334      	movs	r3, #52	@ 0x34
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2332      	movs	r3, #50	@ 0x32
 8000f5c:	21c8      	movs	r1, #200	@ 0xc8
 8000f5e:	485e      	ldr	r0, [pc, #376]	@ (80010d8 <screen_first+0x298>)
 8000f60:	f7ff fc84 	bl	800086c <drawImage>

	drawImage(ptr_digitwhite[new_one_min], one_min_plc); //Изменяем единицы минут
 8000f64:	4b5d      	ldr	r3, [pc, #372]	@ (80010dc <screen_first+0x29c>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b5d      	ldr	r3, [pc, #372]	@ (80010e0 <screen_first+0x2a0>)
 8000f6c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000f70:	4b53      	ldr	r3, [pc, #332]	@ (80010c0 <screen_first+0x280>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8000f78:	232d      	movs	r3, #45	@ 0x2d
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	2314      	movs	r3, #20
 8000f7e:	f240 118d 	movw	r1, #397	@ 0x18d
 8000f82:	f7ff fc73 	bl	800086c <drawImage>
	drawImage(ptr_digitwhite[new_dec_min], dec_min_plc); //Изменяем десятки минут
 8000f86:	4b57      	ldr	r3, [pc, #348]	@ (80010e4 <screen_first+0x2a4>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	4b54      	ldr	r3, [pc, #336]	@ (80010e0 <screen_first+0x2a0>)
 8000f8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000f92:	4b4b      	ldr	r3, [pc, #300]	@ (80010c0 <screen_first+0x280>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8000f9a:	232d      	movs	r3, #45	@ 0x2d
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2314      	movs	r3, #20
 8000fa0:	f240 1177 	movw	r1, #375	@ 0x177
 8000fa4:	f7ff fc62 	bl	800086c <drawImage>
	drawImage(ptr_digitwhite[new_one_h], one_h_plc);    //Изменяем единицы часов
 8000fa8:	4b4f      	ldr	r3, [pc, #316]	@ (80010e8 <screen_first+0x2a8>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b4c      	ldr	r3, [pc, #304]	@ (80010e0 <screen_first+0x2a0>)
 8000fb0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000fb4:	4b42      	ldr	r3, [pc, #264]	@ (80010c0 <screen_first+0x280>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8000fbc:	232d      	movs	r3, #45	@ 0x2d
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2314      	movs	r3, #20
 8000fc2:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8000fc6:	f7ff fc51 	bl	800086c <drawImage>
	drawImage(ptr_digitwhite[new_dec_h], dec_h_plc);    //Изменяем десятки часов
 8000fca:	4b48      	ldr	r3, [pc, #288]	@ (80010ec <screen_first+0x2ac>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b43      	ldr	r3, [pc, #268]	@ (80010e0 <screen_first+0x2a0>)
 8000fd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80010c0 <screen_first+0x280>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8000fde:	232d      	movs	r3, #45	@ 0x2d
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2314      	movs	r3, #20
 8000fe4:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8000fe8:	f7ff fc40 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_temp1], temp1_plc); //Текущая температура единицы
 8000fec:	4b40      	ldr	r3, [pc, #256]	@ (80010f0 <screen_first+0x2b0>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b40      	ldr	r3, [pc, #256]	@ (80010f4 <screen_first+0x2b4>)
 8000ff4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000ff8:	4b31      	ldr	r3, [pc, #196]	@ (80010c0 <screen_first+0x280>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	f103 0208 	add.w	r2, r3, #8
 8001000:	2323      	movs	r3, #35	@ 0x23
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	230f      	movs	r3, #15
 8001006:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 800100a:	f7ff fc2f 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_temp2], temp2_plc); //Текущая температура десятки
 800100e:	4b3a      	ldr	r3, [pc, #232]	@ (80010f8 <screen_first+0x2b8>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	461a      	mov	r2, r3
 8001014:	4b37      	ldr	r3, [pc, #220]	@ (80010f4 <screen_first+0x2b4>)
 8001016:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800101a:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <screen_first+0x280>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	f103 0208 	add.w	r2, r3, #8
 8001022:	2323      	movs	r3, #35	@ 0x23
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	230f      	movs	r3, #15
 8001028:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800102c:	f7ff fc1e 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_temp3], temp3_plc); //Текущая температура сотни
 8001030:	4b32      	ldr	r3, [pc, #200]	@ (80010fc <screen_first+0x2bc>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b2f      	ldr	r3, [pc, #188]	@ (80010f4 <screen_first+0x2b4>)
 8001038:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800103c:	4b20      	ldr	r3, [pc, #128]	@ (80010c0 <screen_first+0x280>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	f103 0208 	add.w	r2, r3, #8
 8001044:	2323      	movs	r3, #35	@ 0x23
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	230f      	movs	r3, #15
 800104a:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 800104e:	f7ff fc0d 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_tempset1], tempset1_plc); //Установленная температура единицы
 8001052:	4b2b      	ldr	r3, [pc, #172]	@ (8001100 <screen_first+0x2c0>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	461a      	mov	r2, r3
 8001058:	4b26      	ldr	r3, [pc, #152]	@ (80010f4 <screen_first+0x2b4>)
 800105a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <screen_first+0x280>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001066:	2323      	movs	r3, #35	@ 0x23
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	230f      	movs	r3, #15
 800106c:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 8001070:	f7ff fbfc 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_tempset2], tempset2_plc); //Установленная температура десятки
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <screen_first+0x2c4>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <screen_first+0x2b4>)
 800107c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001080:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <screen_first+0x280>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001088:	2323      	movs	r3, #35	@ 0x23
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	230f      	movs	r3, #15
 800108e:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001092:	f7ff fbeb 	bl	800086c <drawImage>
	drawImage(ptr_digitgreen[new_tempset3], tempset3_plc); //Установленная температура сотни
 8001096:	4b1c      	ldr	r3, [pc, #112]	@ (8001108 <screen_first+0x2c8>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <screen_first+0x2b4>)
 800109e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80010a2:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <screen_first+0x280>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 80010aa:	2323      	movs	r3, #35	@ 0x23
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	230f      	movs	r3, #15
 80010b0:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80010b4:	f7ff fbda 	bl	800086c <drawImage>
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200000e8 	.word	0x200000e8
 80010c4:	08053994 	.word	0x08053994
 80010c8:	080764c0 	.word	0x080764c0
 80010cc:	08053b8c 	.word	0x08053b8c
 80010d0:	08075b2c 	.word	0x08075b2c
 80010d4:	080518c4 	.word	0x080518c4
 80010d8:	08035130 	.word	0x08035130
 80010dc:	200001c1 	.word	0x200001c1
 80010e0:	20000058 	.word	0x20000058
 80010e4:	200001c2 	.word	0x200001c2
 80010e8:	200001c3 	.word	0x200001c3
 80010ec:	200001c4 	.word	0x200001c4
 80010f0:	200001c5 	.word	0x200001c5
 80010f4:	200000a8 	.word	0x200000a8
 80010f8:	200001c6 	.word	0x200001c6
 80010fc:	200001c7 	.word	0x200001c7
 8001100:	200001c8 	.word	0x200001c8
 8001104:	200001c9 	.word	0x200001c9
 8001108:	200001ca 	.word	0x200001ca

0800110c <cooler_start>:
//-------------------------------------------------------------------------------------
void cooler_start() {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim5); //Включаем кулер
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <cooler_start+0x10>)
 8001112:	f002 ff1d 	bl	8003f50 <HAL_TIM_Base_Start_IT>
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200002f8 	.word	0x200002f8

08001120 <cooler_stop>:
void cooler_stop() {
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim5); //Выключаем кулер
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <cooler_stop+0x10>)
 8001126:	f002 ff83 	bl	8004030 <HAL_TIM_Base_Stop_IT>
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200002f8 	.word	0x200002f8

08001134 <HAL_TIM_PeriodElapsedCallback>:
//---------------------- Callbacks of TIMs -----------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af02      	add	r7, sp, #8
 800113a:	6078      	str	r0, [r7, #4]
//-------------Проверка включения режима "Off" в течении 10 сек-------------------------------
	if (htim->Instance == TIM2) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001144:	d101      	bne.n	800114a <HAL_TIM_PeriodElapsedCallback+0x16>
		turn_off();    //Включаем повара
 8001146:	f000 f86d 	bl	8001224 <turn_off>
	}
//------------------------Мигаем точками в часах-------------------------------------
	if (htim->Instance == TIM4) {
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a2c      	ldr	r2, [pc, #176]	@ (8001200 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d126      	bne.n	80011a2 <HAL_TIM_PeriodElapsedCallback+0x6e>
		dots_img = (1 - dots_img);
 8001154:	4b2b      	ldr	r3, [pc, #172]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	f1c3 0301 	rsb	r3, r3, #1
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4b29      	ldr	r3, [pc, #164]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001160:	701a      	strb	r2, [r3, #0]
		if (dots_img == 1)
 8001162:	4b28      	ldr	r3, [pc, #160]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d10b      	bne.n	8001182 <HAL_TIM_PeriodElapsedCallback+0x4e>
			drawImage(dots, 365, (63 + hh), 5, 25);    //Мигаем
 800116a:	4b27      	ldr	r3, [pc, #156]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001172:	2319      	movs	r3, #25
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2305      	movs	r3, #5
 8001178:	f240 116d 	movw	r1, #365	@ 0x16d
 800117c:	4823      	ldr	r0, [pc, #140]	@ (800120c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800117e:	f7ff fb75 	bl	800086c <drawImage>
		if (dots_img == 0)
 8001182:	4b20      	ldr	r3, [pc, #128]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d10b      	bne.n	80011a2 <HAL_TIM_PeriodElapsedCallback+0x6e>
			drawImage(dots_off, 365, (63 + hh), 5, 25);//точками в часах
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001192:	2319      	movs	r3, #25
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2305      	movs	r3, #5
 8001198:	f240 116d 	movw	r1, #365	@ 0x16d
 800119c:	481c      	ldr	r0, [pc, #112]	@ (8001210 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800119e:	f7ff fb65 	bl	800086c <drawImage>
	}
//------------------------ Включаем вентилятор ---------------------------------------
	if (htim->Instance == TIM5) {
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d124      	bne.n	80011f6 <HAL_TIM_PeriodElapsedCallback+0xc2>
		cool_img = (1 - cool_img);
 80011ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	f1c3 0301 	rsb	r3, r3, #1
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011b8:	701a      	strb	r2, [r3, #0]
		if (cool_img == 1)
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d10a      	bne.n	80011d8 <HAL_TIM_PeriodElapsedCallback+0xa4>
			drawImage(cooler_0, 200, (70 + hh), 50, 52);
 80011c2:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	f103 0246 	add.w	r2, r3, #70	@ 0x46
 80011ca:	2334      	movs	r3, #52	@ 0x34
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2332      	movs	r3, #50	@ 0x32
 80011d0:	21c8      	movs	r1, #200	@ 0xc8
 80011d2:	4812      	ldr	r0, [pc, #72]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80011d4:	f7ff fb4a 	bl	800086c <drawImage>
		if (cool_img == 0)
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d10a      	bne.n	80011f6 <HAL_TIM_PeriodElapsedCallback+0xc2>
			drawImage(cooler_180, 200, (70 + hh), 50, 52);
 80011e0:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	f103 0246 	add.w	r2, r3, #70	@ 0x46
 80011e8:	2334      	movs	r3, #52	@ 0x34
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2332      	movs	r3, #50	@ 0x32
 80011ee:	21c8      	movs	r1, #200	@ 0xc8
 80011f0:	480b      	ldr	r0, [pc, #44]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80011f2:	f7ff fb3b 	bl	800086c <drawImage>
	}
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40000800 	.word	0x40000800
 8001204:	200001d4 	.word	0x200001d4
 8001208:	200000e8 	.word	0x200000e8
 800120c:	08053994 	.word	0x08053994
 8001210:	08053a90 	.word	0x08053a90
 8001214:	40000c00 	.word	0x40000c00
 8001218:	200001d5 	.word	0x200001d5
 800121c:	08035130 	.word	0x08035130
 8001220:	08036580 	.word	0x08036580

08001224 <turn_off>:
//---------- Включение режима off через 10 сек выдержки --------------------------------
void turn_off() {
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af02      	add	r7, sp, #8
	if (new_set == 0 && var_off == 0) //Если через 10 сек режим "Off" не был выключен(проверяем для исключения ненужных переходов в этот режим)
 800122a:	4b3a      	ldr	r3, [pc, #232]	@ (8001314 <turn_off+0xf0>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d163      	bne.n	80012fa <turn_off+0xd6>
 8001232:	4b39      	ldr	r3, [pc, #228]	@ (8001318 <turn_off+0xf4>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d15f      	bne.n	80012fa <turn_off+0xd6>
			{
		HAL_TIM_Base_Stop_IT(&htim2);	//Останавливаем таймер
 800123a:	4838      	ldr	r0, [pc, #224]	@ (800131c <turn_off+0xf8>)
 800123c:	f002 fef8 	bl	8004030 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim4);
 8001240:	4837      	ldr	r0, [pc, #220]	@ (8001320 <turn_off+0xfc>)
 8001242:	f002 fef5 	bl	8004030 <HAL_TIM_Base_Stop_IT>
		drawImage(off, 2, (2 + hh), 468, 148);	//Рисуем повара
 8001246:	4b37      	ldr	r3, [pc, #220]	@ (8001324 <turn_off+0x100>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	1c9a      	adds	r2, r3, #2
 800124c:	2394      	movs	r3, #148	@ 0x94
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	f44f 73ea 	mov.w	r3, #468	@ 0x1d4
 8001254:	2102      	movs	r1, #2
 8001256:	4834      	ldr	r0, [pc, #208]	@ (8001328 <turn_off+0x104>)
 8001258:	f7ff fb08 	bl	800086c <drawImage>
		fillRect(0, (0 + hh), 465, 2, ILI9488_CYAN);	//горизонт
 800125c:	4b31      	ldr	r3, [pc, #196]	@ (8001324 <turn_off+0x100>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2302      	movs	r3, #2
 800126a:	f240 12d1 	movw	r2, #465	@ 0x1d1
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fc3a 	bl	8000ae8 <fillRect>
		fillRect(0, (148 + hh), 465, 2, ILI9488_CYAN);	//горизонт
 8001274:	4b2b      	ldr	r3, [pc, #172]	@ (8001324 <turn_off+0x100>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800127c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2302      	movs	r3, #2
 8001284:	f240 12d1 	movw	r2, #465	@ 0x1d1
 8001288:	2000      	movs	r0, #0
 800128a:	f7ff fc2d 	bl	8000ae8 <fillRect>
		fillRect(0, (2 + hh), 2, 148, ILI9488_CYAN);	//вертикаль
 800128e:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <turn_off+0x100>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	1c99      	adds	r1, r3, #2
 8001294:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	2394      	movs	r3, #148	@ 0x94
 800129c:	2202      	movs	r2, #2
 800129e:	2000      	movs	r0, #0
 80012a0:	f7ff fc22 	bl	8000ae8 <fillRect>
		fillRect(463, (2 + hh), 2, 148, ILI9488_CYAN);	//вертикаль
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <turn_off+0x100>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	1c99      	adds	r1, r3, #2
 80012aa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2394      	movs	r3, #148	@ 0x94
 80012b2:	2202      	movs	r2, #2
 80012b4:	f240 10cf 	movw	r0, #463	@ 0x1cf
 80012b8:	f7ff fc16 	bl	8000ae8 <fillRect>
		drawImage(grad_w, 405, (44 + hh), 16, 16);	//Рисуем значек градусов
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <turn_off+0x100>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80012c4:	2310      	movs	r3, #16
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	2310      	movs	r3, #16
 80012ca:	f240 1195 	movw	r1, #405	@ 0x195
 80012ce:	4817      	ldr	r0, [pc, #92]	@ (800132c <turn_off+0x108>)
 80012d0:	f7ff facc 	bl	800086c <drawImage>
		drawImage(termometr_big, 250, (35 + hh), 34, 80);
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <turn_off+0x100>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	f103 0223 	add.w	r2, r3, #35	@ 0x23
 80012dc:	2350      	movs	r3, #80	@ 0x50
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	2322      	movs	r3, #34	@ 0x22
 80012e2:	21fa      	movs	r1, #250	@ 0xfa
 80012e4:	4812      	ldr	r0, [pc, #72]	@ (8001330 <turn_off+0x10c>)
 80012e6:	f7ff fac1 	bl	800086c <drawImage>
		HAL_TIM_Base_Stop_IT(&htim5);	       //Отключаем кулер
 80012ea:	4812      	ldr	r0, [pc, #72]	@ (8001334 <turn_off+0x110>)
 80012ec:	f002 fea0 	bl	8004030 <HAL_TIM_Base_Stop_IT>
		var_off = 1;    //Устанавливаем флаг "Был включен режим "Off"
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <turn_off+0xf4>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
			{
 80012f6:	bf00      	nop
	} else if (new_set == 0 && var_off == 1) {
		draw_turn_off(); //и включаем режим "Off"(проверяем только текущую температуру)
	}
}
 80012f8:	e009      	b.n	800130e <turn_off+0xea>
	} else if (new_set == 0 && var_off == 1) {
 80012fa:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <turn_off+0xf0>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d105      	bne.n	800130e <turn_off+0xea>
 8001302:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <turn_off+0xf4>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <turn_off+0xea>
		draw_turn_off(); //и включаем режим "Off"(проверяем только текущую температуру)
 800130a:	f000 f815 	bl	8001338 <draw_turn_off>
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200001cb 	.word	0x200001cb
 8001318:	200001d3 	.word	0x200001d3
 800131c:	20000220 	.word	0x20000220
 8001320:	200002b0 	.word	0x200002b0
 8001324:	200000e8 	.word	0x200000e8
 8001328:	08053e0c 	.word	0x08053e0c
 800132c:	08053c0c 	.word	0x08053c0c
 8001330:	08076894 	.word	0x08076894
 8001334:	200002f8 	.word	0x200002f8

08001338 <draw_turn_off>:
void draw_turn_off() //Показываем только текущую температуру
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af02      	add	r7, sp, #8
	drawImage(ptr_digitwhite_big[new_temp1], temp_off3_plc);
 800133e:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <draw_turn_off+0x78>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <draw_turn_off+0x7c>)
 8001346:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800134a:	4b1b      	ldr	r3, [pc, #108]	@ (80013b8 <draw_turn_off+0x80>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001352:	2346      	movs	r3, #70	@ 0x46
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	231e      	movs	r3, #30
 8001358:	f44f 71b9 	mov.w	r1, #370	@ 0x172
 800135c:	f7ff fa86 	bl	800086c <drawImage>
	drawImage(ptr_digitwhite_big[new_temp2], temp_off2_plc);
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <draw_turn_off+0x84>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <draw_turn_off+0x7c>)
 8001368:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <draw_turn_off+0x80>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001374:	2346      	movs	r3, #70	@ 0x46
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	231e      	movs	r3, #30
 800137a:	f240 114f 	movw	r1, #335	@ 0x14f
 800137e:	f7ff fa75 	bl	800086c <drawImage>
	drawImage(ptr_digitwhite_big[new_temp3], temp_off1_plc);
 8001382:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <draw_turn_off+0x88>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	461a      	mov	r2, r3
 8001388:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <draw_turn_off+0x7c>)
 800138a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <draw_turn_off+0x80>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001396:	2346      	movs	r3, #70	@ 0x46
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	231e      	movs	r3, #30
 800139c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80013a0:	f7ff fa64 	bl	800086c <drawImage>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013a4:	2025      	movs	r0, #37	@ 0x25
 80013a6:	f001 fad0 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200001c5 	.word	0x200001c5
 80013b4:	20000080 	.word	0x20000080
 80013b8:	200000e8 	.word	0x200000e8
 80013bc:	200001c6 	.word	0x200001c6
 80013c0:	200001c7 	.word	0x200001c7

080013c4 <check_images>:
/*-------------------------------------- Изменение изображений ------------------------------------*/
void check_images() {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af02      	add	r7, sp, #8
	if (new_set > 10) {
 80013ca:	4ba7      	ldr	r3, [pc, #668]	@ (8001668 <check_images+0x2a4>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b0a      	cmp	r3, #10
 80013d0:	f200 81a6 	bhi.w	8001720 <check_images+0x35c>
	        return; // Игнорируем некорректный пакет.
	    }
	if (new_set != 0)      //Если новый 11 член массива массива не равен "0"
 80013d4:	4ba4      	ldr	r3, [pc, #656]	@ (8001668 <check_images+0x2a4>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f000 8181 	beq.w	80016e0 <check_images+0x31c>
			{
		if (var_off == 1) //Если быстро крутили и повар не стерся
 80013de:	4ba3      	ldr	r3, [pc, #652]	@ (800166c <check_images+0x2a8>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d104      	bne.n	80013f0 <check_images+0x2c>
				{
			screen_first(); //Рисуем экран режимов
 80013e6:	f7ff fd2b 	bl	8000e40 <screen_first>
			var_off = 0; //обнуляем флаг режима Off
 80013ea:	4ba0      	ldr	r3, [pc, #640]	@ (800166c <check_images+0x2a8>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
		}
//------------------------ Картинка и слово ----------------------------------------------------------
		drawImage(ptr_animals[new_set], animal); //Изменяем картинку режима приготовления
 80013f0:	4b9d      	ldr	r3, [pc, #628]	@ (8001668 <check_images+0x2a4>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b9e      	ldr	r3, [pc, #632]	@ (8001670 <check_images+0x2ac>)
 80013f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80013fc:	4b9d      	ldr	r3, [pc, #628]	@ (8001674 <check_images+0x2b0>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	f103 0220 	add.w	r2, r3, #32
 8001404:	2350      	movs	r3, #80	@ 0x50
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	2378      	movs	r3, #120	@ 0x78
 800140a:	2108      	movs	r1, #8
 800140c:	f7ff fa2e 	bl	800086c <drawImage>
		drawImage(ptr_words[new_set], word); //Изменяем слово режима приготовления
 8001410:	4b95      	ldr	r3, [pc, #596]	@ (8001668 <check_images+0x2a4>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	461a      	mov	r2, r3
 8001416:	4b98      	ldr	r3, [pc, #608]	@ (8001678 <check_images+0x2b4>)
 8001418:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800141c:	4b95      	ldr	r3, [pc, #596]	@ (8001674 <check_images+0x2b0>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	f103 0208 	add.w	r2, r3, #8
 8001424:	231e      	movs	r3, #30
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2378      	movs	r3, #120	@ 0x78
 800142a:	21aa      	movs	r1, #170	@ 0xaa
 800142c:	f7ff fa1e 	bl	800086c <drawImage>
//------------------------------ Часы ----------------------------------------------------------------
		drawImage(ptr_digitwhite[new_one_min], one_min_plc); //Изменяем единицы минут
 8001430:	4b92      	ldr	r3, [pc, #584]	@ (800167c <check_images+0x2b8>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	4b92      	ldr	r3, [pc, #584]	@ (8001680 <check_images+0x2bc>)
 8001438:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800143c:	4b8d      	ldr	r3, [pc, #564]	@ (8001674 <check_images+0x2b0>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001444:	232d      	movs	r3, #45	@ 0x2d
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2314      	movs	r3, #20
 800144a:	f240 118d 	movw	r1, #397	@ 0x18d
 800144e:	f7ff fa0d 	bl	800086c <drawImage>
		drawImage(ptr_digitwhite[new_dec_min], dec_min_plc); //Изменяем десятки минут
 8001452:	4b8c      	ldr	r3, [pc, #560]	@ (8001684 <check_images+0x2c0>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b89      	ldr	r3, [pc, #548]	@ (8001680 <check_images+0x2bc>)
 800145a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800145e:	4b85      	ldr	r3, [pc, #532]	@ (8001674 <check_images+0x2b0>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001466:	232d      	movs	r3, #45	@ 0x2d
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	2314      	movs	r3, #20
 800146c:	f240 1177 	movw	r1, #375	@ 0x177
 8001470:	f7ff f9fc 	bl	800086c <drawImage>
		drawImage(ptr_digitwhite[new_one_h], one_h_plc); //Изменяем единицы часов
 8001474:	4b84      	ldr	r3, [pc, #528]	@ (8001688 <check_images+0x2c4>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b81      	ldr	r3, [pc, #516]	@ (8001680 <check_images+0x2bc>)
 800147c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001480:	4b7c      	ldr	r3, [pc, #496]	@ (8001674 <check_images+0x2b0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001488:	232d      	movs	r3, #45	@ 0x2d
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2314      	movs	r3, #20
 800148e:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8001492:	f7ff f9eb 	bl	800086c <drawImage>
		drawImage(ptr_digitwhite[new_dec_h], dec_h_plc); //Изменяем десятки часов
 8001496:	4b7d      	ldr	r3, [pc, #500]	@ (800168c <check_images+0x2c8>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	461a      	mov	r2, r3
 800149c:	4b78      	ldr	r3, [pc, #480]	@ (8001680 <check_images+0x2bc>)
 800149e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80014a2:	4b74      	ldr	r3, [pc, #464]	@ (8001674 <check_images+0x2b0>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 80014aa:	232d      	movs	r3, #45	@ 0x2d
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2314      	movs	r3, #20
 80014b0:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 80014b4:	f7ff f9da 	bl	800086c <drawImage>

//--------------------------- Текущая температура ----------------------------------------------------

		drawImage(ptr_digitgreen[new_temp1], temp1_plc); //Изменяем единицы текущей температуры
 80014b8:	4b75      	ldr	r3, [pc, #468]	@ (8001690 <check_images+0x2cc>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4b75      	ldr	r3, [pc, #468]	@ (8001694 <check_images+0x2d0>)
 80014c0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80014c4:	4b6b      	ldr	r3, [pc, #428]	@ (8001674 <check_images+0x2b0>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	f103 0208 	add.w	r2, r3, #8
 80014cc:	2323      	movs	r3, #35	@ 0x23
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	230f      	movs	r3, #15
 80014d2:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 80014d6:	f7ff f9c9 	bl	800086c <drawImage>
		drawImage(ptr_digitgreen[new_temp2], temp2_plc); //Изменяем десятки текущей температуры
 80014da:	4b6f      	ldr	r3, [pc, #444]	@ (8001698 <check_images+0x2d4>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	4b6c      	ldr	r3, [pc, #432]	@ (8001694 <check_images+0x2d0>)
 80014e2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80014e6:	4b63      	ldr	r3, [pc, #396]	@ (8001674 <check_images+0x2b0>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f103 0208 	add.w	r2, r3, #8
 80014ee:	2323      	movs	r3, #35	@ 0x23
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	230f      	movs	r3, #15
 80014f4:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80014f8:	f7ff f9b8 	bl	800086c <drawImage>
		drawImage(ptr_digitgreen[new_temp3], temp3_plc); //Изменяем десятки текущей температуры
 80014fc:	4b67      	ldr	r3, [pc, #412]	@ (800169c <check_images+0x2d8>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b64      	ldr	r3, [pc, #400]	@ (8001694 <check_images+0x2d0>)
 8001504:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001508:	4b5a      	ldr	r3, [pc, #360]	@ (8001674 <check_images+0x2b0>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	f103 0208 	add.w	r2, r3, #8
 8001510:	2323      	movs	r3, #35	@ 0x23
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	230f      	movs	r3, #15
 8001516:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 800151a:	f7ff f9a7 	bl	800086c <drawImage>
		drawImage(ptr_digitgreen[new_tempset1], tempset1_plc); //Изменяем единицы установленной температуры
 800151e:	4b60      	ldr	r3, [pc, #384]	@ (80016a0 <check_images+0x2dc>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	461a      	mov	r2, r3
 8001524:	4b5b      	ldr	r3, [pc, #364]	@ (8001694 <check_images+0x2d0>)
 8001526:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800152a:	4b52      	ldr	r3, [pc, #328]	@ (8001674 <check_images+0x2b0>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001532:	2323      	movs	r3, #35	@ 0x23
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	230f      	movs	r3, #15
 8001538:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 800153c:	f7ff f996 	bl	800086c <drawImage>
		drawImage(ptr_digitgreen[new_tempset2], tempset2_plc); //Изменяем десятки установленной температуры
 8001540:	4b58      	ldr	r3, [pc, #352]	@ (80016a4 <check_images+0x2e0>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b53      	ldr	r3, [pc, #332]	@ (8001694 <check_images+0x2d0>)
 8001548:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800154c:	4b49      	ldr	r3, [pc, #292]	@ (8001674 <check_images+0x2b0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001554:	2323      	movs	r3, #35	@ 0x23
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	230f      	movs	r3, #15
 800155a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800155e:	f7ff f985 	bl	800086c <drawImage>
		drawImage(ptr_digitgreen[new_tempset3], tempset3_plc); //Изменяем десятки установленной температуры
 8001562:	4b51      	ldr	r3, [pc, #324]	@ (80016a8 <check_images+0x2e4>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	4b4a      	ldr	r3, [pc, #296]	@ (8001694 <check_images+0x2d0>)
 800156a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800156e:	4b41      	ldr	r3, [pc, #260]	@ (8001674 <check_images+0x2b0>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001576:	2323      	movs	r3, #35	@ 0x23
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	230f      	movs	r3, #15
 800157c:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8001580:	f7ff f974 	bl	800086c <drawImage>

//---------------- Включаем точки в часах -----------------------------------------------------
		if (new_watch != old_watch) {
 8001584:	4b49      	ldr	r3, [pc, #292]	@ (80016ac <check_images+0x2e8>)
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	4b49      	ldr	r3, [pc, #292]	@ (80016b0 <check_images+0x2ec>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	429a      	cmp	r2, r3
 800158e:	d004      	beq.n	800159a <check_images+0x1d6>
			count_watch(new_watch); //Включаем точки на часах
 8001590:	4b46      	ldr	r3, [pc, #280]	@ (80016ac <check_images+0x2e8>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f000 f8cf 	bl	8001738 <count_watch>
		}
//---------------Включение пламени-------------------------------------------------------------
		drawImage(ptr_fire[new_fire], fire_off_plc); //Включаем нижнее пламя
 800159a:	4b46      	ldr	r3, [pc, #280]	@ (80016b4 <check_images+0x2f0>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	4b45      	ldr	r3, [pc, #276]	@ (80016b8 <check_images+0x2f4>)
 80015a2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80015a6:	4b33      	ldr	r3, [pc, #204]	@ (8001674 <check_images+0x2b0>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	f103 027c 	add.w	r2, r3, #124	@ 0x7c
 80015ae:	2317      	movs	r3, #23
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	238a      	movs	r3, #138	@ 0x8a
 80015b4:	2102      	movs	r1, #2
 80015b6:	f7ff f959 	bl	800086c <drawImage>
		drawImage(ptr_fire_90[new_fire_90], fire_off90_plc); //Включаем боковое пламя
 80015ba:	4b40      	ldr	r3, [pc, #256]	@ (80016bc <check_images+0x2f8>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	4b3f      	ldr	r3, [pc, #252]	@ (80016c0 <check_images+0x2fc>)
 80015c2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80015c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001674 <check_images+0x2b0>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	1c9a      	adds	r2, r3, #2
 80015cc:	2388      	movs	r3, #136	@ 0x88
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2317      	movs	r3, #23
 80015d2:	217d      	movs	r1, #125	@ 0x7d
 80015d4:	f7ff f94a 	bl	800086c <drawImage>
		drawImage(ptr_fire_180[new_fire_180], fire_off180_plc); //Включаем верхнее пламя
 80015d8:	4b3a      	ldr	r3, [pc, #232]	@ (80016c4 <check_images+0x300>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b3a      	ldr	r3, [pc, #232]	@ (80016c8 <check_images+0x304>)
 80015e0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80015e4:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <check_images+0x2b0>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	1c9a      	adds	r2, r3, #2
 80015ea:	2317      	movs	r3, #23
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	238a      	movs	r3, #138	@ 0x8a
 80015f0:	2102      	movs	r1, #2
 80015f2:	f7ff f93b 	bl	800086c <drawImage>

//--------------------------Второй режим кнопки---------------------------------------------------
		if (new_mode_2 != old_mode_2) {
 80015f6:	4b35      	ldr	r3, [pc, #212]	@ (80016cc <check_images+0x308>)
 80015f8:	781a      	ldrb	r2, [r3, #0]
 80015fa:	4b35      	ldr	r3, [pc, #212]	@ (80016d0 <check_images+0x30c>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d004      	beq.n	800160c <check_images+0x248>
			count_mode_2(new_mode_2);
 8001602:	4b32      	ldr	r3, [pc, #200]	@ (80016cc <check_images+0x308>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f000 f8be 	bl	8001788 <count_mode_2>
		}
//---------------Включение или выключение вентилятора------------------------------------------------------
		if (new_set == 1 || new_set == 2 || new_set == 6 || new_set == 7
 800160c:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <check_images+0x2a4>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d00f      	beq.n	8001634 <check_images+0x270>
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <check_images+0x2a4>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b02      	cmp	r3, #2
 800161a:	d00b      	beq.n	8001634 <check_images+0x270>
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <check_images+0x2a4>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b06      	cmp	r3, #6
 8001622:	d007      	beq.n	8001634 <check_images+0x270>
 8001624:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <check_images+0x2a4>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b07      	cmp	r3, #7
 800162a:	d003      	beq.n	8001634 <check_images+0x270>
				|| new_set == 9) {
 800162c:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <check_images+0x2a4>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b09      	cmp	r3, #9
 8001632:	d102      	bne.n	800163a <check_images+0x276>
			cooler_start();
 8001634:	f7ff fd6a 	bl	800110c <cooler_start>
 8001638:	e001      	b.n	800163e <check_images+0x27a>
		} else {
			cooler_stop();
 800163a:	f7ff fd71 	bl	8001120 <cooler_stop>
		}
//---------------Рисование новых данных закончено, приравниваем старые данные к новым----------------------------
		old_watch = new_watch;
 800163e:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <check_images+0x2e8>)
 8001640:	781a      	ldrb	r2, [r3, #0]
 8001642:	4b1b      	ldr	r3, [pc, #108]	@ (80016b0 <check_images+0x2ec>)
 8001644:	701a      	strb	r2, [r3, #0]
		old_fire = new_fire;
 8001646:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <check_images+0x2f0>)
 8001648:	781a      	ldrb	r2, [r3, #0]
 800164a:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <check_images+0x310>)
 800164c:	701a      	strb	r2, [r3, #0]
		old_fire_90 = new_fire_90;
 800164e:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <check_images+0x2f8>)
 8001650:	781a      	ldrb	r2, [r3, #0]
 8001652:	4b21      	ldr	r3, [pc, #132]	@ (80016d8 <check_images+0x314>)
 8001654:	701a      	strb	r2, [r3, #0]
		old_fire_180 = new_fire_180;
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <check_images+0x300>)
 8001658:	781a      	ldrb	r2, [r3, #0]
 800165a:	4b20      	ldr	r3, [pc, #128]	@ (80016dc <check_images+0x318>)
 800165c:	701a      	strb	r2, [r3, #0]
		old_mode_2 = new_mode_2;
 800165e:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <check_images+0x308>)
 8001660:	781a      	ldrb	r2, [r3, #0]
 8001662:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <check_images+0x30c>)
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	e051      	b.n	800170c <check_images+0x348>
 8001668:	200001cb 	.word	0x200001cb
 800166c:	200001d3 	.word	0x200001d3
 8001670:	20000000 	.word	0x20000000
 8001674:	200000e8 	.word	0x200000e8
 8001678:	2000002c 	.word	0x2000002c
 800167c:	200001c1 	.word	0x200001c1
 8001680:	20000058 	.word	0x20000058
 8001684:	200001c2 	.word	0x200001c2
 8001688:	200001c3 	.word	0x200001c3
 800168c:	200001c4 	.word	0x200001c4
 8001690:	200001c5 	.word	0x200001c5
 8001694:	200000a8 	.word	0x200000a8
 8001698:	200001c6 	.word	0x200001c6
 800169c:	200001c7 	.word	0x200001c7
 80016a0:	200001c8 	.word	0x200001c8
 80016a4:	200001c9 	.word	0x200001c9
 80016a8:	200001ca 	.word	0x200001ca
 80016ac:	200001cc 	.word	0x200001cc
 80016b0:	200001bc 	.word	0x200001bc
 80016b4:	200001cd 	.word	0x200001cd
 80016b8:	200000d0 	.word	0x200000d0
 80016bc:	200001ce 	.word	0x200001ce
 80016c0:	200000d8 	.word	0x200000d8
 80016c4:	200001cf 	.word	0x200001cf
 80016c8:	200000e0 	.word	0x200000e0
 80016cc:	200001d2 	.word	0x200001d2
 80016d0:	200001c0 	.word	0x200001c0
 80016d4:	200001bd 	.word	0x200001bd
 80016d8:	200001be 	.word	0x200001be
 80016dc:	200001bf 	.word	0x200001bf
	}
//---------------------------------------------------------------------------------------------

	else if (new_set == 0 && var_off == 0) //Если режим Off включился только что(var_off == 0)
 80016e0:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <check_images+0x364>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d107      	bne.n	80016f8 <check_images+0x334>
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <check_images+0x368>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d103      	bne.n	80016f8 <check_images+0x334>
			{
		HAL_TIM_Base_Start_IT(&htim2); //Задержка включения режима Off
 80016f0:	480f      	ldr	r0, [pc, #60]	@ (8001730 <check_images+0x36c>)
 80016f2:	f002 fc2d 	bl	8003f50 <HAL_TIM_Base_Start_IT>
 80016f6:	e009      	b.n	800170c <check_images+0x348>
	} else if (new_set == 0 && var_off == 1) //Если режим Off уже был включен
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <check_images+0x364>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d105      	bne.n	800170c <check_images+0x348>
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <check_images+0x368>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d101      	bne.n	800170c <check_images+0x348>
			{
		draw_turn_off(); //Включаем картинку режима Off
 8001708:	f7ff fe16 	bl	8001338 <draw_turn_off>
	}
	//HAL_GPIO_WritePin(GPIOA, Line_Pin, GPIO_PIN_SET); //Контроль рисования картинки
	//HAL_IWDG_Refresh(&hiwdg); //Обнуляем watchdog
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 800170c:	2025      	movs	r0, #37	@ 0x25
 800170e:	f001 f91c 	bl	800294a <HAL_NVIC_EnableIRQ>
	SET_BIT(RCC->CSR, RCC_CSR_RMVF);//Сбросим флаги всех прерываний от RCC
 8001712:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <check_images+0x370>)
 8001714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001716:	4a07      	ldr	r2, [pc, #28]	@ (8001734 <check_images+0x370>)
 8001718:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800171c:	6753      	str	r3, [r2, #116]	@ 0x74
 800171e:	e000      	b.n	8001722 <check_images+0x35e>
	        return; // Игнорируем некорректный пакет.
 8001720:	bf00      	nop
	//HAL_IWDG_Refresh(&hiwdg); //Обнуляем watchdog
}
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200001cb 	.word	0x200001cb
 800172c:	200001d3 	.word	0x200001d3
 8001730:	20000220 	.word	0x20000220
 8001734:	40023800 	.word	0x40023800

08001738 <count_watch>:
		var_off = 0; //обнуляем флаг режима Off
	}
}

void count_watch(uint8_t new_watch) //Включаем точки на часах
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af02      	add	r7, sp, #8
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
	if (new_watch == 1)
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d102      	bne.n	800174e <count_watch+0x16>
		HAL_TIM_Base_Start_IT(&htim4); //Если пришла команда "пуск режима" - включаем мигание
 8001748:	480c      	ldr	r0, [pc, #48]	@ (800177c <count_watch+0x44>)
 800174a:	f002 fc01 	bl	8003f50 <HAL_TIM_Base_Start_IT>
	if (new_watch == 0) //Если пришла команда "стоп режима" -
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d10e      	bne.n	8001772 <count_watch+0x3a>
			{
		HAL_TIM_Base_Stop_IT(&htim4); //отключаем мигание
 8001754:	4809      	ldr	r0, [pc, #36]	@ (800177c <count_watch+0x44>)
 8001756:	f002 fc6b 	bl	8004030 <HAL_TIM_Base_Stop_IT>
		drawImage(dots, 365, (63 + hh), 5, 25); //включаем точки
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <count_watch+0x48>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001762:	2319      	movs	r3, #25
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	2305      	movs	r3, #5
 8001768:	f240 116d 	movw	r1, #365	@ 0x16d
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <count_watch+0x4c>)
 800176e:	f7ff f87d 	bl	800086c <drawImage>
	}
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200002b0 	.word	0x200002b0
 8001780:	200000e8 	.word	0x200000e8
 8001784:	08053994 	.word	0x08053994

08001788 <count_mode_2>:

void count_mode_2(uint8_t new_mode_2) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	if (new_mode_2 == 1) {
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d133      	bne.n	8001800 <count_mode_2+0x78>
		fillRect(312, (50 + hh), 110, 3, ILI9488_RED); //                   *
 8001798:	4b35      	ldr	r3, [pc, #212]	@ (8001870 <count_mode_2+0xe8>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	f103 0132 	add.w	r1, r3, #50	@ 0x32
 80017a0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	2303      	movs	r3, #3
 80017a8:	226e      	movs	r2, #110	@ 0x6e
 80017aa:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80017ae:	f7ff f99b 	bl	8000ae8 <fillRect>
		fillRect(312, (53 + hh), 3, 47, ILI9488_RED); //Рисуем красный      *
 80017b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001870 <count_mode_2+0xe8>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	f103 0135 	add.w	r1, r3, #53	@ 0x35
 80017ba:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	232f      	movs	r3, #47	@ 0x2f
 80017c2:	2203      	movs	r2, #3
 80017c4:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80017c8:	f7ff f98e 	bl	8000ae8 <fillRect>
		fillRect(312, (100 + hh), 110, 3, ILI9488_RED); //прямоугольник вокруг*
 80017cc:	4b28      	ldr	r3, [pc, #160]	@ (8001870 <count_mode_2+0xe8>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f103 0164 	add.w	r1, r3, #100	@ 0x64
 80017d4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	2303      	movs	r3, #3
 80017dc:	226e      	movs	r2, #110	@ 0x6e
 80017de:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80017e2:	f7ff f981 	bl	8000ae8 <fillRect>
		fillRect(419, (53 + hh), 3, 47, ILI9488_RED); //часов              *
 80017e6:	4b22      	ldr	r3, [pc, #136]	@ (8001870 <count_mode_2+0xe8>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	f103 0135 	add.w	r1, r3, #53	@ 0x35
 80017ee:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	232f      	movs	r3, #47	@ 0x2f
 80017f6:	2203      	movs	r2, #3
 80017f8:	f240 10a3 	movw	r0, #419	@ 0x1a3
 80017fc:	f7ff f974 	bl	8000ae8 <fillRect>
	}
	if (new_mode_2 == 0) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d12f      	bne.n	8001866 <count_mode_2+0xde>
		fillRect(312, (50 + hh), 110, 3, ILI9488_BLACK); //                   *
 8001806:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <count_mode_2+0xe8>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	f103 0132 	add.w	r1, r3, #50	@ 0x32
 800180e:	2300      	movs	r3, #0
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	2303      	movs	r3, #3
 8001814:	226e      	movs	r2, #110	@ 0x6e
 8001816:	f44f 709c 	mov.w	r0, #312	@ 0x138
 800181a:	f7ff f965 	bl	8000ae8 <fillRect>
		fillRect(312, (53 + hh), 3, 47, ILI9488_BLACK); //Стираем красный     *
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <count_mode_2+0xe8>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	f103 0135 	add.w	r1, r3, #53	@ 0x35
 8001826:	2300      	movs	r3, #0
 8001828:	9300      	str	r3, [sp, #0]
 800182a:	232f      	movs	r3, #47	@ 0x2f
 800182c:	2203      	movs	r2, #3
 800182e:	f44f 709c 	mov.w	r0, #312	@ 0x138
 8001832:	f7ff f959 	bl	8000ae8 <fillRect>
		fillRect(312, (100 + hh), 110, 3, ILI9488_BLACK); //прямоугольник вокруг*
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <count_mode_2+0xe8>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	f103 0164 	add.w	r1, r3, #100	@ 0x64
 800183e:	2300      	movs	r3, #0
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2303      	movs	r3, #3
 8001844:	226e      	movs	r2, #110	@ 0x6e
 8001846:	f44f 709c 	mov.w	r0, #312	@ 0x138
 800184a:	f7ff f94d 	bl	8000ae8 <fillRect>
		fillRect(419, (53 + hh), 3, 47, ILI9488_BLACK); //часов              *
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <count_mode_2+0xe8>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	f103 0135 	add.w	r1, r3, #53	@ 0x35
 8001856:	2300      	movs	r3, #0
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	232f      	movs	r3, #47	@ 0x2f
 800185c:	2203      	movs	r2, #3
 800185e:	f240 10a3 	movw	r0, #419	@ 0x1a3
 8001862:	f7ff f941 	bl	8000ae8 <fillRect>
	}
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200000e8 	.word	0x200000e8

08001874 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187a:	f000 fed9 	bl	8002630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800187e:	f000 f949 	bl	8001b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001882:	f7ff fa7f 	bl	8000d84 <MX_GPIO_Init>
  MX_DMA_Init();
 8001886:	f7ff f98d 	bl	8000ba4 <MX_DMA_Init>
  MX_FSMC_Init();
 800188a:	f7ff f9ab 	bl	8000be4 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800188e:	f000 fdf7 	bl	8002480 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001892:	f000 fb0b 	bl	8001eac <MX_TIM1_Init>
  MX_TIM2_Init();
 8001896:	f000 fb59 	bl	8001f4c <MX_TIM2_Init>
  MX_TIM3_Init();
 800189a:	f000 fba5 	bl	8001fe8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800189e:	f000 fc41 	bl	8002124 <MX_TIM4_Init>
  MX_TIM5_Init();
 80018a2:	f000 fc8d 	bl	80021c0 <MX_TIM5_Init>
  MX_TIM6_Init();
 80018a6:	f000 fcd9 	bl	800225c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
	DWT_Init();
 80018aa:	f7fe fe37 	bl	800051c <DWT_Init>

	init_9488();
 80018ae:	f7fe fea9 	bl	8000604 <init_9488>

//Чертим прямоугольник по периметру  72x23
	fillScreen(0x0000);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f7fe ff7b 	bl	80007ae <fillScreen>
	fillRect(0, (0 + hh), 465, 2, ILI9488_CYAN); //горизонт
 80018b8:	4b8a      	ldr	r3, [pc, #552]	@ (8001ae4 <main+0x270>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4619      	mov	r1, r3
 80018be:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	2302      	movs	r3, #2
 80018c6:	f240 12d1 	movw	r2, #465	@ 0x1d1
 80018ca:	2000      	movs	r0, #0
 80018cc:	f7ff f90c 	bl	8000ae8 <fillRect>
	fillRect(0, (148 + hh), 465, 2, ILI9488_CYAN); //горизонт
 80018d0:	4b84      	ldr	r3, [pc, #528]	@ (8001ae4 <main+0x270>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 80018d8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2302      	movs	r3, #2
 80018e0:	f240 12d1 	movw	r2, #465	@ 0x1d1
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff f8ff 	bl	8000ae8 <fillRect>
	fillRect(0, (2 + hh), 2, 148, ILI9488_CYAN); //вертикаль
 80018ea:	4b7e      	ldr	r3, [pc, #504]	@ (8001ae4 <main+0x270>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	1c99      	adds	r1, r3, #2
 80018f0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2394      	movs	r3, #148	@ 0x94
 80018f8:	2202      	movs	r2, #2
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7ff f8f4 	bl	8000ae8 <fillRect>
	fillRect(463, (2 + hh), 2, 148, ILI9488_CYAN); //вертикаль
 8001900:	4b78      	ldr	r3, [pc, #480]	@ (8001ae4 <main+0x270>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	1c99      	adds	r1, r3, #2
 8001906:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2394      	movs	r3, #148	@ 0x94
 800190e:	2202      	movs	r2, #2
 8001910:	f240 10cf 	movw	r0, #463	@ 0x1cf
 8001914:	f7ff f8e8 	bl	8000ae8 <fillRect>
	fillRect(149, (0 + hh), 2, 150, ILI9488_CYAN); //вертикаль
 8001918:	4b72      	ldr	r3, [pc, #456]	@ (8001ae4 <main+0x270>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2396      	movs	r3, #150	@ 0x96
 8001926:	2202      	movs	r2, #2
 8001928:	2095      	movs	r0, #149	@ 0x95
 800192a:	f7ff f8dd 	bl	8000ae8 <fillRect>

	drawImage(barbecue, 426, (6 + hh), 30, 140);
 800192e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ae4 <main+0x270>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	1d9a      	adds	r2, r3, #6
 8001934:	238c      	movs	r3, #140	@ 0x8c
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	231e      	movs	r3, #30
 800193a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800193e:	486a      	ldr	r0, [pc, #424]	@ (8001ae8 <main+0x274>)
 8001940:	f7fe ff94 	bl	800086c <drawImage>
	drawImage(termometr, 300, (6 + hh), 14, 35);
 8001944:	4b67      	ldr	r3, [pc, #412]	@ (8001ae4 <main+0x270>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	1d9a      	adds	r2, r3, #6
 800194a:	2323      	movs	r3, #35	@ 0x23
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	230e      	movs	r3, #14
 8001950:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001954:	4865      	ldr	r0, [pc, #404]	@ (8001aec <main+0x278>)
 8001956:	f7fe ff89 	bl	800086c <drawImage>
	drawImage(regulator, 290, (107 + hh), 35, 35);
 800195a:	4b62      	ldr	r3, [pc, #392]	@ (8001ae4 <main+0x270>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 8001962:	2323      	movs	r3, #35	@ 0x23
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2323      	movs	r3, #35	@ 0x23
 8001968:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800196c:	4860      	ldr	r0, [pc, #384]	@ (8001af0 <main+0x27c>)
 800196e:	f7fe ff7d 	bl	800086c <drawImage>

	drawImage(zero_green, 342, (8 + hh), 15, 35);  //Текущая
 8001972:	4b5c      	ldr	r3, [pc, #368]	@ (8001ae4 <main+0x270>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	f103 0208 	add.w	r2, r3, #8
 800197a:	2323      	movs	r3, #35	@ 0x23
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	230f      	movs	r3, #15
 8001980:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8001984:	485b      	ldr	r0, [pc, #364]	@ (8001af4 <main+0x280>)
 8001986:	f7fe ff71 	bl	800086c <drawImage>
	drawImage(zero_green, 360, (8 + hh), 15, 35);  //темпера
 800198a:	4b56      	ldr	r3, [pc, #344]	@ (8001ae4 <main+0x270>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	f103 0208 	add.w	r2, r3, #8
 8001992:	2323      	movs	r3, #35	@ 0x23
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	230f      	movs	r3, #15
 8001998:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800199c:	4855      	ldr	r0, [pc, #340]	@ (8001af4 <main+0x280>)
 800199e:	f7fe ff65 	bl	800086c <drawImage>
	drawImage(zero_green, 378, (8 + hh), 15, 35);  //тура
 80019a2:	4b50      	ldr	r3, [pc, #320]	@ (8001ae4 <main+0x270>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	f103 0208 	add.w	r2, r3, #8
 80019aa:	2323      	movs	r3, #35	@ 0x23
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	230f      	movs	r3, #15
 80019b0:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 80019b4:	484f      	ldr	r0, [pc, #316]	@ (8001af4 <main+0x280>)
 80019b6:	f7fe ff59 	bl	800086c <drawImage>

	drawImage(zero_green, 342, (108 + hh), 15, 35);  //Установленная
 80019ba:	4b4a      	ldr	r3, [pc, #296]	@ (8001ae4 <main+0x270>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 80019c2:	2323      	movs	r3, #35	@ 0x23
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	230f      	movs	r3, #15
 80019c8:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80019cc:	4849      	ldr	r0, [pc, #292]	@ (8001af4 <main+0x280>)
 80019ce:	f7fe ff4d 	bl	800086c <drawImage>
	drawImage(zero_green, 360, (108 + hh), 15, 35);  //темпера
 80019d2:	4b44      	ldr	r3, [pc, #272]	@ (8001ae4 <main+0x270>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 80019da:	2323      	movs	r3, #35	@ 0x23
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	230f      	movs	r3, #15
 80019e0:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80019e4:	4843      	ldr	r0, [pc, #268]	@ (8001af4 <main+0x280>)
 80019e6:	f7fe ff41 	bl	800086c <drawImage>
	drawImage(zero_green, 378, (108 + hh), 15, 35);  //тура
 80019ea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <main+0x270>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 80019f2:	2323      	movs	r3, #35	@ 0x23
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	230f      	movs	r3, #15
 80019f8:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 80019fc:	483d      	ldr	r0, [pc, #244]	@ (8001af4 <main+0x280>)
 80019fe:	f7fe ff35 	bl	800086c <drawImage>

	drawImage(zero, 318, (53 + hh), 20, 45);  //Время
 8001a02:	4b38      	ldr	r3, [pc, #224]	@ (8001ae4 <main+0x270>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001a0a:	232d      	movs	r3, #45	@ 0x2d
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	2314      	movs	r3, #20
 8001a10:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8001a14:	4838      	ldr	r0, [pc, #224]	@ (8001af8 <main+0x284>)
 8001a16:	f7fe ff29 	bl	800086c <drawImage>
	drawImage(zero, 340, (53 + hh), 20, 45);  //--||--
 8001a1a:	4b32      	ldr	r3, [pc, #200]	@ (8001ae4 <main+0x270>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001a22:	232d      	movs	r3, #45	@ 0x2d
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2314      	movs	r3, #20
 8001a28:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8001a2c:	4832      	ldr	r0, [pc, #200]	@ (8001af8 <main+0x284>)
 8001a2e:	f7fe ff1d 	bl	800086c <drawImage>
	drawImage(zero, 375, (53 + hh), 20, 45);  //--||--
 8001a32:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae4 <main+0x270>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001a3a:	232d      	movs	r3, #45	@ 0x2d
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	2314      	movs	r3, #20
 8001a40:	f240 1177 	movw	r1, #375	@ 0x177
 8001a44:	482c      	ldr	r0, [pc, #176]	@ (8001af8 <main+0x284>)
 8001a46:	f7fe ff11 	bl	800086c <drawImage>
	drawImage(zero, 397, (53 + hh), 20, 45);  //--||--
 8001a4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ae4 <main+0x270>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8001a52:	232d      	movs	r3, #45	@ 0x2d
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2314      	movs	r3, #20
 8001a58:	f240 118d 	movw	r1, #397	@ 0x18d
 8001a5c:	4826      	ldr	r0, [pc, #152]	@ (8001af8 <main+0x284>)
 8001a5e:	f7fe ff05 	bl	800086c <drawImage>

	drawImage(dots, 365, (63 + hh), 5, 25);
 8001a62:	4b20      	ldr	r3, [pc, #128]	@ (8001ae4 <main+0x270>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	f103 023f 	add.w	r2, r3, #63	@ 0x3f
 8001a6a:	2319      	movs	r3, #25
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	2305      	movs	r3, #5
 8001a70:	f240 116d 	movw	r1, #365	@ 0x16d
 8001a74:	4821      	ldr	r0, [pc, #132]	@ (8001afc <main+0x288>)
 8001a76:	f7fe fef9 	bl	800086c <drawImage>

	drawImage(grad_C, 402, (8 + hh), 8, 8);
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <main+0x270>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	f103 0208 	add.w	r2, r3, #8
 8001a82:	2308      	movs	r3, #8
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	2308      	movs	r3, #8
 8001a88:	f44f 71c9 	mov.w	r1, #402	@ 0x192
 8001a8c:	481c      	ldr	r0, [pc, #112]	@ (8001b00 <main+0x28c>)
 8001a8e:	f7fe feed 	bl	800086c <drawImage>
	drawImage(grad_C, 402, (108 + hh), 8, 8);
 8001a92:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <main+0x270>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	f44f 71c9 	mov.w	r1, #402	@ 0x192
 8001aa4:	4816      	ldr	r0, [pc, #88]	@ (8001b00 <main+0x28c>)
 8001aa6:	f7fe fee1 	bl	800086c <drawImage>

	drawImage(cooler_0, 200, (70 + hh), 50, 52);  //Вентилятор
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <main+0x270>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	f103 0246 	add.w	r2, r3, #70	@ 0x46
 8001ab2:	2334      	movs	r3, #52	@ 0x34
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2332      	movs	r3, #50	@ 0x32
 8001ab8:	21c8      	movs	r1, #200	@ 0xc8
 8001aba:	4812      	ldr	r0, [pc, #72]	@ (8001b04 <main+0x290>)
 8001abc:	f7fe fed6 	bl	800086c <drawImage>

	HAL_TIM_Base_Stop_IT(&htim2);
 8001ac0:	4811      	ldr	r0, [pc, #68]	@ (8001b08 <main+0x294>)
 8001ac2:	f002 fab5 	bl	8004030 <HAL_TIM_Base_Stop_IT>
	HAL_UART_Receive_DMA(&huart1, rxBuffer, RX_BUFFER_SIZE);//Запускаем USART через DMA
 8001ac6:	2240      	movs	r2, #64	@ 0x40
 8001ac8:	4910      	ldr	r1, [pc, #64]	@ (8001b0c <main+0x298>)
 8001aca:	4811      	ldr	r0, [pc, #68]	@ (8001b10 <main+0x29c>)
 8001acc:	f003 f9d2 	bl	8004e74 <HAL_UART_Receive_DMA>
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);//Разрешаем прерывание UART по концу передачи
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <main+0x29c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <main+0x29c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0210 	orr.w	r2, r2, #16
 8001ade:	60da      	str	r2, [r3, #12]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <main+0x26c>
 8001ae4:	200000e8 	.word	0x200000e8
 8001ae8:	080518c4 	.word	0x080518c4
 8001aec:	080764c0 	.word	0x080764c0
 8001af0:	08075b2c 	.word	0x08075b2c
 8001af4:	080379d0 	.word	0x080379d0
 8001af8:	0803a2e8 	.word	0x0803a2e8
 8001afc:	08053994 	.word	0x08053994
 8001b00:	08053b8c 	.word	0x08053b8c
 8001b04:	08035130 	.word	0x08035130
 8001b08:	20000220 	.word	0x20000220
 8001b0c:	20000168 	.word	0x20000168
 8001b10:	20000388 	.word	0x20000388

08001b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b094      	sub	sp, #80	@ 0x50
 8001b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1a:	f107 0320 	add.w	r3, r7, #32
 8001b1e:	2230      	movs	r2, #48	@ 0x30
 8001b20:	2100      	movs	r1, #0
 8001b22:	4618      	mov	r0, r3
 8001b24:	f004 fb54 	bl	80061d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b28:	f107 030c 	add.w	r3, r7, #12
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	4b28      	ldr	r3, [pc, #160]	@ (8001be0 <SystemClock_Config+0xcc>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	4a27      	ldr	r2, [pc, #156]	@ (8001be0 <SystemClock_Config+0xcc>)
 8001b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b48:	4b25      	ldr	r3, [pc, #148]	@ (8001be0 <SystemClock_Config+0xcc>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b54:	2300      	movs	r3, #0
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	4b22      	ldr	r3, [pc, #136]	@ (8001be4 <SystemClock_Config+0xd0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a21      	ldr	r2, [pc, #132]	@ (8001be4 <SystemClock_Config+0xd0>)
 8001b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b1f      	ldr	r3, [pc, #124]	@ (8001be4 <SystemClock_Config+0xd0>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b70:	2302      	movs	r3, #2
 8001b72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b74:	2301      	movs	r3, #1
 8001b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b78:	2310      	movs	r3, #16
 8001b7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b80:	2300      	movs	r3, #0
 8001b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b84:	2308      	movs	r3, #8
 8001b86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b88:	23a8      	movs	r3, #168	@ 0xa8
 8001b8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b90:	2304      	movs	r3, #4
 8001b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b94:	f107 0320 	add.w	r3, r7, #32
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f001 fca9 	bl	80034f0 <HAL_RCC_OscConfig>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ba4:	f000 f820 	bl	8001be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ba8:	230f      	movs	r3, #15
 8001baa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bac:	2302      	movs	r3, #2
 8001bae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001bba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001bc0:	f107 030c 	add.w	r3, r7, #12
 8001bc4:	2105      	movs	r1, #5
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f001 ff0a 	bl	80039e0 <HAL_RCC_ClockConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001bd2:	f000 f809 	bl	8001be8 <Error_Handler>
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	3750      	adds	r7, #80	@ 0x50
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40007000 	.word	0x40007000

08001be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bec:	b672      	cpsid	i
}
 8001bee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <Error_Handler+0x8>

08001bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	4b10      	ldr	r3, [pc, #64]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	4a0f      	ldr	r2, [pc, #60]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	603b      	str	r3, [r7, #0]
 8001c1a:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_MspInit+0x4c>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <NMI_Handler+0x4>

08001c4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <HardFault_Handler+0x4>

08001c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <MemManage_Handler+0x4>

08001c5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <BusFault_Handler+0x4>

08001c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <UsageFault_Handler+0x4>

08001c6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c9a:	f000 fd1b 	bl	80026d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001caa:	f002 fa49 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200001d8 	.word	0x200001d8

08001cb8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cbc:	4802      	ldr	r0, [pc, #8]	@ (8001cc8 <TIM2_IRQHandler+0x10>)
 8001cbe:	f002 fa3f 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000220 	.word	0x20000220

08001ccc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <TIM4_IRQHandler+0x10>)
 8001cd2:	f002 fa35 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200002b0 	.word	0x200002b0

08001ce0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ce0:	b5b0      	push	{r4, r5, r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ce6:	4843      	ldr	r0, [pc, #268]	@ (8001df4 <USART1_IRQHandler+0x114>)
 8001ce8:	f003 f8ea 	bl	8004ec0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 8001cec:	4b41      	ldr	r3, [pc, #260]	@ (8001df4 <USART1_IRQHandler+0x114>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0310 	and.w	r3, r3, #16
 8001cf6:	2b10      	cmp	r3, #16
 8001cf8:	d177      	bne.n	8001dea <USART1_IRQHandler+0x10a>
      __HAL_UART_CLEAR_IDLEFLAG(&huart1);  // Очистка флага IDLE
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	603b      	str	r3, [r7, #0]
 8001cfe:	4b3d      	ldr	r3, [pc, #244]	@ (8001df4 <USART1_IRQHandler+0x114>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	4b3b      	ldr	r3, [pc, #236]	@ (8001df4 <USART1_IRQHandler+0x114>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]

      // Получаем количество принятых байтов
      uint16_t bytesReceived = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8001d10:	4b39      	ldr	r3, [pc, #228]	@ (8001df8 <USART1_IRQHandler+0x118>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001d1c:	80fb      	strh	r3, [r7, #6]

      // Если мы получили хотя бы один полный пакет данных
      if (bytesReceived >= PACKET_SIZE) {
 8001d1e:	88fb      	ldrh	r3, [r7, #6]
 8001d20:	2b13      	cmp	r3, #19
 8001d22:	d962      	bls.n	8001dea <USART1_IRQHandler+0x10a>
        // Копируем данные в buff_new
        memcpy(buff_new, rxBuffer, PACKET_SIZE);
 8001d24:	4b35      	ldr	r3, [pc, #212]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d26:	4a36      	ldr	r2, [pc, #216]	@ (8001e00 <USART1_IRQHandler+0x120>)
 8001d28:	6811      	ldr	r1, [r2, #0]
 8001d2a:	6855      	ldr	r5, [r2, #4]
 8001d2c:	6894      	ldr	r4, [r2, #8]
 8001d2e:	68d0      	ldr	r0, [r2, #12]
 8001d30:	6019      	str	r1, [r3, #0]
 8001d32:	605d      	str	r5, [r3, #4]
 8001d34:	609c      	str	r4, [r3, #8]
 8001d36:	60d8      	str	r0, [r3, #12]
 8001d38:	6911      	ldr	r1, [r2, #16]
 8001d3a:	6119      	str	r1, [r3, #16]

        // Обрабатываем полученный пакет данных
        if (buff_new[0] == 0x97 && buff_new[19] == 0x97) //Проверяем целостность пришедшей посылки
 8001d3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b97      	cmp	r3, #151	@ 0x97
 8001d42:	d152      	bne.n	8001dea <USART1_IRQHandler+0x10a>
 8001d44:	4b2d      	ldr	r3, [pc, #180]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d46:	7cdb      	ldrb	r3, [r3, #19]
 8001d48:	2b97      	cmp	r3, #151	@ 0x97
 8001d4a:	d14e      	bne.n	8001dea <USART1_IRQHandler+0x10a>
        				{
        			//HAL_GPIO_WritePin(GPIOB, Line_Pin, GPIO_PIN_RESET);
        			new_one_min = buff_new[1];    //**************
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d4e:	785a      	ldrb	r2, [r3, #1]
 8001d50:	4b2c      	ldr	r3, [pc, #176]	@ (8001e04 <USART1_IRQHandler+0x124>)
 8001d52:	701a      	strb	r2, [r3, #0]
        			new_dec_min = buff_new[2];    //             *
 8001d54:	4b29      	ldr	r3, [pc, #164]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d56:	789a      	ldrb	r2, [r3, #2]
 8001d58:	4b2b      	ldr	r3, [pc, #172]	@ (8001e08 <USART1_IRQHandler+0x128>)
 8001d5a:	701a      	strb	r2, [r3, #0]
        			new_one_h = buff_new[3];      //             *
 8001d5c:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d5e:	78da      	ldrb	r2, [r3, #3]
 8001d60:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <USART1_IRQHandler+0x12c>)
 8001d62:	701a      	strb	r2, [r3, #0]
        			new_dec_h = buff_new[4];      //             *
 8001d64:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d66:	791a      	ldrb	r2, [r3, #4]
 8001d68:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <USART1_IRQHandler+0x130>)
 8001d6a:	701a      	strb	r2, [r3, #0]
        			new_temp1 = buff_new[5];      //             *
 8001d6c:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d6e:	795a      	ldrb	r2, [r3, #5]
 8001d70:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <USART1_IRQHandler+0x134>)
 8001d72:	701a      	strb	r2, [r3, #0]
        			new_temp2 = buff_new[6];      //Приравниваем *
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d76:	799a      	ldrb	r2, [r3, #6]
 8001d78:	4b27      	ldr	r3, [pc, #156]	@ (8001e18 <USART1_IRQHandler+0x138>)
 8001d7a:	701a      	strb	r2, [r3, #0]
        			new_temp3 = buff_new[7];      //переменные   *
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d7e:	79da      	ldrb	r2, [r3, #7]
 8001d80:	4b26      	ldr	r3, [pc, #152]	@ (8001e1c <USART1_IRQHandler+0x13c>)
 8001d82:	701a      	strb	r2, [r3, #0]
        			new_tempset1 = buff_new[8];   //к членам     *
 8001d84:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d86:	7a1a      	ldrb	r2, [r3, #8]
 8001d88:	4b25      	ldr	r3, [pc, #148]	@ (8001e20 <USART1_IRQHandler+0x140>)
 8001d8a:	701a      	strb	r2, [r3, #0]
        			new_tempset2 = buff_new[9];   //принятого    *
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d8e:	7a5a      	ldrb	r2, [r3, #9]
 8001d90:	4b24      	ldr	r3, [pc, #144]	@ (8001e24 <USART1_IRQHandler+0x144>)
 8001d92:	701a      	strb	r2, [r3, #0]
        			new_tempset3 = buff_new[10];  //массива      *
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d96:	7a9a      	ldrb	r2, [r3, #10]
 8001d98:	4b23      	ldr	r3, [pc, #140]	@ (8001e28 <USART1_IRQHandler+0x148>)
 8001d9a:	701a      	strb	r2, [r3, #0]
        			new_set = buff_new[11];       //             *
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001d9e:	7ada      	ldrb	r2, [r3, #11]
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <USART1_IRQHandler+0x14c>)
 8001da2:	701a      	strb	r2, [r3, #0]
        			new_watch = buff_new[12];     //             *
 8001da4:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001da6:	7b1a      	ldrb	r2, [r3, #12]
 8001da8:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <USART1_IRQHandler+0x150>)
 8001daa:	701a      	strb	r2, [r3, #0]
        			new_fire = buff_new[13];      //             *
 8001dac:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001dae:	7b5a      	ldrb	r2, [r3, #13]
 8001db0:	4b20      	ldr	r3, [pc, #128]	@ (8001e34 <USART1_IRQHandler+0x154>)
 8001db2:	701a      	strb	r2, [r3, #0]
        			new_fire_90 = buff_new[14];   //             *
 8001db4:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001db6:	7b9a      	ldrb	r2, [r3, #14]
 8001db8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e38 <USART1_IRQHandler+0x158>)
 8001dba:	701a      	strb	r2, [r3, #0]
        			new_fire_180 = buff_new[15];  //             *
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001dbe:	7bda      	ldrb	r2, [r3, #15]
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e3c <USART1_IRQHandler+0x15c>)
 8001dc2:	701a      	strb	r2, [r3, #0]
        			new_tmp_plt1 = buff_new[16];  //             *
 8001dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001dc6:	7c1a      	ldrb	r2, [r3, #16]
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e40 <USART1_IRQHandler+0x160>)
 8001dca:	701a      	strb	r2, [r3, #0]
        			new_tmp_plt2 = buff_new[17];  //             *
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001dce:	7c5a      	ldrb	r2, [r3, #17]
 8001dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <USART1_IRQHandler+0x164>)
 8001dd2:	701a      	strb	r2, [r3, #0]
        			new_mode_2 = buff_new[18];    //**************
 8001dd4:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <USART1_IRQHandler+0x11c>)
 8001dd6:	7c9a      	ldrb	r2, [r3, #18]
 8001dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e48 <USART1_IRQHandler+0x168>)
 8001dda:	701a      	strb	r2, [r3, #0]
        check_images();//Основная работа
 8001ddc:	f7ff faf2 	bl	80013c4 <check_images>

        // Запускаем новый прием данных через DMA
        HAL_UART_Receive_DMA(&huart1, rxBuffer, RX_BUFFER_SIZE);
 8001de0:	2240      	movs	r2, #64	@ 0x40
 8001de2:	4907      	ldr	r1, [pc, #28]	@ (8001e00 <USART1_IRQHandler+0x120>)
 8001de4:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <USART1_IRQHandler+0x114>)
 8001de6:	f003 f845 	bl	8004e74 <HAL_UART_Receive_DMA>
      }
    }
  }
  /* USER CODE END USART1_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bdb0      	pop	{r4, r5, r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000388 	.word	0x20000388
 8001df8:	200003d0 	.word	0x200003d0
 8001dfc:	200001a8 	.word	0x200001a8
 8001e00:	20000168 	.word	0x20000168
 8001e04:	200001c1 	.word	0x200001c1
 8001e08:	200001c2 	.word	0x200001c2
 8001e0c:	200001c3 	.word	0x200001c3
 8001e10:	200001c4 	.word	0x200001c4
 8001e14:	200001c5 	.word	0x200001c5
 8001e18:	200001c6 	.word	0x200001c6
 8001e1c:	200001c7 	.word	0x200001c7
 8001e20:	200001c8 	.word	0x200001c8
 8001e24:	200001c9 	.word	0x200001c9
 8001e28:	200001ca 	.word	0x200001ca
 8001e2c:	200001cb 	.word	0x200001cb
 8001e30:	200001cc 	.word	0x200001cc
 8001e34:	200001cd 	.word	0x200001cd
 8001e38:	200001ce 	.word	0x200001ce
 8001e3c:	200001cf 	.word	0x200001cf
 8001e40:	200001d0 	.word	0x200001d0
 8001e44:	200001d1 	.word	0x200001d1
 8001e48:	200001d2 	.word	0x200001d2

08001e4c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001e50:	4802      	ldr	r0, [pc, #8]	@ (8001e5c <TIM5_IRQHandler+0x10>)
 8001e52:	f002 f975 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200002f8 	.word	0x200002f8

08001e60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e64:	4802      	ldr	r0, [pc, #8]	@ (8001e70 <TIM6_DAC_IRQHandler+0x10>)
 8001e66:	f002 f96b 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000340 	.word	0x20000340

08001e74 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e78:	4802      	ldr	r0, [pc, #8]	@ (8001e84 <DMA2_Stream2_IRQHandler+0x10>)
 8001e7a:	f000 ff19 	bl	8002cb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	200003d0 	.word	0x200003d0

08001e88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <SystemInit+0x20>)
 8001e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e92:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <SystemInit+0x20>)
 8001e94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb2:	f107 0308 	add.w	r3, r7, #8
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001eca:	4a1f      	ldr	r2, [pc, #124]	@ (8001f48 <MX_TIM1_Init+0x9c>)
 8001ecc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001ece:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001ed0:	22a7      	movs	r2, #167	@ 0xa7
 8001ed2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001eda:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001edc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ee0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee2:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ee8:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ef4:	4813      	ldr	r0, [pc, #76]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001ef6:	f001 ffdb 	bl	8003eb0 <HAL_TIM_Base_Init>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001f00:	f7ff fe72 	bl	8001be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	4619      	mov	r1, r3
 8001f10:	480c      	ldr	r0, [pc, #48]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001f12:	f002 faa1 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001f1c:	f7ff fe64 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f20:	2300      	movs	r3, #0
 8001f22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4805      	ldr	r0, [pc, #20]	@ (8001f44 <MX_TIM1_Init+0x98>)
 8001f2e:	f002 fec1 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f38:	f7ff fe56 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f3c:	bf00      	nop
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	200001d8 	.word	0x200001d8
 8001f48:	40010000 	.word	0x40010000

08001f4c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f52:	f107 0308 	add.w	r3, r7, #8
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	609a      	str	r2, [r3, #8]
 8001f5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f60:	463b      	mov	r3, r7
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f68:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 33599;
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f72:	f248 323f 	movw	r2, #33599	@ 0x833f
 8001f76:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f78:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3399;
 8001f7e:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f80:	f640 5247 	movw	r2, #3399	@ 0xd47
 8001f84:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f86:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f8c:	4b15      	ldr	r3, [pc, #84]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f92:	4814      	ldr	r0, [pc, #80]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001f94:	f001 ff8c 	bl	8003eb0 <HAL_TIM_Base_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001f9e:	f7ff fe23 	bl	8001be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fa6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fa8:	f107 0308 	add.w	r3, r7, #8
 8001fac:	4619      	mov	r1, r3
 8001fae:	480d      	ldr	r0, [pc, #52]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001fb0:	f002 fa52 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001fba:	f7ff fe15 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4806      	ldr	r0, [pc, #24]	@ (8001fe4 <MX_TIM2_Init+0x98>)
 8001fcc:	f002 fe72 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001fd6:	f7ff fe07 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000220 	.word	0x20000220

08001fe8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b090      	sub	sp, #64	@ 0x40
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800200c:	f107 030c 	add.w	r3, r7, #12
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002022:	4b3e      	ldr	r3, [pc, #248]	@ (800211c <MX_TIM3_Init+0x134>)
 8002024:	4a3e      	ldr	r2, [pc, #248]	@ (8002120 <MX_TIM3_Init+0x138>)
 8002026:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 25;
 8002028:	4b3c      	ldr	r3, [pc, #240]	@ (800211c <MX_TIM3_Init+0x134>)
 800202a:	2219      	movs	r2, #25
 800202c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800202e:	4b3b      	ldr	r3, [pc, #236]	@ (800211c <MX_TIM3_Init+0x134>)
 8002030:	2200      	movs	r2, #0
 8002032:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002034:	4b39      	ldr	r3, [pc, #228]	@ (800211c <MX_TIM3_Init+0x134>)
 8002036:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800203a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800203c:	4b37      	ldr	r3, [pc, #220]	@ (800211c <MX_TIM3_Init+0x134>)
 800203e:	2200      	movs	r2, #0
 8002040:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002042:	4b36      	ldr	r3, [pc, #216]	@ (800211c <MX_TIM3_Init+0x134>)
 8002044:	2200      	movs	r2, #0
 8002046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002048:	4834      	ldr	r0, [pc, #208]	@ (800211c <MX_TIM3_Init+0x134>)
 800204a:	f001 ff31 	bl	8003eb0 <HAL_TIM_Base_Init>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002054:	f7ff fdc8 	bl	8001be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800205c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800205e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002062:	4619      	mov	r1, r3
 8002064:	482d      	ldr	r0, [pc, #180]	@ (800211c <MX_TIM3_Init+0x134>)
 8002066:	f002 f9f7 	bl	8004458 <HAL_TIM_ConfigClockSource>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002070:	f7ff fdba 	bl	8001be8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002074:	4829      	ldr	r0, [pc, #164]	@ (800211c <MX_TIM3_Init+0x134>)
 8002076:	f002 f80a 	bl	800408e <HAL_TIM_IC_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002080:	f7ff fdb2 	bl	8001be8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002084:	2304      	movs	r3, #4
 8002086:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002088:	2350      	movs	r3, #80	@ 0x50
 800208a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002098:	f107 031c 	add.w	r3, r7, #28
 800209c:	4619      	mov	r1, r3
 800209e:	481f      	ldr	r0, [pc, #124]	@ (800211c <MX_TIM3_Init+0x134>)
 80020a0:	f002 faa1 	bl	80045e6 <HAL_TIM_SlaveConfigSynchro>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 80020aa:	f7ff fd9d 	bl	8001be8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020b2:	2301      	movs	r3, #1
 80020b4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	2200      	movs	r2, #0
 80020c4:	4619      	mov	r1, r3
 80020c6:	4815      	ldr	r0, [pc, #84]	@ (800211c <MX_TIM3_Init+0x134>)
 80020c8:	f002 f92a 	bl	8004320 <HAL_TIM_IC_ConfigChannel>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80020d2:	f7ff fd89 	bl	8001be8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80020d6:	2302      	movs	r3, #2
 80020d8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80020da:	2302      	movs	r3, #2
 80020dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	2204      	movs	r2, #4
 80020e4:	4619      	mov	r1, r3
 80020e6:	480d      	ldr	r0, [pc, #52]	@ (800211c <MX_TIM3_Init+0x134>)
 80020e8:	f002 f91a 	bl	8004320 <HAL_TIM_IC_ConfigChannel>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM3_Init+0x10e>
  {
    Error_Handler();
 80020f2:	f7ff fd79 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4806      	ldr	r0, [pc, #24]	@ (800211c <MX_TIM3_Init+0x134>)
 8002104:	f002 fdd6 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM3_Init+0x12a>
  {
    Error_Handler();
 800210e:	f7ff fd6b 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002112:	bf00      	nop
 8002114:	3740      	adds	r7, #64	@ 0x40
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000268 	.word	0x20000268
 8002120:	40000400 	.word	0x40000400

08002124 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212a:	f107 0308 	add.w	r3, r7, #8
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002138:	463b      	mov	r3, r7
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002140:	4b1d      	ldr	r3, [pc, #116]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002142:	4a1e      	ldr	r2, [pc, #120]	@ (80021bc <MX_TIM4_Init+0x98>)
 8002144:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 33599;
 8002146:	4b1c      	ldr	r3, [pc, #112]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002148:	f248 323f 	movw	r2, #33599	@ 0x833f
 800214c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214e:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1249;
 8002154:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002156:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800215a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215c:	4b16      	ldr	r3, [pc, #88]	@ (80021b8 <MX_TIM4_Init+0x94>)
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002164:	2200      	movs	r2, #0
 8002166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002168:	4813      	ldr	r0, [pc, #76]	@ (80021b8 <MX_TIM4_Init+0x94>)
 800216a:	f001 fea1 	bl	8003eb0 <HAL_TIM_Base_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002174:	f7ff fd38 	bl	8001be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800217c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800217e:	f107 0308 	add.w	r3, r7, #8
 8002182:	4619      	mov	r1, r3
 8002184:	480c      	ldr	r0, [pc, #48]	@ (80021b8 <MX_TIM4_Init+0x94>)
 8002186:	f002 f967 	bl	8004458 <HAL_TIM_ConfigClockSource>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002190:	f7ff fd2a 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002194:	2320      	movs	r3, #32
 8002196:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002198:	2300      	movs	r3, #0
 800219a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800219c:	463b      	mov	r3, r7
 800219e:	4619      	mov	r1, r3
 80021a0:	4805      	ldr	r0, [pc, #20]	@ (80021b8 <MX_TIM4_Init+0x94>)
 80021a2:	f002 fd87 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80021ac:	f7ff fd1c 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80021b0:	bf00      	nop
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	200002b0 	.word	0x200002b0
 80021bc:	40000800 	.word	0x40000800

080021c0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021c6:	f107 0308 	add.w	r3, r7, #8
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d4:	463b      	mov	r3, r7
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80021dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002254 <MX_TIM5_Init+0x94>)
 80021de:	4a1e      	ldr	r2, [pc, #120]	@ (8002258 <MX_TIM5_Init+0x98>)
 80021e0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 33599;
 80021e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002254 <MX_TIM5_Init+0x94>)
 80021e4:	f248 323f 	movw	r2, #33599	@ 0x833f
 80021e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002254 <MX_TIM5_Init+0x94>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1499;
 80021f0:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <MX_TIM5_Init+0x94>)
 80021f2:	f240 52db 	movw	r2, #1499	@ 0x5db
 80021f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f8:	4b16      	ldr	r3, [pc, #88]	@ (8002254 <MX_TIM5_Init+0x94>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021fe:	4b15      	ldr	r3, [pc, #84]	@ (8002254 <MX_TIM5_Init+0x94>)
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002204:	4813      	ldr	r0, [pc, #76]	@ (8002254 <MX_TIM5_Init+0x94>)
 8002206:	f001 fe53 	bl	8003eb0 <HAL_TIM_Base_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002210:	f7ff fcea 	bl	8001be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002214:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002218:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	4619      	mov	r1, r3
 8002220:	480c      	ldr	r0, [pc, #48]	@ (8002254 <MX_TIM5_Init+0x94>)
 8002222:	f002 f919 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800222c:	f7ff fcdc 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002230:	2300      	movs	r3, #0
 8002232:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002238:	463b      	mov	r3, r7
 800223a:	4619      	mov	r1, r3
 800223c:	4805      	ldr	r0, [pc, #20]	@ (8002254 <MX_TIM5_Init+0x94>)
 800223e:	f002 fd39 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002248:	f7ff fcce 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	200002f8 	.word	0x200002f8
 8002258:	40000c00 	.word	0x40000c00

0800225c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002262:	463b      	mov	r3, r7
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <MX_TIM6_Init+0x64>)
 800226c:	4a15      	ldr	r2, [pc, #84]	@ (80022c4 <MX_TIM6_Init+0x68>)
 800226e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 33599;
 8002270:	4b13      	ldr	r3, [pc, #76]	@ (80022c0 <MX_TIM6_Init+0x64>)
 8002272:	f248 323f 	movw	r2, #33599	@ 0x833f
 8002276:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002278:	4b11      	ldr	r3, [pc, #68]	@ (80022c0 <MX_TIM6_Init+0x64>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 800227e:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <MX_TIM6_Init+0x64>)
 8002280:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002284:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002286:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <MX_TIM6_Init+0x64>)
 8002288:	2200      	movs	r2, #0
 800228a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800228c:	480c      	ldr	r0, [pc, #48]	@ (80022c0 <MX_TIM6_Init+0x64>)
 800228e:	f001 fe0f 	bl	8003eb0 <HAL_TIM_Base_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002298:	f7ff fca6 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229c:	2300      	movs	r3, #0
 800229e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022a4:	463b      	mov	r3, r7
 80022a6:	4619      	mov	r1, r3
 80022a8:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <MX_TIM6_Init+0x64>)
 80022aa:	f002 fd03 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80022b4:	f7ff fc98 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000340 	.word	0x20000340
 80022c4:	40001000 	.word	0x40001000

080022c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08e      	sub	sp, #56	@ 0x38
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002464 <HAL_TIM_Base_MspInit+0x19c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d116      	bne.n	8002318 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	623b      	str	r3, [r7, #32]
 80022ee:	4b5e      	ldr	r3, [pc, #376]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	4a5d      	ldr	r2, [pc, #372]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	623b      	str	r3, [r7, #32]
 8002304:	6a3b      	ldr	r3, [r7, #32]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	2019      	movs	r0, #25
 800230c:	f000 fb01 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002310:	2019      	movs	r0, #25
 8002312:	f000 fb1a 	bl	800294a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002316:	e0a0      	b.n	800245a <HAL_TIM_Base_MspInit+0x192>
  else if(tim_baseHandle->Instance==TIM2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002320:	d116      	bne.n	8002350 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
 8002326:	4b50      	ldr	r3, [pc, #320]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	4a4f      	ldr	r2, [pc, #316]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6413      	str	r3, [r2, #64]	@ 0x40
 8002332:	4b4d      	ldr	r3, [pc, #308]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	201c      	movs	r0, #28
 8002344:	f000 fae5 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002348:	201c      	movs	r0, #28
 800234a:	f000 fafe 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 800234e:	e084      	b.n	800245a <HAL_TIM_Base_MspInit+0x192>
  else if(tim_baseHandle->Instance==TIM3)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a45      	ldr	r2, [pc, #276]	@ (800246c <HAL_TIM_Base_MspInit+0x1a4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d12c      	bne.n	80023b4 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
 800235e:	4b42      	ldr	r3, [pc, #264]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002362:	4a41      	ldr	r2, [pc, #260]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	6413      	str	r3, [r2, #64]	@ 0x40
 800236a:	4b3f      	ldr	r3, [pc, #252]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	61bb      	str	r3, [r7, #24]
 8002374:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	4b3b      	ldr	r3, [pc, #236]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	4a3a      	ldr	r2, [pc, #232]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6313      	str	r3, [r2, #48]	@ 0x30
 8002386:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002392:	2340      	movs	r3, #64	@ 0x40
 8002394:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	2300      	movs	r3, #0
 80023a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023a2:	2302      	movs	r3, #2
 80023a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023aa:	4619      	mov	r1, r3
 80023ac:	4830      	ldr	r0, [pc, #192]	@ (8002470 <HAL_TIM_Base_MspInit+0x1a8>)
 80023ae:	f000 fee9 	bl	8003184 <HAL_GPIO_Init>
}
 80023b2:	e052      	b.n	800245a <HAL_TIM_Base_MspInit+0x192>
  else if(tim_baseHandle->Instance==TIM4)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002474 <HAL_TIM_Base_MspInit+0x1ac>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d116      	bne.n	80023ec <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	4b29      	ldr	r3, [pc, #164]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	4a28      	ldr	r2, [pc, #160]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ce:	4b26      	ldr	r3, [pc, #152]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2100      	movs	r1, #0
 80023de:	201e      	movs	r0, #30
 80023e0:	f000 fa97 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023e4:	201e      	movs	r0, #30
 80023e6:	f000 fab0 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 80023ea:	e036      	b.n	800245a <HAL_TIM_Base_MspInit+0x192>
  else if(tim_baseHandle->Instance==TIM5)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a21      	ldr	r2, [pc, #132]	@ (8002478 <HAL_TIM_Base_MspInit+0x1b0>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d116      	bne.n	8002424 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002400:	f043 0308 	orr.w	r3, r3, #8
 8002404:	6413      	str	r3, [r2, #64]	@ 0x40
 8002406:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	2032      	movs	r0, #50	@ 0x32
 8002418:	f000 fa7b 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800241c:	2032      	movs	r0, #50	@ 0x32
 800241e:	f000 fa94 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 8002422:	e01a      	b.n	800245a <HAL_TIM_Base_MspInit+0x192>
  else if(tim_baseHandle->Instance==TIM6)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a14      	ldr	r2, [pc, #80]	@ (800247c <HAL_TIM_Base_MspInit+0x1b4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d115      	bne.n	800245a <HAL_TIM_Base_MspInit+0x192>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	4a0c      	ldr	r2, [pc, #48]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002438:	f043 0310 	orr.w	r3, r3, #16
 800243c:	6413      	str	r3, [r2, #64]	@ 0x40
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <HAL_TIM_Base_MspInit+0x1a0>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800244a:	2200      	movs	r2, #0
 800244c:	2100      	movs	r1, #0
 800244e:	2036      	movs	r0, #54	@ 0x36
 8002450:	f000 fa5f 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002454:	2036      	movs	r0, #54	@ 0x36
 8002456:	f000 fa78 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 800245a:	bf00      	nop
 800245c:	3738      	adds	r7, #56	@ 0x38
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40010000 	.word	0x40010000
 8002468:	40023800 	.word	0x40023800
 800246c:	40000400 	.word	0x40000400
 8002470:	40020000 	.word	0x40020000
 8002474:	40000800 	.word	0x40000800
 8002478:	40000c00 	.word	0x40000c00
 800247c:	40001000 	.word	0x40001000

08002480 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002484:	4b11      	ldr	r3, [pc, #68]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 8002486:	4a12      	ldr	r2, [pc, #72]	@ (80024d0 <MX_USART1_UART_Init+0x50>)
 8002488:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800248a:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 800248c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002490:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002492:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 800249a:	2200      	movs	r2, #0
 800249c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800249e:	4b0b      	ldr	r3, [pc, #44]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80024a4:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 80024a6:	2204      	movs	r2, #4
 80024a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024aa:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024b0:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024b6:	4805      	ldr	r0, [pc, #20]	@ (80024cc <MX_USART1_UART_Init+0x4c>)
 80024b8:	f002 fc8c 	bl	8004dd4 <HAL_UART_Init>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024c2:	f7ff fb91 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000388 	.word	0x20000388
 80024d0:	40011000 	.word	0x40011000

080024d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	@ 0x28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	f107 0314 	add.w	r3, r7, #20
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a35      	ldr	r2, [pc, #212]	@ (80025c8 <HAL_UART_MspInit+0xf4>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d164      	bne.n	80025c0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024fe:	4a33      	ldr	r2, [pc, #204]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 8002500:	f043 0310 	orr.w	r3, r3, #16
 8002504:	6453      	str	r3, [r2, #68]	@ 0x44
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	4a2c      	ldr	r2, [pc, #176]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	6313      	str	r3, [r2, #48]	@ 0x30
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_UART_MspInit+0xf8>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800252e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002534:	2302      	movs	r3, #2
 8002536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253c:	2303      	movs	r3, #3
 800253e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002540:	2307      	movs	r3, #7
 8002542:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	4619      	mov	r1, r3
 800254a:	4821      	ldr	r0, [pc, #132]	@ (80025d0 <HAL_UART_MspInit+0xfc>)
 800254c:	f000 fe1a 	bl	8003184 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002550:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002552:	4a21      	ldr	r2, [pc, #132]	@ (80025d8 <HAL_UART_MspInit+0x104>)
 8002554:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002556:	4b1f      	ldr	r3, [pc, #124]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002558:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800255c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800255e:	4b1d      	ldr	r3, [pc, #116]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002564:	4b1b      	ldr	r3, [pc, #108]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002566:	2200      	movs	r2, #0
 8002568:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800256a:	4b1a      	ldr	r3, [pc, #104]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 800256c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002570:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002572:	4b18      	ldr	r3, [pc, #96]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002574:	2200      	movs	r2, #0
 8002576:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002578:	4b16      	ldr	r3, [pc, #88]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 800257a:	2200      	movs	r2, #0
 800257c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800257e:	4b15      	ldr	r3, [pc, #84]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002584:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002586:	4b13      	ldr	r3, [pc, #76]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002588:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800258c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800258e:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002590:	2200      	movs	r2, #0
 8002592:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002594:	480f      	ldr	r0, [pc, #60]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 8002596:	f000 f9f3 	bl	8002980 <HAL_DMA_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80025a0:	f7ff fb22 	bl	8001be8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a0b      	ldr	r2, [pc, #44]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 80025a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <HAL_UART_MspInit+0x100>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	2025      	movs	r0, #37	@ 0x25
 80025b6:	f000 f9ac 	bl	8002912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025ba:	2025      	movs	r0, #37	@ 0x25
 80025bc:	f000 f9c5 	bl	800294a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025c0:	bf00      	nop
 80025c2:	3728      	adds	r7, #40	@ 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020000 	.word	0x40020000
 80025d4:	200003d0 	.word	0x200003d0
 80025d8:	40026440 	.word	0x40026440

080025dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002614 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025e0:	480d      	ldr	r0, [pc, #52]	@ (8002618 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025e2:	490e      	ldr	r1, [pc, #56]	@ (800261c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002620 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e8:	e002      	b.n	80025f0 <LoopCopyDataInit>

080025ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ee:	3304      	adds	r3, #4

080025f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025f4:	d3f9      	bcc.n	80025ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002624 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025f8:	4c0b      	ldr	r4, [pc, #44]	@ (8002628 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025fc:	e001      	b.n	8002602 <LoopFillZerobss>

080025fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002600:	3204      	adds	r2, #4

08002602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002604:	d3fb      	bcc.n	80025fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002606:	f7ff fc3f 	bl	8001e88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800260a:	f003 fde9 	bl	80061e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800260e:	f7ff f931 	bl	8001874 <main>
  bx  lr    
 8002612:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002614:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800261c:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8002620:	08089744 	.word	0x08089744
  ldr r2, =_sbss
 8002624:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8002628:	20000434 	.word	0x20000434

0800262c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800262c:	e7fe      	b.n	800262c <ADC_IRQHandler>
	...

08002630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002634:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <HAL_Init+0x40>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800263e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002640:	4b0b      	ldr	r3, [pc, #44]	@ (8002670 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0a      	ldr	r2, [pc, #40]	@ (8002670 <HAL_Init+0x40>)
 8002646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800264a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800264c:	4b08      	ldr	r3, [pc, #32]	@ (8002670 <HAL_Init+0x40>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a07      	ldr	r2, [pc, #28]	@ (8002670 <HAL_Init+0x40>)
 8002652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002656:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002658:	2003      	movs	r0, #3
 800265a:	f000 f94f 	bl	80028fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800265e:	200f      	movs	r0, #15
 8002660:	f000 f808 	bl	8002674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002664:	f7ff fac6 	bl	8001bf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023c00 	.word	0x40023c00

08002674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <HAL_InitTick+0x54>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <HAL_InitTick+0x58>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800268a:	fbb3 f3f1 	udiv	r3, r3, r1
 800268e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002692:	4618      	mov	r0, r3
 8002694:	f000 f967 	bl	8002966 <HAL_SYSTICK_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e00e      	b.n	80026c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b0f      	cmp	r3, #15
 80026a6:	d80a      	bhi.n	80026be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a8:	2200      	movs	r2, #0
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f000 f92f 	bl	8002912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b4:	4a06      	ldr	r2, [pc, #24]	@ (80026d0 <HAL_InitTick+0x5c>)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
 80026bc:	e000      	b.n	80026c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	200000ec 	.word	0x200000ec
 80026cc:	200000f4 	.word	0x200000f4
 80026d0:	200000f0 	.word	0x200000f0

080026d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_IncTick+0x20>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	461a      	mov	r2, r3
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_IncTick+0x24>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4413      	add	r3, r2
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <HAL_IncTick+0x24>)
 80026e6:	6013      	str	r3, [r2, #0]
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	200000f4 	.word	0x200000f4
 80026f8:	20000430 	.word	0x20000430

080026fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002700:	4b03      	ldr	r3, [pc, #12]	@ (8002710 <HAL_GetTick+0x14>)
 8002702:	681b      	ldr	r3, [r3, #0]
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	20000430 	.word	0x20000430

08002714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff ffee 	bl	80026fc <HAL_GetTick>
 8002720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d005      	beq.n	800273a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_Delay+0x44>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800273a:	bf00      	nop
 800273c:	f7ff ffde 	bl	80026fc <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d8f7      	bhi.n	800273c <HAL_Delay+0x28>
  {
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200000f4 	.word	0x200000f4

0800275c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002778:	4013      	ands	r3, r2
 800277a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800278c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800278e:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	60d3      	str	r3, [r2, #12]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a8:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <__NVIC_GetPriorityGrouping+0x18>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	0a1b      	lsrs	r3, r3, #8
 80027ae:	f003 0307 	and.w	r3, r3, #7
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	db0b      	blt.n	80027ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	f003 021f 	and.w	r2, r3, #31
 80027d8:	4907      	ldr	r1, [pc, #28]	@ (80027f8 <__NVIC_EnableIRQ+0x38>)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	095b      	lsrs	r3, r3, #5
 80027e0:	2001      	movs	r0, #1
 80027e2:	fa00 f202 	lsl.w	r2, r0, r2
 80027e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	e000e100 	.word	0xe000e100

080027fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	6039      	str	r1, [r7, #0]
 8002806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280c:	2b00      	cmp	r3, #0
 800280e:	db0a      	blt.n	8002826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	b2da      	uxtb	r2, r3
 8002814:	490c      	ldr	r1, [pc, #48]	@ (8002848 <__NVIC_SetPriority+0x4c>)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	0112      	lsls	r2, r2, #4
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	440b      	add	r3, r1
 8002820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002824:	e00a      	b.n	800283c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	b2da      	uxtb	r2, r3
 800282a:	4908      	ldr	r1, [pc, #32]	@ (800284c <__NVIC_SetPriority+0x50>)
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	3b04      	subs	r3, #4
 8002834:	0112      	lsls	r2, r2, #4
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	440b      	add	r3, r1
 800283a:	761a      	strb	r2, [r3, #24]
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	e000e100 	.word	0xe000e100
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002850:	b480      	push	{r7}
 8002852:	b089      	sub	sp, #36	@ 0x24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f1c3 0307 	rsb	r3, r3, #7
 800286a:	2b04      	cmp	r3, #4
 800286c:	bf28      	it	cs
 800286e:	2304      	movcs	r3, #4
 8002870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3304      	adds	r3, #4
 8002876:	2b06      	cmp	r3, #6
 8002878:	d902      	bls.n	8002880 <NVIC_EncodePriority+0x30>
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3b03      	subs	r3, #3
 800287e:	e000      	b.n	8002882 <NVIC_EncodePriority+0x32>
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002884:	f04f 32ff 	mov.w	r2, #4294967295
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43da      	mvns	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	401a      	ands	r2, r3
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002898:	f04f 31ff 	mov.w	r1, #4294967295
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	43d9      	mvns	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a8:	4313      	orrs	r3, r2
         );
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3724      	adds	r7, #36	@ 0x24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
	...

080028b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	3b01      	subs	r3, #1
 80028c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028c8:	d301      	bcc.n	80028ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028ca:	2301      	movs	r3, #1
 80028cc:	e00f      	b.n	80028ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <SysTick_Config+0x40>)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028d6:	210f      	movs	r1, #15
 80028d8:	f04f 30ff 	mov.w	r0, #4294967295
 80028dc:	f7ff ff8e 	bl	80027fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028e0:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <SysTick_Config+0x40>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028e6:	4b04      	ldr	r3, [pc, #16]	@ (80028f8 <SysTick_Config+0x40>)
 80028e8:	2207      	movs	r2, #7
 80028ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	e000e010 	.word	0xe000e010

080028fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ff29 	bl	800275c <__NVIC_SetPriorityGrouping>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002912:	b580      	push	{r7, lr}
 8002914:	b086      	sub	sp, #24
 8002916:	af00      	add	r7, sp, #0
 8002918:	4603      	mov	r3, r0
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	607a      	str	r2, [r7, #4]
 800291e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002924:	f7ff ff3e 	bl	80027a4 <__NVIC_GetPriorityGrouping>
 8002928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	68b9      	ldr	r1, [r7, #8]
 800292e:	6978      	ldr	r0, [r7, #20]
 8002930:	f7ff ff8e 	bl	8002850 <NVIC_EncodePriority>
 8002934:	4602      	mov	r2, r0
 8002936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800293a:	4611      	mov	r1, r2
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff5d 	bl	80027fc <__NVIC_SetPriority>
}
 8002942:	bf00      	nop
 8002944:	3718      	adds	r7, #24
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b082      	sub	sp, #8
 800294e:	af00      	add	r7, sp, #0
 8002950:	4603      	mov	r3, r0
 8002952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff31 	bl	80027c0 <__NVIC_EnableIRQ>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b082      	sub	sp, #8
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff ffa2 	bl	80028b8 <SysTick_Config>
 8002974:	4603      	mov	r3, r0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800298c:	f7ff feb6 	bl	80026fc <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e099      	b.n	8002ad0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2202      	movs	r2, #2
 80029a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0201 	bic.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029bc:	e00f      	b.n	80029de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029be:	f7ff fe9d 	bl	80026fc <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b05      	cmp	r3, #5
 80029ca:	d908      	bls.n	80029de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2220      	movs	r2, #32
 80029d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2203      	movs	r2, #3
 80029d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e078      	b.n	8002ad0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e8      	bne.n	80029be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029f4:	697a      	ldr	r2, [r7, #20]
 80029f6:	4b38      	ldr	r3, [pc, #224]	@ (8002ad8 <HAL_DMA_Init+0x158>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d107      	bne.n	8002a48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a40:	4313      	orrs	r3, r2
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	697a      	ldr	r2, [r7, #20]
 8002a4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f023 0307 	bic.w	r3, r3, #7
 8002a5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a64:	697a      	ldr	r2, [r7, #20]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d117      	bne.n	8002aa2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00e      	beq.n	8002aa2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 fb01 	bl	800308c <DMA_CheckFifoParam>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d008      	beq.n	8002aa2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2240      	movs	r2, #64	@ 0x40
 8002a94:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e016      	b.n	8002ad0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 fab8 	bl	8003020 <DMA_CalcBaseAndBitshift>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab8:	223f      	movs	r2, #63	@ 0x3f
 8002aba:	409a      	lsls	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	f010803f 	.word	0xf010803f

08002adc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
 8002ae8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d101      	bne.n	8002b02 <HAL_DMA_Start_IT+0x26>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e040      	b.n	8002b84 <HAL_DMA_Start_IT+0xa8>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d12f      	bne.n	8002b76 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2202      	movs	r2, #2
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fa4a 	bl	8002fc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b34:	223f      	movs	r2, #63	@ 0x3f
 8002b36:	409a      	lsls	r2, r3
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0216 	orr.w	r2, r2, #22
 8002b4a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d007      	beq.n	8002b64 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0208 	orr.w	r2, r2, #8
 8002b62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0201 	orr.w	r2, r2, #1
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	e005      	b.n	8002b82 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b98:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b9a:	f7ff fdaf 	bl	80026fc <HAL_GetTick>
 8002b9e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d008      	beq.n	8002bbe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2280      	movs	r2, #128	@ 0x80
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e052      	b.n	8002c64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0216 	bic.w	r2, r2, #22
 8002bcc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	695a      	ldr	r2, [r3, #20]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bdc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <HAL_DMA_Abort+0x62>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d007      	beq.n	8002bfe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0208 	bic.w	r2, r2, #8
 8002bfc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0201 	bic.w	r2, r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c0e:	e013      	b.n	8002c38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c10:	f7ff fd74 	bl	80026fc <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d90c      	bls.n	8002c38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2220      	movs	r2, #32
 8002c22:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2203      	movs	r2, #3
 8002c28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e015      	b.n	8002c64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1e4      	bne.n	8002c10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4a:	223f      	movs	r2, #63	@ 0x3f
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d004      	beq.n	8002c8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2280      	movs	r2, #128	@ 0x80
 8002c84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e00c      	b.n	8002ca4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2205      	movs	r2, #5
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 0201 	bic.w	r2, r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cbc:	4b8e      	ldr	r3, [pc, #568]	@ (8002ef8 <HAL_DMA_IRQHandler+0x248>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a8e      	ldr	r2, [pc, #568]	@ (8002efc <HAL_DMA_IRQHandler+0x24c>)
 8002cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc6:	0a9b      	lsrs	r3, r3, #10
 8002cc8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cda:	2208      	movs	r2, #8
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d01a      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d013      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0204 	bic.w	r2, r2, #4
 8002d02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d08:	2208      	movs	r2, #8
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d14:	f043 0201 	orr.w	r2, r3, #1
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d20:	2201      	movs	r2, #1
 8002d22:	409a      	lsls	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d012      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3e:	2201      	movs	r2, #1
 8002d40:	409a      	lsls	r2, r3
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4a:	f043 0202 	orr.w	r2, r3, #2
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d56:	2204      	movs	r2, #4
 8002d58:	409a      	lsls	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d012      	beq.n	8002d88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00b      	beq.n	8002d88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d74:	2204      	movs	r2, #4
 8002d76:	409a      	lsls	r2, r3
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d80:	f043 0204 	orr.w	r2, r3, #4
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8c:	2210      	movs	r2, #16
 8002d8e:	409a      	lsls	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d043      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d03c      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002daa:	2210      	movs	r2, #16
 8002dac:	409a      	lsls	r2, r3
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d018      	beq.n	8002df2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d108      	bne.n	8002de0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d024      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	4798      	blx	r3
 8002dde:	e01f      	b.n	8002e20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d01b      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4798      	blx	r3
 8002df0:	e016      	b.n	8002e20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d107      	bne.n	8002e10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0208 	bic.w	r2, r2, #8
 8002e0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e24:	2220      	movs	r2, #32
 8002e26:	409a      	lsls	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 808f 	beq.w	8002f50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 8087 	beq.w	8002f50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e46:	2220      	movs	r2, #32
 8002e48:	409a      	lsls	r2, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b05      	cmp	r3, #5
 8002e58:	d136      	bne.n	8002ec8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0216 	bic.w	r2, r2, #22
 8002e68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d103      	bne.n	8002e8a <HAL_DMA_IRQHandler+0x1da>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d007      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0208 	bic.w	r2, r2, #8
 8002e98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9e:	223f      	movs	r2, #63	@ 0x3f
 8002ea0:	409a      	lsls	r2, r3
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d07e      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
        }
        return;
 8002ec6:	e079      	b.n	8002fbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d01d      	beq.n	8002f12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10d      	bne.n	8002f00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d031      	beq.n	8002f50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	4798      	blx	r3
 8002ef4:	e02c      	b.n	8002f50 <HAL_DMA_IRQHandler+0x2a0>
 8002ef6:	bf00      	nop
 8002ef8:	200000ec 	.word	0x200000ec
 8002efc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d023      	beq.n	8002f50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	4798      	blx	r3
 8002f10:	e01e      	b.n	8002f50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d10f      	bne.n	8002f40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0210 	bic.w	r2, r2, #16
 8002f2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d032      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d022      	beq.n	8002faa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2205      	movs	r2, #5
 8002f68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0201 	bic.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d307      	bcc.n	8002f98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f2      	bne.n	8002f7c <HAL_DMA_IRQHandler+0x2cc>
 8002f96:	e000      	b.n	8002f9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d005      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	4798      	blx	r3
 8002fba:	e000      	b.n	8002fbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8002fbc:	bf00      	nop
    }
  }
}
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fe0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b40      	cmp	r3, #64	@ 0x40
 8002ff0:	d108      	bne.n	8003004 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003002:	e007      	b.n	8003014 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	60da      	str	r2, [r3, #12]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	b2db      	uxtb	r3, r3
 800302e:	3b10      	subs	r3, #16
 8003030:	4a14      	ldr	r2, [pc, #80]	@ (8003084 <DMA_CalcBaseAndBitshift+0x64>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	091b      	lsrs	r3, r3, #4
 8003038:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800303a:	4a13      	ldr	r2, [pc, #76]	@ (8003088 <DMA_CalcBaseAndBitshift+0x68>)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4413      	add	r3, r2
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2b03      	cmp	r3, #3
 800304c:	d909      	bls.n	8003062 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	1d1a      	adds	r2, r3, #4
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003060:	e007      	b.n	8003072 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800306a:	f023 0303 	bic.w	r3, r3, #3
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003076:	4618      	mov	r0, r3
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	aaaaaaab 	.word	0xaaaaaaab
 8003088:	0808972c 	.word	0x0808972c

0800308c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003094:	2300      	movs	r3, #0
 8003096:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d11f      	bne.n	80030e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	d856      	bhi.n	800315a <DMA_CheckFifoParam+0xce>
 80030ac:	a201      	add	r2, pc, #4	@ (adr r2, 80030b4 <DMA_CheckFifoParam+0x28>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	080030c5 	.word	0x080030c5
 80030b8:	080030d7 	.word	0x080030d7
 80030bc:	080030c5 	.word	0x080030c5
 80030c0:	0800315b 	.word	0x0800315b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d046      	beq.n	800315e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030d4:	e043      	b.n	800315e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030de:	d140      	bne.n	8003162 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e4:	e03d      	b.n	8003162 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ee:	d121      	bne.n	8003134 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d837      	bhi.n	8003166 <DMA_CheckFifoParam+0xda>
 80030f6:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <DMA_CheckFifoParam+0x70>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	0800310d 	.word	0x0800310d
 8003100:	08003113 	.word	0x08003113
 8003104:	0800310d 	.word	0x0800310d
 8003108:	08003125 	.word	0x08003125
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	73fb      	strb	r3, [r7, #15]
      break;
 8003110:	e030      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d025      	beq.n	800316a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003122:	e022      	b.n	800316a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800312c:	d11f      	bne.n	800316e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003132:	e01c      	b.n	800316e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b02      	cmp	r3, #2
 8003138:	d903      	bls.n	8003142 <DMA_CheckFifoParam+0xb6>
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	2b03      	cmp	r3, #3
 800313e:	d003      	beq.n	8003148 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003140:	e018      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	73fb      	strb	r3, [r7, #15]
      break;
 8003146:	e015      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00e      	beq.n	8003172 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	73fb      	strb	r3, [r7, #15]
      break;
 8003158:	e00b      	b.n	8003172 <DMA_CheckFifoParam+0xe6>
      break;
 800315a:	bf00      	nop
 800315c:	e00a      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;
 800315e:	bf00      	nop
 8003160:	e008      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;
 8003162:	bf00      	nop
 8003164:	e006      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;
 8003166:	bf00      	nop
 8003168:	e004      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;
 800316a:	bf00      	nop
 800316c:	e002      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;   
 800316e:	bf00      	nop
 8003170:	e000      	b.n	8003174 <DMA_CheckFifoParam+0xe8>
      break;
 8003172:	bf00      	nop
    }
  } 
  
  return status; 
 8003174:	7bfb      	ldrb	r3, [r7, #15]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop

08003184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003184:	b480      	push	{r7}
 8003186:	b089      	sub	sp, #36	@ 0x24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003192:	2300      	movs	r3, #0
 8003194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800319a:	2300      	movs	r3, #0
 800319c:	61fb      	str	r3, [r7, #28]
 800319e:	e16b      	b.n	8003478 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031a0:	2201      	movs	r2, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4013      	ands	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	f040 815a 	bne.w	8003472 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d005      	beq.n	80031d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d130      	bne.n	8003238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	2203      	movs	r2, #3
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	43db      	mvns	r3, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4013      	ands	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800320c:	2201      	movs	r2, #1
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	091b      	lsrs	r3, r3, #4
 8003222:	f003 0201 	and.w	r2, r3, #1
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b03      	cmp	r3, #3
 8003242:	d017      	beq.n	8003274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d123      	bne.n	80032c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	08da      	lsrs	r2, r3, #3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3208      	adds	r2, #8
 8003288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800328c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	220f      	movs	r2, #15
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	08da      	lsrs	r2, r3, #3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3208      	adds	r2, #8
 80032c2:	69b9      	ldr	r1, [r7, #24]
 80032c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0203 	and.w	r2, r3, #3
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 80b4 	beq.w	8003472 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	4b60      	ldr	r3, [pc, #384]	@ (8003490 <HAL_GPIO_Init+0x30c>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003312:	4a5f      	ldr	r2, [pc, #380]	@ (8003490 <HAL_GPIO_Init+0x30c>)
 8003314:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003318:	6453      	str	r3, [r2, #68]	@ 0x44
 800331a:	4b5d      	ldr	r3, [pc, #372]	@ (8003490 <HAL_GPIO_Init+0x30c>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003326:	4a5b      	ldr	r2, [pc, #364]	@ (8003494 <HAL_GPIO_Init+0x310>)
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	089b      	lsrs	r3, r3, #2
 800332c:	3302      	adds	r3, #2
 800332e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	220f      	movs	r2, #15
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4013      	ands	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a52      	ldr	r2, [pc, #328]	@ (8003498 <HAL_GPIO_Init+0x314>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d02b      	beq.n	80033aa <HAL_GPIO_Init+0x226>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a51      	ldr	r2, [pc, #324]	@ (800349c <HAL_GPIO_Init+0x318>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d025      	beq.n	80033a6 <HAL_GPIO_Init+0x222>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a50      	ldr	r2, [pc, #320]	@ (80034a0 <HAL_GPIO_Init+0x31c>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d01f      	beq.n	80033a2 <HAL_GPIO_Init+0x21e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a4f      	ldr	r2, [pc, #316]	@ (80034a4 <HAL_GPIO_Init+0x320>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d019      	beq.n	800339e <HAL_GPIO_Init+0x21a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a4e      	ldr	r2, [pc, #312]	@ (80034a8 <HAL_GPIO_Init+0x324>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d013      	beq.n	800339a <HAL_GPIO_Init+0x216>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a4d      	ldr	r2, [pc, #308]	@ (80034ac <HAL_GPIO_Init+0x328>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00d      	beq.n	8003396 <HAL_GPIO_Init+0x212>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a4c      	ldr	r2, [pc, #304]	@ (80034b0 <HAL_GPIO_Init+0x32c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d007      	beq.n	8003392 <HAL_GPIO_Init+0x20e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a4b      	ldr	r2, [pc, #300]	@ (80034b4 <HAL_GPIO_Init+0x330>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d101      	bne.n	800338e <HAL_GPIO_Init+0x20a>
 800338a:	2307      	movs	r3, #7
 800338c:	e00e      	b.n	80033ac <HAL_GPIO_Init+0x228>
 800338e:	2308      	movs	r3, #8
 8003390:	e00c      	b.n	80033ac <HAL_GPIO_Init+0x228>
 8003392:	2306      	movs	r3, #6
 8003394:	e00a      	b.n	80033ac <HAL_GPIO_Init+0x228>
 8003396:	2305      	movs	r3, #5
 8003398:	e008      	b.n	80033ac <HAL_GPIO_Init+0x228>
 800339a:	2304      	movs	r3, #4
 800339c:	e006      	b.n	80033ac <HAL_GPIO_Init+0x228>
 800339e:	2303      	movs	r3, #3
 80033a0:	e004      	b.n	80033ac <HAL_GPIO_Init+0x228>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e002      	b.n	80033ac <HAL_GPIO_Init+0x228>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <HAL_GPIO_Init+0x228>
 80033aa:	2300      	movs	r3, #0
 80033ac:	69fa      	ldr	r2, [r7, #28]
 80033ae:	f002 0203 	and.w	r2, r2, #3
 80033b2:	0092      	lsls	r2, r2, #2
 80033b4:	4093      	lsls	r3, r2
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033bc:	4935      	ldr	r1, [pc, #212]	@ (8003494 <HAL_GPIO_Init+0x310>)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	089b      	lsrs	r3, r3, #2
 80033c2:	3302      	adds	r3, #2
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ca:	4b3b      	ldr	r3, [pc, #236]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	43db      	mvns	r3, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4013      	ands	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ee:	4a32      	ldr	r2, [pc, #200]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033f4:	4b30      	ldr	r3, [pc, #192]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003418:	4a27      	ldr	r2, [pc, #156]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800341e:	4b26      	ldr	r3, [pc, #152]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	43db      	mvns	r3, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4013      	ands	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	4313      	orrs	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003442:	4a1d      	ldr	r2, [pc, #116]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003448:	4b1b      	ldr	r3, [pc, #108]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800346c:	4a12      	ldr	r2, [pc, #72]	@ (80034b8 <HAL_GPIO_Init+0x334>)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	3301      	adds	r3, #1
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b0f      	cmp	r3, #15
 800347c:	f67f ae90 	bls.w	80031a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	3724      	adds	r7, #36	@ 0x24
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800
 8003494:	40013800 	.word	0x40013800
 8003498:	40020000 	.word	0x40020000
 800349c:	40020400 	.word	0x40020400
 80034a0:	40020800 	.word	0x40020800
 80034a4:	40020c00 	.word	0x40020c00
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40021400 	.word	0x40021400
 80034b0:	40021800 	.word	0x40021800
 80034b4:	40021c00 	.word	0x40021c00
 80034b8:	40013c00 	.word	0x40013c00

080034bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
 80034c8:	4613      	mov	r3, r2
 80034ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034cc:	787b      	ldrb	r3, [r7, #1]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034d2:	887a      	ldrh	r2, [r7, #2]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d8:	e003      	b.n	80034e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	041a      	lsls	r2, r3, #16
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	619a      	str	r2, [r3, #24]
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
	...

080034f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e267      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d075      	beq.n	80035fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800350e:	4b88      	ldr	r3, [pc, #544]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	2b04      	cmp	r3, #4
 8003518:	d00c      	beq.n	8003534 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800351a:	4b85      	ldr	r3, [pc, #532]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003522:	2b08      	cmp	r3, #8
 8003524:	d112      	bne.n	800354c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003526:	4b82      	ldr	r3, [pc, #520]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800352e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003532:	d10b      	bne.n	800354c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003534:	4b7e      	ldr	r3, [pc, #504]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d05b      	beq.n	80035f8 <HAL_RCC_OscConfig+0x108>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d157      	bne.n	80035f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e242      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003554:	d106      	bne.n	8003564 <HAL_RCC_OscConfig+0x74>
 8003556:	4b76      	ldr	r3, [pc, #472]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a75      	ldr	r2, [pc, #468]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800355c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	e01d      	b.n	80035a0 <HAL_RCC_OscConfig+0xb0>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800356c:	d10c      	bne.n	8003588 <HAL_RCC_OscConfig+0x98>
 800356e:	4b70      	ldr	r3, [pc, #448]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a6f      	ldr	r2, [pc, #444]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003574:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	4b6d      	ldr	r3, [pc, #436]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a6c      	ldr	r2, [pc, #432]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	e00b      	b.n	80035a0 <HAL_RCC_OscConfig+0xb0>
 8003588:	4b69      	ldr	r3, [pc, #420]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a68      	ldr	r2, [pc, #416]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800358e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003592:	6013      	str	r3, [r2, #0]
 8003594:	4b66      	ldr	r3, [pc, #408]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a65      	ldr	r2, [pc, #404]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800359a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800359e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d013      	beq.n	80035d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7ff f8a8 	bl	80026fc <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b0:	f7ff f8a4 	bl	80026fc <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	@ 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e207      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c2:	4b5b      	ldr	r3, [pc, #364]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0xc0>
 80035ce:	e014      	b.n	80035fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d0:	f7ff f894 	bl	80026fc <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d8:	f7ff f890 	bl	80026fc <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b64      	cmp	r3, #100	@ 0x64
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e1f3      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ea:	4b51      	ldr	r3, [pc, #324]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1f0      	bne.n	80035d8 <HAL_RCC_OscConfig+0xe8>
 80035f6:	e000      	b.n	80035fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d063      	beq.n	80036ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003606:	4b4a      	ldr	r3, [pc, #296]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00b      	beq.n	800362a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003612:	4b47      	ldr	r3, [pc, #284]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800361a:	2b08      	cmp	r3, #8
 800361c:	d11c      	bne.n	8003658 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800361e:	4b44      	ldr	r3, [pc, #272]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d116      	bne.n	8003658 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800362a:	4b41      	ldr	r3, [pc, #260]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d005      	beq.n	8003642 <HAL_RCC_OscConfig+0x152>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d001      	beq.n	8003642 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e1c7      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003642:	4b3b      	ldr	r3, [pc, #236]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4937      	ldr	r1, [pc, #220]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003656:	e03a      	b.n	80036ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d020      	beq.n	80036a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003660:	4b34      	ldr	r3, [pc, #208]	@ (8003734 <HAL_RCC_OscConfig+0x244>)
 8003662:	2201      	movs	r2, #1
 8003664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003666:	f7ff f849 	bl	80026fc <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800366e:	f7ff f845 	bl	80026fc <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e1a8      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003680:	4b2b      	ldr	r3, [pc, #172]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f0      	beq.n	800366e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800368c:	4b28      	ldr	r3, [pc, #160]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	4925      	ldr	r1, [pc, #148]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]
 80036a0:	e015      	b.n	80036ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036a2:	4b24      	ldr	r3, [pc, #144]	@ (8003734 <HAL_RCC_OscConfig+0x244>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7ff f828 	bl	80026fc <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036b0:	f7ff f824 	bl	80026fc <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e187      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f0      	bne.n	80036b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d036      	beq.n	8003748 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d016      	beq.n	8003710 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036e2:	4b15      	ldr	r3, [pc, #84]	@ (8003738 <HAL_RCC_OscConfig+0x248>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7ff f808 	bl	80026fc <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f0:	f7ff f804 	bl	80026fc <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e167      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003702:	4b0b      	ldr	r3, [pc, #44]	@ (8003730 <HAL_RCC_OscConfig+0x240>)
 8003704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x200>
 800370e:	e01b      	b.n	8003748 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003710:	4b09      	ldr	r3, [pc, #36]	@ (8003738 <HAL_RCC_OscConfig+0x248>)
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003716:	f7fe fff1 	bl	80026fc <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371c:	e00e      	b.n	800373c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800371e:	f7fe ffed 	bl	80026fc <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d907      	bls.n	800373c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e150      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
 8003730:	40023800 	.word	0x40023800
 8003734:	42470000 	.word	0x42470000
 8003738:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800373c:	4b88      	ldr	r3, [pc, #544]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800373e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1ea      	bne.n	800371e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 8097 	beq.w	8003884 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003756:	2300      	movs	r3, #0
 8003758:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375a:	4b81      	ldr	r3, [pc, #516]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10f      	bne.n	8003786 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	4b7d      	ldr	r3, [pc, #500]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376e:	4a7c      	ldr	r2, [pc, #496]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003774:	6413      	str	r3, [r2, #64]	@ 0x40
 8003776:	4b7a      	ldr	r3, [pc, #488]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377e:	60bb      	str	r3, [r7, #8]
 8003780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003782:	2301      	movs	r3, #1
 8003784:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003786:	4b77      	ldr	r3, [pc, #476]	@ (8003964 <HAL_RCC_OscConfig+0x474>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d118      	bne.n	80037c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003792:	4b74      	ldr	r3, [pc, #464]	@ (8003964 <HAL_RCC_OscConfig+0x474>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a73      	ldr	r2, [pc, #460]	@ (8003964 <HAL_RCC_OscConfig+0x474>)
 8003798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379e:	f7fe ffad 	bl	80026fc <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a6:	f7fe ffa9 	bl	80026fc <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e10c      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003964 <HAL_RCC_OscConfig+0x474>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d106      	bne.n	80037da <HAL_RCC_OscConfig+0x2ea>
 80037cc:	4b64      	ldr	r3, [pc, #400]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d0:	4a63      	ldr	r2, [pc, #396]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d8:	e01c      	b.n	8003814 <HAL_RCC_OscConfig+0x324>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b05      	cmp	r3, #5
 80037e0:	d10c      	bne.n	80037fc <HAL_RCC_OscConfig+0x30c>
 80037e2:	4b5f      	ldr	r3, [pc, #380]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e6:	4a5e      	ldr	r2, [pc, #376]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037e8:	f043 0304 	orr.w	r3, r3, #4
 80037ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f2:	4a5b      	ldr	r2, [pc, #364]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037fa:	e00b      	b.n	8003814 <HAL_RCC_OscConfig+0x324>
 80037fc:	4b58      	ldr	r3, [pc, #352]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	4a57      	ldr	r2, [pc, #348]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003802:	f023 0301 	bic.w	r3, r3, #1
 8003806:	6713      	str	r3, [r2, #112]	@ 0x70
 8003808:	4b55      	ldr	r3, [pc, #340]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800380a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380c:	4a54      	ldr	r2, [pc, #336]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800380e:	f023 0304 	bic.w	r3, r3, #4
 8003812:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d015      	beq.n	8003848 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800381c:	f7fe ff6e 	bl	80026fc <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003822:	e00a      	b.n	800383a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003824:	f7fe ff6a 	bl	80026fc <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003832:	4293      	cmp	r3, r2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e0cb      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800383a:	4b49      	ldr	r3, [pc, #292]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800383c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0ee      	beq.n	8003824 <HAL_RCC_OscConfig+0x334>
 8003846:	e014      	b.n	8003872 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003848:	f7fe ff58 	bl	80026fc <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800384e:	e00a      	b.n	8003866 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003850:	f7fe ff54 	bl	80026fc <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385e:	4293      	cmp	r3, r2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e0b5      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003866:	4b3e      	ldr	r3, [pc, #248]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1ee      	bne.n	8003850 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003872:	7dfb      	ldrb	r3, [r7, #23]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d105      	bne.n	8003884 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003878:	4b39      	ldr	r3, [pc, #228]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	4a38      	ldr	r2, [pc, #224]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800387e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003882:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 80a1 	beq.w	80039d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800388e:	4b34      	ldr	r3, [pc, #208]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b08      	cmp	r3, #8
 8003898:	d05c      	beq.n	8003954 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d141      	bne.n	8003926 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a2:	4b31      	ldr	r3, [pc, #196]	@ (8003968 <HAL_RCC_OscConfig+0x478>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a8:	f7fe ff28 	bl	80026fc <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b0:	f7fe ff24 	bl	80026fc <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e087      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c2:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	69da      	ldr	r2, [r3, #28]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	019b      	lsls	r3, r3, #6
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e4:	085b      	lsrs	r3, r3, #1
 80038e6:	3b01      	subs	r3, #1
 80038e8:	041b      	lsls	r3, r3, #16
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f0:	061b      	lsls	r3, r3, #24
 80038f2:	491b      	ldr	r1, [pc, #108]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <HAL_RCC_OscConfig+0x478>)
 80038fa:	2201      	movs	r2, #1
 80038fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fe:	f7fe fefd 	bl	80026fc <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003906:	f7fe fef9 	bl	80026fc <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e05c      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003918:	4b11      	ldr	r3, [pc, #68]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x416>
 8003924:	e054      	b.n	80039d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003926:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <HAL_RCC_OscConfig+0x478>)
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7fe fee6 	bl	80026fc <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003934:	f7fe fee2 	bl	80026fc <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e045      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003946:	4b06      	ldr	r3, [pc, #24]	@ (8003960 <HAL_RCC_OscConfig+0x470>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x444>
 8003952:	e03d      	b.n	80039d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d107      	bne.n	800396c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e038      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
 8003960:	40023800 	.word	0x40023800
 8003964:	40007000 	.word	0x40007000
 8003968:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800396c:	4b1b      	ldr	r3, [pc, #108]	@ (80039dc <HAL_RCC_OscConfig+0x4ec>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d028      	beq.n	80039cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003984:	429a      	cmp	r2, r3
 8003986:	d121      	bne.n	80039cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003992:	429a      	cmp	r2, r3
 8003994:	d11a      	bne.n	80039cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800399c:	4013      	ands	r3, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d111      	bne.n	80039cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	085b      	lsrs	r3, r3, #1
 80039b4:	3b01      	subs	r3, #1
 80039b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d107      	bne.n	80039cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d001      	beq.n	80039d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e000      	b.n	80039d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3718      	adds	r7, #24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40023800 	.word	0x40023800

080039e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e0cc      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f4:	4b68      	ldr	r3, [pc, #416]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d90c      	bls.n	8003a1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a02:	4b65      	ldr	r3, [pc, #404]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0a:	4b63      	ldr	r3, [pc, #396]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d001      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0b8      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d020      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a34:	4b59      	ldr	r3, [pc, #356]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	4a58      	ldr	r2, [pc, #352]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a4c:	4b53      	ldr	r3, [pc, #332]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	4a52      	ldr	r2, [pc, #328]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a58:	4b50      	ldr	r3, [pc, #320]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	494d      	ldr	r1, [pc, #308]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d044      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7e:	4b47      	ldr	r3, [pc, #284]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d119      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e07f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d003      	beq.n	8003a9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a9a:	2b03      	cmp	r3, #3
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e06f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aae:	4b3b      	ldr	r3, [pc, #236]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e067      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003abe:	4b37      	ldr	r3, [pc, #220]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f023 0203 	bic.w	r2, r3, #3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	4934      	ldr	r1, [pc, #208]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ad0:	f7fe fe14 	bl	80026fc <HAL_GetTick>
 8003ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad6:	e00a      	b.n	8003aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad8:	f7fe fe10 	bl	80026fc <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e04f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	4b2b      	ldr	r3, [pc, #172]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 020c 	and.w	r2, r3, #12
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d1eb      	bne.n	8003ad8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b00:	4b25      	ldr	r3, [pc, #148]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0307 	and.w	r3, r3, #7
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d20c      	bcs.n	8003b28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b0e:	4b22      	ldr	r3, [pc, #136]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b16:	4b20      	ldr	r3, [pc, #128]	@ (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e032      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b34:	4b19      	ldr	r3, [pc, #100]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4916      	ldr	r1, [pc, #88]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d009      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b52:	4b12      	ldr	r3, [pc, #72]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	490e      	ldr	r1, [pc, #56]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b66:	f000 f821 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	490a      	ldr	r1, [pc, #40]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b78:	5ccb      	ldrb	r3, [r1, r3]
 8003b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b7e:	4a09      	ldr	r2, [pc, #36]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b82:	4b09      	ldr	r3, [pc, #36]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fe fd74 	bl	8002674 <HAL_InitTick>

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40023c00 	.word	0x40023c00
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	08089714 	.word	0x08089714
 8003ba4:	200000ec 	.word	0x200000ec
 8003ba8:	200000f0 	.word	0x200000f0

08003bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb0:	b094      	sub	sp, #80	@ 0x50
 8003bb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bc4:	4b79      	ldr	r3, [pc, #484]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 030c 	and.w	r3, r3, #12
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d00d      	beq.n	8003bec <HAL_RCC_GetSysClockFreq+0x40>
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	f200 80e1 	bhi.w	8003d98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_RCC_GetSysClockFreq+0x34>
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d003      	beq.n	8003be6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bde:	e0db      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003be0:	4b73      	ldr	r3, [pc, #460]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003be2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003be4:	e0db      	b.n	8003d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003be6:	4b73      	ldr	r3, [pc, #460]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bea:	e0d8      	b.n	8003d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bec:	4b6f      	ldr	r3, [pc, #444]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bf4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bf6:	4b6d      	ldr	r3, [pc, #436]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d063      	beq.n	8003cca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c02:	4b6a      	ldr	r3, [pc, #424]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	099b      	lsrs	r3, r3, #6
 8003c08:	2200      	movs	r2, #0
 8003c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c16:	2300      	movs	r3, #0
 8003c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c1e:	4622      	mov	r2, r4
 8003c20:	462b      	mov	r3, r5
 8003c22:	f04f 0000 	mov.w	r0, #0
 8003c26:	f04f 0100 	mov.w	r1, #0
 8003c2a:	0159      	lsls	r1, r3, #5
 8003c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c30:	0150      	lsls	r0, r2, #5
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4621      	mov	r1, r4
 8003c38:	1a51      	subs	r1, r2, r1
 8003c3a:	6139      	str	r1, [r7, #16]
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c42:	617b      	str	r3, [r7, #20]
 8003c44:	f04f 0200 	mov.w	r2, #0
 8003c48:	f04f 0300 	mov.w	r3, #0
 8003c4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c50:	4659      	mov	r1, fp
 8003c52:	018b      	lsls	r3, r1, #6
 8003c54:	4651      	mov	r1, sl
 8003c56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c5a:	4651      	mov	r1, sl
 8003c5c:	018a      	lsls	r2, r1, #6
 8003c5e:	4651      	mov	r1, sl
 8003c60:	ebb2 0801 	subs.w	r8, r2, r1
 8003c64:	4659      	mov	r1, fp
 8003c66:	eb63 0901 	sbc.w	r9, r3, r1
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	f04f 0300 	mov.w	r3, #0
 8003c72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c7e:	4690      	mov	r8, r2
 8003c80:	4699      	mov	r9, r3
 8003c82:	4623      	mov	r3, r4
 8003c84:	eb18 0303 	adds.w	r3, r8, r3
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	462b      	mov	r3, r5
 8003c8c:	eb49 0303 	adc.w	r3, r9, r3
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	024b      	lsls	r3, r1, #9
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ca8:	4621      	mov	r1, r4
 8003caa:	024a      	lsls	r2, r1, #9
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cbc:	f7fc fa84 	bl	80001c8 <__aeabi_uldivmod>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cc8:	e058      	b.n	8003d7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cca:	4b38      	ldr	r3, [pc, #224]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	099b      	lsrs	r3, r3, #6
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	4611      	mov	r1, r2
 8003cd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cda:	623b      	str	r3, [r7, #32]
 8003cdc:	2300      	movs	r3, #0
 8003cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ce0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ce4:	4642      	mov	r2, r8
 8003ce6:	464b      	mov	r3, r9
 8003ce8:	f04f 0000 	mov.w	r0, #0
 8003cec:	f04f 0100 	mov.w	r1, #0
 8003cf0:	0159      	lsls	r1, r3, #5
 8003cf2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cf6:	0150      	lsls	r0, r2, #5
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4641      	mov	r1, r8
 8003cfe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d02:	4649      	mov	r1, r9
 8003d04:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d1c:	ebb2 040a 	subs.w	r4, r2, sl
 8003d20:	eb63 050b 	sbc.w	r5, r3, fp
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	f04f 0300 	mov.w	r3, #0
 8003d2c:	00eb      	lsls	r3, r5, #3
 8003d2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d32:	00e2      	lsls	r2, r4, #3
 8003d34:	4614      	mov	r4, r2
 8003d36:	461d      	mov	r5, r3
 8003d38:	4643      	mov	r3, r8
 8003d3a:	18e3      	adds	r3, r4, r3
 8003d3c:	603b      	str	r3, [r7, #0]
 8003d3e:	464b      	mov	r3, r9
 8003d40:	eb45 0303 	adc.w	r3, r5, r3
 8003d44:	607b      	str	r3, [r7, #4]
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d52:	4629      	mov	r1, r5
 8003d54:	028b      	lsls	r3, r1, #10
 8003d56:	4621      	mov	r1, r4
 8003d58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d5c:	4621      	mov	r1, r4
 8003d5e:	028a      	lsls	r2, r1, #10
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d66:	2200      	movs	r2, #0
 8003d68:	61bb      	str	r3, [r7, #24]
 8003d6a:	61fa      	str	r2, [r7, #28]
 8003d6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d70:	f7fc fa2a 	bl	80001c8 <__aeabi_uldivmod>
 8003d74:	4602      	mov	r2, r0
 8003d76:	460b      	mov	r3, r1
 8003d78:	4613      	mov	r3, r2
 8003d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x200>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	0c1b      	lsrs	r3, r3, #16
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	3301      	adds	r3, #1
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d96:	e002      	b.n	8003d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d98:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3750      	adds	r7, #80	@ 0x50
 8003da4:	46bd      	mov	sp, r7
 8003da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003daa:	bf00      	nop
 8003dac:	40023800 	.word	0x40023800
 8003db0:	00f42400 	.word	0x00f42400
 8003db4:	007a1200 	.word	0x007a1200

08003db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dbc:	4b03      	ldr	r3, [pc, #12]	@ (8003dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	200000ec 	.word	0x200000ec

08003dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dd4:	f7ff fff0 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4b05      	ldr	r3, [pc, #20]	@ (8003df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	0a9b      	lsrs	r3, r3, #10
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	4903      	ldr	r1, [pc, #12]	@ (8003df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de6:	5ccb      	ldrb	r3, [r1, r3]
 8003de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40023800 	.word	0x40023800
 8003df4:	08089724 	.word	0x08089724

08003df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dfc:	f7ff ffdc 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003e00:	4602      	mov	r2, r0
 8003e02:	4b05      	ldr	r3, [pc, #20]	@ (8003e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	0b5b      	lsrs	r3, r3, #13
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	4903      	ldr	r1, [pc, #12]	@ (8003e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e0e:	5ccb      	ldrb	r3, [r1, r3]
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40023800 	.word	0x40023800
 8003e1c:	08089724 	.word	0x08089724

08003e20 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e038      	b.n	8003ea8 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d106      	bne.n	8003e50 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f7fc ff90 	bl	8000d70 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3308      	adds	r3, #8
 8003e58:	4619      	mov	r1, r3
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	f002 f8e8 	bl	8006030 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6818      	ldr	r0, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	461a      	mov	r2, r3
 8003e6a:	68b9      	ldr	r1, [r7, #8]
 8003e6c:	f002 f94a 	bl	8006104 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6858      	ldr	r0, [r3, #4]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	f002 f96f 	bl	8006160 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	6892      	ldr	r2, [r2, #8]
 8003e8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	6892      	ldr	r2, [r2, #8]
 8003e96:	f041 0101 	orr.w	r1, r1, #1
 8003e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e041      	b.n	8003f46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d106      	bne.n	8003edc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fe f9f6 	bl	80022c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3304      	adds	r3, #4
 8003eec:	4619      	mov	r1, r3
 8003eee:	4610      	mov	r0, r2
 8003ef0:	f000 fbe4 	bl	80046bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d001      	beq.n	8003f68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e04e      	b.n	8004006 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a23      	ldr	r2, [pc, #140]	@ (8004014 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d022      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f92:	d01d      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a1f      	ldr	r2, [pc, #124]	@ (8004018 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d018      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800401c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d013      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1c      	ldr	r2, [pc, #112]	@ (8004020 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00e      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a1b      	ldr	r2, [pc, #108]	@ (8004024 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d009      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a19      	ldr	r2, [pc, #100]	@ (8004028 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d004      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x80>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a18      	ldr	r2, [pc, #96]	@ (800402c <HAL_TIM_Base_Start_IT+0xdc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d111      	bne.n	8003ff4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b06      	cmp	r3, #6
 8003fe0:	d010      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f042 0201 	orr.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff2:	e007      	b.n	8004004 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	40010000 	.word	0x40010000
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800
 8004020:	40000c00 	.word	0x40000c00
 8004024:	40010400 	.word	0x40010400
 8004028:	40014000 	.word	0x40014000
 800402c:	40001800 	.word	0x40001800

08004030 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0201 	bic.w	r2, r2, #1
 8004046:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004052:	4013      	ands	r3, r2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10f      	bne.n	8004078 <HAL_TIM_Base_Stop_IT+0x48>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6a1a      	ldr	r2, [r3, #32]
 800405e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d107      	bne.n	8004078 <HAL_TIM_Base_Stop_IT+0x48>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b082      	sub	sp, #8
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e041      	b.n	8004124 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d106      	bne.n	80040ba <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 f839 	bl	800412c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2202      	movs	r2, #2
 80040be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3304      	adds	r3, #4
 80040ca:	4619      	mov	r1, r3
 80040cc:	4610      	mov	r0, r2
 80040ce:	f000 faf5 	bl	80046bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d020      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d01b      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0202 	mvn.w	r2, #2
 8004174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	f003 0303 	and.w	r3, r3, #3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fa77 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004190:	e005      	b.n	800419e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fa69 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 fa7a 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	f003 0304 	and.w	r3, r3, #4
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d020      	beq.n	80041f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d01b      	beq.n	80041f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0204 	mvn.w	r2, #4
 80041c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2202      	movs	r2, #2
 80041c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fa51 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 80041dc:	e005      	b.n	80041ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fa43 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fa54 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d020      	beq.n	800423c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f003 0308 	and.w	r3, r3, #8
 8004200:	2b00      	cmp	r3, #0
 8004202:	d01b      	beq.n	800423c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f06f 0208 	mvn.w	r2, #8
 800420c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2204      	movs	r2, #4
 8004212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa2b 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004228:	e005      	b.n	8004236 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 fa1d 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 fa2e 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0310 	and.w	r3, r3, #16
 8004242:	2b00      	cmp	r3, #0
 8004244:	d020      	beq.n	8004288 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	d01b      	beq.n	8004288 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f06f 0210 	mvn.w	r2, #16
 8004258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2208      	movs	r2, #8
 800425e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fa05 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004274:	e005      	b.n	8004282 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f9f7 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fa08 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00c      	beq.n	80042ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d007      	beq.n	80042ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0201 	mvn.w	r2, #1
 80042a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fc ff44 	bl	8001134 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00c      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80042c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fd78 	bl	8004dc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00c      	beq.n	80042f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d007      	beq.n	80042f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f9d9 	bl	80046a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f003 0320 	and.w	r3, r3, #32
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00c      	beq.n	8004318 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d007      	beq.n	8004318 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f06f 0220 	mvn.w	r2, #32
 8004310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 fd4a 	bl	8004dac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004318:	bf00      	nop
 800431a:	3710      	adds	r7, #16
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800432c:	2300      	movs	r3, #0
 800432e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004336:	2b01      	cmp	r3, #1
 8004338:	d101      	bne.n	800433e <HAL_TIM_IC_ConfigChannel+0x1e>
 800433a:	2302      	movs	r3, #2
 800433c:	e088      	b.n	8004450 <HAL_TIM_IC_ConfigChannel+0x130>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d11b      	bne.n	8004384 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800435c:	f000 fae6 	bl	800492c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 020c 	bic.w	r2, r2, #12
 800436e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	6999      	ldr	r1, [r3, #24]
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	619a      	str	r2, [r3, #24]
 8004382:	e060      	b.n	8004446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b04      	cmp	r3, #4
 8004388:	d11c      	bne.n	80043c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800439a:	f000 fb6a 	bl	8004a72 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699a      	ldr	r2, [r3, #24]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80043ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6999      	ldr	r1, [r3, #24]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	021a      	lsls	r2, r3, #8
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	619a      	str	r2, [r3, #24]
 80043c2:	e040      	b.n	8004446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d11b      	bne.n	8004402 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80043da:	f000 fbb7 	bl	8004b4c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 020c 	bic.w	r2, r2, #12
 80043ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69d9      	ldr	r1, [r3, #28]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	61da      	str	r2, [r3, #28]
 8004400:	e021      	b.n	8004446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b0c      	cmp	r3, #12
 8004406:	d11c      	bne.n	8004442 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004418:	f000 fbd4 	bl	8004bc4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	69da      	ldr	r2, [r3, #28]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800442a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	69d9      	ldr	r1, [r3, #28]
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	021a      	lsls	r2, r3, #8
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	61da      	str	r2, [r3, #28]
 8004440:	e001      	b.n	8004446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800444e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_TIM_ConfigClockSource+0x1c>
 8004470:	2302      	movs	r3, #2
 8004472:	e0b4      	b.n	80045de <HAL_TIM_ConfigClockSource+0x186>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004492:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800449a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ac:	d03e      	beq.n	800452c <HAL_TIM_ConfigClockSource+0xd4>
 80044ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044b2:	f200 8087 	bhi.w	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ba:	f000 8086 	beq.w	80045ca <HAL_TIM_ConfigClockSource+0x172>
 80044be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c2:	d87f      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044c4:	2b70      	cmp	r3, #112	@ 0x70
 80044c6:	d01a      	beq.n	80044fe <HAL_TIM_ConfigClockSource+0xa6>
 80044c8:	2b70      	cmp	r3, #112	@ 0x70
 80044ca:	d87b      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044cc:	2b60      	cmp	r3, #96	@ 0x60
 80044ce:	d050      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x11a>
 80044d0:	2b60      	cmp	r3, #96	@ 0x60
 80044d2:	d877      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044d4:	2b50      	cmp	r3, #80	@ 0x50
 80044d6:	d03c      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0xfa>
 80044d8:	2b50      	cmp	r3, #80	@ 0x50
 80044da:	d873      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d058      	beq.n	8004592 <HAL_TIM_ConfigClockSource+0x13a>
 80044e0:	2b40      	cmp	r3, #64	@ 0x40
 80044e2:	d86f      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044e4:	2b30      	cmp	r3, #48	@ 0x30
 80044e6:	d064      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0x15a>
 80044e8:	2b30      	cmp	r3, #48	@ 0x30
 80044ea:	d86b      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d060      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0x15a>
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d867      	bhi.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d05c      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0x15a>
 80044f8:	2b10      	cmp	r3, #16
 80044fa:	d05a      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0x15a>
 80044fc:	e062      	b.n	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800450e:	f000 fbb1 	bl	8004c74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004520:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	609a      	str	r2, [r3, #8]
      break;
 800452a:	e04f      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800453c:	f000 fb9a 	bl	8004c74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689a      	ldr	r2, [r3, #8]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800454e:	609a      	str	r2, [r3, #8]
      break;
 8004550:	e03c      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800455e:	461a      	mov	r2, r3
 8004560:	f000 fa58 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2150      	movs	r1, #80	@ 0x50
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fb67 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004570:	e02c      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800457e:	461a      	mov	r2, r3
 8004580:	f000 fab4 	bl	8004aec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2160      	movs	r1, #96	@ 0x60
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fb57 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004590:	e01c      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800459e:	461a      	mov	r2, r3
 80045a0:	f000 fa38 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2140      	movs	r1, #64	@ 0x40
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 fb47 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 80045b0:	e00c      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4619      	mov	r1, r3
 80045bc:	4610      	mov	r0, r2
 80045be:	f000 fb3e 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 80045c2:	e003      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	73fb      	strb	r3, [r7, #15]
      break;
 80045c8:	e000      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b082      	sub	sp, #8
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_TIM_SlaveConfigSynchro+0x18>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e031      	b.n	8004662 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800460e:	6839      	ldr	r1, [r7, #0]
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f8f9 	bl	8004808 <TIM_SlaveTimer_SetConfig>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d009      	beq.n	8004630 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e018      	b.n	8004662 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800463e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800464e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a43      	ldr	r2, [pc, #268]	@ (80047dc <TIM_Base_SetConfig+0x120>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d013      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046da:	d00f      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a40      	ldr	r2, [pc, #256]	@ (80047e0 <TIM_Base_SetConfig+0x124>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00b      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a3f      	ldr	r2, [pc, #252]	@ (80047e4 <TIM_Base_SetConfig+0x128>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d007      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a3e      	ldr	r2, [pc, #248]	@ (80047e8 <TIM_Base_SetConfig+0x12c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a3d      	ldr	r2, [pc, #244]	@ (80047ec <TIM_Base_SetConfig+0x130>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d108      	bne.n	800470e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a32      	ldr	r2, [pc, #200]	@ (80047dc <TIM_Base_SetConfig+0x120>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d02b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471c:	d027      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2f      	ldr	r2, [pc, #188]	@ (80047e0 <TIM_Base_SetConfig+0x124>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d023      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2e      	ldr	r2, [pc, #184]	@ (80047e4 <TIM_Base_SetConfig+0x128>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01f      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2d      	ldr	r2, [pc, #180]	@ (80047e8 <TIM_Base_SetConfig+0x12c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2c      	ldr	r2, [pc, #176]	@ (80047ec <TIM_Base_SetConfig+0x130>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d017      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a2b      	ldr	r2, [pc, #172]	@ (80047f0 <TIM_Base_SetConfig+0x134>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d013      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a2a      	ldr	r2, [pc, #168]	@ (80047f4 <TIM_Base_SetConfig+0x138>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00f      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a29      	ldr	r2, [pc, #164]	@ (80047f8 <TIM_Base_SetConfig+0x13c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00b      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a28      	ldr	r2, [pc, #160]	@ (80047fc <TIM_Base_SetConfig+0x140>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d007      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a27      	ldr	r2, [pc, #156]	@ (8004800 <TIM_Base_SetConfig+0x144>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d003      	beq.n	800476e <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a26      	ldr	r2, [pc, #152]	@ (8004804 <TIM_Base_SetConfig+0x148>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d108      	bne.n	8004780 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4313      	orrs	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a0e      	ldr	r2, [pc, #56]	@ (80047dc <TIM_Base_SetConfig+0x120>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d003      	beq.n	80047ae <TIM_Base_SetConfig+0xf2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a10      	ldr	r2, [pc, #64]	@ (80047ec <TIM_Base_SetConfig+0x130>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d103      	bne.n	80047b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f043 0204 	orr.w	r2, r3, #4
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	601a      	str	r2, [r3, #0]
}
 80047ce:	bf00      	nop
 80047d0:	3714      	adds	r7, #20
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	40010000 	.word	0x40010000
 80047e0:	40000400 	.word	0x40000400
 80047e4:	40000800 	.word	0x40000800
 80047e8:	40000c00 	.word	0x40000c00
 80047ec:	40010400 	.word	0x40010400
 80047f0:	40014000 	.word	0x40014000
 80047f4:	40014400 	.word	0x40014400
 80047f8:	40014800 	.word	0x40014800
 80047fc:	40001800 	.word	0x40001800
 8004800:	40001c00 	.word	0x40001c00
 8004804:	40002000 	.word	0x40002000

08004808 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004812:	2300      	movs	r3, #0
 8004814:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004824:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4313      	orrs	r3, r2
 800482e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f023 0307 	bic.w	r3, r3, #7
 8004836:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b70      	cmp	r3, #112	@ 0x70
 8004850:	d01a      	beq.n	8004888 <TIM_SlaveTimer_SetConfig+0x80>
 8004852:	2b70      	cmp	r3, #112	@ 0x70
 8004854:	d860      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 8004856:	2b60      	cmp	r3, #96	@ 0x60
 8004858:	d054      	beq.n	8004904 <TIM_SlaveTimer_SetConfig+0xfc>
 800485a:	2b60      	cmp	r3, #96	@ 0x60
 800485c:	d85c      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 800485e:	2b50      	cmp	r3, #80	@ 0x50
 8004860:	d046      	beq.n	80048f0 <TIM_SlaveTimer_SetConfig+0xe8>
 8004862:	2b50      	cmp	r3, #80	@ 0x50
 8004864:	d858      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 8004866:	2b40      	cmp	r3, #64	@ 0x40
 8004868:	d019      	beq.n	800489e <TIM_SlaveTimer_SetConfig+0x96>
 800486a:	2b40      	cmp	r3, #64	@ 0x40
 800486c:	d854      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 800486e:	2b30      	cmp	r3, #48	@ 0x30
 8004870:	d055      	beq.n	800491e <TIM_SlaveTimer_SetConfig+0x116>
 8004872:	2b30      	cmp	r3, #48	@ 0x30
 8004874:	d850      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 8004876:	2b20      	cmp	r3, #32
 8004878:	d051      	beq.n	800491e <TIM_SlaveTimer_SetConfig+0x116>
 800487a:	2b20      	cmp	r3, #32
 800487c:	d84c      	bhi.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
 800487e:	2b00      	cmp	r3, #0
 8004880:	d04d      	beq.n	800491e <TIM_SlaveTimer_SetConfig+0x116>
 8004882:	2b10      	cmp	r3, #16
 8004884:	d04b      	beq.n	800491e <TIM_SlaveTimer_SetConfig+0x116>
 8004886:	e047      	b.n	8004918 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004898:	f000 f9ec 	bl	8004c74 <TIM_ETR_SetConfig>
      break;
 800489c:	e040      	b.n	8004920 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b05      	cmp	r3, #5
 80048a4:	d101      	bne.n	80048aa <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e03b      	b.n	8004922 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6a1a      	ldr	r2, [r3, #32]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0201 	bic.w	r2, r2, #1
 80048c0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048d0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	4313      	orrs	r3, r2
 80048dc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	621a      	str	r2, [r3, #32]
      break;
 80048ee:	e017      	b.n	8004920 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fc:	461a      	mov	r2, r3
 80048fe:	f000 f889 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      break;
 8004902:	e00d      	b.n	8004920 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004910:	461a      	mov	r2, r3
 8004912:	f000 f8eb 	bl	8004aec <TIM_TI2_ConfigInputStage>
      break;
 8004916:	e003      	b.n	8004920 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	75fb      	strb	r3, [r7, #23]
      break;
 800491c:	e000      	b.n	8004920 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800491e:	bf00      	nop
  }

  return status;
 8004920:	7dfb      	ldrb	r3, [r7, #23]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3718      	adds	r7, #24
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f023 0201 	bic.w	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4a28      	ldr	r2, [pc, #160]	@ (80049f8 <TIM_TI1_SetConfig+0xcc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d01b      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004960:	d017      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4a25      	ldr	r2, [pc, #148]	@ (80049fc <TIM_TI1_SetConfig+0xd0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d013      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	4a24      	ldr	r2, [pc, #144]	@ (8004a00 <TIM_TI1_SetConfig+0xd4>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00f      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4a23      	ldr	r2, [pc, #140]	@ (8004a04 <TIM_TI1_SetConfig+0xd8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d00b      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4a22      	ldr	r2, [pc, #136]	@ (8004a08 <TIM_TI1_SetConfig+0xdc>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d007      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	4a21      	ldr	r2, [pc, #132]	@ (8004a0c <TIM_TI1_SetConfig+0xe0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d003      	beq.n	8004992 <TIM_TI1_SetConfig+0x66>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	4a20      	ldr	r2, [pc, #128]	@ (8004a10 <TIM_TI1_SetConfig+0xe4>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d101      	bne.n	8004996 <TIM_TI1_SetConfig+0x6a>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <TIM_TI1_SetConfig+0x6c>
 8004996:	2300      	movs	r3, #0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	e003      	b.n	80049b6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f043 0301 	orr.w	r3, r3, #1
 80049b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f023 030a 	bic.w	r3, r3, #10
 80049d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f003 030a 	and.w	r3, r3, #10
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	621a      	str	r2, [r3, #32]
}
 80049ea:	bf00      	nop
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	40010000 	.word	0x40010000
 80049fc:	40000400 	.word	0x40000400
 8004a00:	40000800 	.word	0x40000800
 8004a04:	40000c00 	.word	0x40000c00
 8004a08:	40010400 	.word	0x40010400
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40001800 	.word	0x40001800

08004a14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	f023 0201 	bic.w	r2, r3, #1
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	011b      	lsls	r3, r3, #4
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f023 030a 	bic.w	r3, r3, #10
 8004a50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	621a      	str	r2, [r3, #32]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b087      	sub	sp, #28
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	60f8      	str	r0, [r7, #12]
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	f023 0210 	bic.w	r2, r3, #16
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	021b      	lsls	r3, r3, #8
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	031b      	lsls	r3, r3, #12
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ac4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	621a      	str	r2, [r3, #32]
}
 8004ae0:	bf00      	nop
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f023 0210 	bic.w	r2, r3, #16
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	031b      	lsls	r3, r3, #12
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	621a      	str	r2, [r3, #32]
}
 8004b40:	bf00      	nop
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
 8004b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f023 0303 	bic.w	r3, r3, #3
 8004b78:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004b9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	021b      	lsls	r3, r3, #8
 8004ba2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	621a      	str	r2, [r3, #32]
}
 8004bb8:	bf00      	nop
 8004bba:	371c      	adds	r7, #28
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c02:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	031b      	lsls	r3, r3, #12
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004c16:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	031b      	lsls	r3, r3, #12
 8004c1c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f043 0307 	orr.w	r3, r3, #7
 8004c60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	609a      	str	r2, [r3, #8]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
 8004c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	021a      	lsls	r2, r3, #8
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	609a      	str	r2, [r3, #8]
}
 8004ca8:	bf00      	nop
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e05a      	b.n	8004d82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a21      	ldr	r2, [pc, #132]	@ (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d022      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d18:	d01d      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004d94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d018      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1b      	ldr	r2, [pc, #108]	@ (8004d98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d013      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1a      	ldr	r2, [pc, #104]	@ (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00e      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a18      	ldr	r2, [pc, #96]	@ (8004da0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d009      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a17      	ldr	r2, [pc, #92]	@ (8004da4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a15      	ldr	r2, [pc, #84]	@ (8004da8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d10c      	bne.n	8004d70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40010000 	.word	0x40010000
 8004d94:	40000400 	.word	0x40000400
 8004d98:	40000800 	.word	0x40000800
 8004d9c:	40000c00 	.word	0x40000c00
 8004da0:	40010400 	.word	0x40010400
 8004da4:	40014000 	.word	0x40014000
 8004da8:	40001800 	.word	0x40001800

08004dac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e042      	b.n	8004e6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fd fb6a 	bl	80024d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2224      	movs	r2, #36	@ 0x24
 8004e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68da      	ldr	r2, [r3, #12]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fe95 	bl	8005b48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	691a      	ldr	r2, [r3, #16]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695a      	ldr	r2, [r3, #20]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d112      	bne.n	8004eb4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <HAL_UART_Receive_DMA+0x26>
 8004e94:	88fb      	ldrh	r3, [r7, #6]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e00b      	b.n	8004eb6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004ea4:	88fb      	ldrh	r3, [r7, #6]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 fbe4 	bl	8005678 <UART_Start_Receive_DMA>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	e000      	b.n	8004eb6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004eb4:	2302      	movs	r3, #2
  }
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
	...

08004ec0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b0ba      	sub	sp, #232	@ 0xe8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004efe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10f      	bne.n	8004f26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <HAL_UART_IRQHandler+0x66>
 8004f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d003      	beq.n	8004f26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 fd54 	bl	80059cc <UART_Receive_IT>
      return;
 8004f24:	e273      	b.n	800540e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 80de 	beq.w	80050ec <HAL_UART_IRQHandler+0x22c>
 8004f30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d106      	bne.n	8004f4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f40:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 80d1 	beq.w	80050ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00b      	beq.n	8004f6e <HAL_UART_IRQHandler+0xae>
 8004f56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d005      	beq.n	8004f6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f043 0201 	orr.w	r2, r3, #1
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <HAL_UART_IRQHandler+0xd2>
 8004f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d005      	beq.n	8004f92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f8a:	f043 0202 	orr.w	r2, r3, #2
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00b      	beq.n	8004fb6 <HAL_UART_IRQHandler+0xf6>
 8004f9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d005      	beq.n	8004fb6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fae:	f043 0204 	orr.w	r2, r3, #4
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d011      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x126>
 8004fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fc6:	f003 0320 	and.w	r3, r3, #32
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d105      	bne.n	8004fda <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fde:	f043 0208 	orr.w	r2, r3, #8
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 820a 	beq.w	8005404 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff4:	f003 0320 	and.w	r3, r3, #32
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d008      	beq.n	800500e <HAL_UART_IRQHandler+0x14e>
 8004ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005000:	f003 0320 	and.w	r3, r3, #32
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fcdf 	bl	80059cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005018:	2b40      	cmp	r3, #64	@ 0x40
 800501a:	bf0c      	ite	eq
 800501c:	2301      	moveq	r3, #1
 800501e:	2300      	movne	r3, #0
 8005020:	b2db      	uxtb	r3, r3
 8005022:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d103      	bne.n	800503a <HAL_UART_IRQHandler+0x17a>
 8005032:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005036:	2b00      	cmp	r3, #0
 8005038:	d04f      	beq.n	80050da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fbea 	bl	8005814 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800504a:	2b40      	cmp	r3, #64	@ 0x40
 800504c:	d141      	bne.n	80050d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	3314      	adds	r3, #20
 8005054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800505c:	e853 3f00 	ldrex	r3, [r3]
 8005060:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005064:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005068:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800506c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3314      	adds	r3, #20
 8005076:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800507a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800507e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005082:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005086:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005092:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1d9      	bne.n	800504e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d013      	beq.n	80050ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a6:	4a8a      	ldr	r2, [pc, #552]	@ (80052d0 <HAL_UART_IRQHandler+0x410>)
 80050a8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fd fddc 	bl	8002c6c <HAL_DMA_Abort_IT>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d016      	beq.n	80050e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80050c4:	4610      	mov	r0, r2
 80050c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c8:	e00e      	b.n	80050e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f9c0 	bl	8005450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	e00a      	b.n	80050e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f9bc 	bl	8005450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d8:	e006      	b.n	80050e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f9b8 	bl	8005450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80050e6:	e18d      	b.n	8005404 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e8:	bf00      	nop
    return;
 80050ea:	e18b      	b.n	8005404 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	f040 8167 	bne.w	80053c4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80050f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f000 8160 	beq.w	80053c4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005108:	f003 0310 	and.w	r3, r3, #16
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 8159 	beq.w	80053c4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005112:	2300      	movs	r3, #0
 8005114:	60bb      	str	r3, [r7, #8]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	60bb      	str	r3, [r7, #8]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	60bb      	str	r3, [r7, #8]
 8005126:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005132:	2b40      	cmp	r3, #64	@ 0x40
 8005134:	f040 80ce 	bne.w	80052d4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005144:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80a9 	beq.w	80052a0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005152:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005156:	429a      	cmp	r2, r3
 8005158:	f080 80a2 	bcs.w	80052a0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005162:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800516e:	f000 8088 	beq.w	8005282 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	330c      	adds	r3, #12
 8005178:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005180:	e853 3f00 	ldrex	r3, [r3]
 8005184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005188:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800518c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005190:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	330c      	adds	r3, #12
 800519a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800519e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80051aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80051ae:	e841 2300 	strex	r3, r2, [r1]
 80051b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80051b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1d9      	bne.n	8005172 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3314      	adds	r3, #20
 80051c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051c8:	e853 3f00 	ldrex	r3, [r3]
 80051cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80051ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051d0:	f023 0301 	bic.w	r3, r3, #1
 80051d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3314      	adds	r3, #20
 80051de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80051e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80051e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80051ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80051ee:	e841 2300 	strex	r3, r2, [r1]
 80051f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80051f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1e1      	bne.n	80051be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3314      	adds	r3, #20
 8005200:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005204:	e853 3f00 	ldrex	r3, [r3]
 8005208:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800520a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800520c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005210:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	3314      	adds	r3, #20
 800521a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800521e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005220:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005224:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800522c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1e3      	bne.n	80051fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2220      	movs	r2, #32
 8005236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005250:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005252:	f023 0310 	bic.w	r3, r3, #16
 8005256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	330c      	adds	r3, #12
 8005260:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005264:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005266:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005268:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800526a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800526c:	e841 2300 	strex	r3, r2, [r1]
 8005270:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005272:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1e3      	bne.n	8005240 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800527c:	4618      	mov	r0, r3
 800527e:	f7fd fc85 	bl	8002b8c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2202      	movs	r2, #2
 8005286:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005290:	b29b      	uxth	r3, r3
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	b29b      	uxth	r3, r3
 8005296:	4619      	mov	r1, r3
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f8e3 	bl	8005464 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800529e:	e0b3      	b.n	8005408 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80052a8:	429a      	cmp	r2, r3
 80052aa:	f040 80ad 	bne.w	8005408 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	69db      	ldr	r3, [r3, #28]
 80052b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052b8:	f040 80a6 	bne.w	8005408 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2202      	movs	r2, #2
 80052c0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052c6:	4619      	mov	r1, r3
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 f8cb 	bl	8005464 <HAL_UARTEx_RxEventCallback>
      return;
 80052ce:	e09b      	b.n	8005408 <HAL_UART_IRQHandler+0x548>
 80052d0:	080058db 	.word	0x080058db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052dc:	b29b      	uxth	r3, r3
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f000 808e 	beq.w	800540c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80052f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 8089 	beq.w	800540c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	330c      	adds	r3, #12
 8005300:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	e853 3f00 	ldrex	r3, [r3]
 8005308:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800530a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800530c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005310:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	330c      	adds	r3, #12
 800531a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800531e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005320:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005322:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005324:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005326:	e841 2300 	strex	r3, r2, [r1]
 800532a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800532c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1e3      	bne.n	80052fa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3314      	adds	r3, #20
 8005338:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	623b      	str	r3, [r7, #32]
   return(result);
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	f023 0301 	bic.w	r3, r3, #1
 8005348:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3314      	adds	r3, #20
 8005352:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005356:	633a      	str	r2, [r7, #48]	@ 0x30
 8005358:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800535c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1e3      	bne.n	8005332 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	330c      	adds	r3, #12
 800537e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	60fb      	str	r3, [r7, #12]
   return(result);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f023 0310 	bic.w	r3, r3, #16
 800538e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	330c      	adds	r3, #12
 8005398:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800539c:	61fa      	str	r2, [r7, #28]
 800539e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a0:	69b9      	ldr	r1, [r7, #24]
 80053a2:	69fa      	ldr	r2, [r7, #28]
 80053a4:	e841 2300 	strex	r3, r2, [r1]
 80053a8:	617b      	str	r3, [r7, #20]
   return(result);
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1e3      	bne.n	8005378 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053ba:	4619      	mov	r1, r3
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f851 	bl	8005464 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053c2:	e023      	b.n	800540c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d009      	beq.n	80053e4 <HAL_UART_IRQHandler+0x524>
 80053d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d003      	beq.n	80053e4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 fa8d 	bl	80058fc <UART_Transmit_IT>
    return;
 80053e2:	e014      	b.n	800540e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00e      	beq.n	800540e <HAL_UART_IRQHandler+0x54e>
 80053f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 facd 	bl	800599c <UART_EndTransmit_IT>
    return;
 8005402:	e004      	b.n	800540e <HAL_UART_IRQHandler+0x54e>
    return;
 8005404:	bf00      	nop
 8005406:	e002      	b.n	800540e <HAL_UART_IRQHandler+0x54e>
      return;
 8005408:	bf00      	nop
 800540a:	e000      	b.n	800540e <HAL_UART_IRQHandler+0x54e>
      return;
 800540c:	bf00      	nop
  }
}
 800540e:	37e8      	adds	r7, #232	@ 0xe8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	460b      	mov	r3, r1
 800546e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b09c      	sub	sp, #112	@ 0x70
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005488:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d172      	bne.n	800557e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800549a:	2200      	movs	r2, #0
 800549c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800549e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	330c      	adds	r3, #12
 80054a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054be:	65ba      	str	r2, [r7, #88]	@ 0x58
 80054c0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054c6:	e841 2300 	strex	r3, r2, [r1]
 80054ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e5      	bne.n	800549e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3314      	adds	r3, #20
 80054d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e4:	f023 0301 	bic.w	r3, r3, #1
 80054e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80054ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	3314      	adds	r3, #20
 80054f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80054f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80054f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054fa:	e841 2300 	strex	r3, r2, [r1]
 80054fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1e5      	bne.n	80054d2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3314      	adds	r3, #20
 800550c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	623b      	str	r3, [r7, #32]
   return(result);
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800551c:	663b      	str	r3, [r7, #96]	@ 0x60
 800551e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3314      	adds	r3, #20
 8005524:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005526:	633a      	str	r2, [r7, #48]	@ 0x30
 8005528:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800552c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800552e:	e841 2300 	strex	r3, r2, [r1]
 8005532:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1e5      	bne.n	8005506 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800553a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800553c:	2220      	movs	r2, #32
 800553e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005542:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005546:	2b01      	cmp	r3, #1
 8005548:	d119      	bne.n	800557e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800554a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	330c      	adds	r3, #12
 8005550:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	60fb      	str	r3, [r7, #12]
   return(result);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f023 0310 	bic.w	r3, r3, #16
 8005560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	330c      	adds	r3, #12
 8005568:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800556a:	61fa      	str	r2, [r7, #28]
 800556c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	69b9      	ldr	r1, [r7, #24]
 8005570:	69fa      	ldr	r2, [r7, #28]
 8005572:	e841 2300 	strex	r3, r2, [r1]
 8005576:	617b      	str	r3, [r7, #20]
   return(result);
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1e5      	bne.n	800554a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800557e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005580:	2200      	movs	r2, #0
 8005582:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005588:	2b01      	cmp	r3, #1
 800558a:	d106      	bne.n	800559a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800558c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800558e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005590:	4619      	mov	r1, r3
 8005592:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005594:	f7ff ff66 	bl	8005464 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005598:	e002      	b.n	80055a0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800559a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800559c:	f7ff ff44 	bl	8005428 <HAL_UART_RxCpltCallback>
}
 80055a0:	bf00      	nop
 80055a2:	3770      	adds	r7, #112	@ 0x70
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2201      	movs	r2, #1
 80055ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d108      	bne.n	80055d6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055c8:	085b      	lsrs	r3, r3, #1
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	4619      	mov	r1, r3
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f7ff ff48 	bl	8005464 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055d4:	e002      	b.n	80055dc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f7ff ff30 	bl	800543c <HAL_UART_RxHalfCpltCallback>
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005600:	2b80      	cmp	r3, #128	@ 0x80
 8005602:	bf0c      	ite	eq
 8005604:	2301      	moveq	r3, #1
 8005606:	2300      	movne	r3, #0
 8005608:	b2db      	uxtb	r3, r3
 800560a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005612:	b2db      	uxtb	r3, r3
 8005614:	2b21      	cmp	r3, #33	@ 0x21
 8005616:	d108      	bne.n	800562a <UART_DMAError+0x46>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d005      	beq.n	800562a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2200      	movs	r2, #0
 8005622:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005624:	68b8      	ldr	r0, [r7, #8]
 8005626:	f000 f8cd 	bl	80057c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	bf0c      	ite	eq
 8005638:	2301      	moveq	r3, #1
 800563a:	2300      	movne	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b22      	cmp	r3, #34	@ 0x22
 800564a:	d108      	bne.n	800565e <UART_DMAError+0x7a>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d005      	beq.n	800565e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	2200      	movs	r2, #0
 8005656:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005658:	68b8      	ldr	r0, [r7, #8]
 800565a:	f000 f8db 	bl	8005814 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005662:	f043 0210 	orr.w	r2, r3, #16
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800566a:	68b8      	ldr	r0, [r7, #8]
 800566c:	f7ff fef0 	bl	8005450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005670:	bf00      	nop
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b098      	sub	sp, #96	@ 0x60
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	4613      	mov	r3, r2
 8005684:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	88fa      	ldrh	r2, [r7, #6]
 8005690:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2222      	movs	r2, #34	@ 0x22
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a4:	4a44      	ldr	r2, [pc, #272]	@ (80057b8 <UART_Start_Receive_DMA+0x140>)
 80056a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ac:	4a43      	ldr	r2, [pc, #268]	@ (80057bc <UART_Start_Receive_DMA+0x144>)
 80056ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b4:	4a42      	ldr	r2, [pc, #264]	@ (80057c0 <UART_Start_Receive_DMA+0x148>)
 80056b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056bc:	2200      	movs	r2, #0
 80056be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80056c0:	f107 0308 	add.w	r3, r7, #8
 80056c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3304      	adds	r3, #4
 80056d0:	4619      	mov	r1, r3
 80056d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	88fb      	ldrh	r3, [r7, #6]
 80056d8:	f7fd fa00 	bl	8002adc <HAL_DMA_Start_IT>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d008      	beq.n	80056f4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2210      	movs	r2, #16
 80056e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e05d      	b.n	80057b0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80056f4:	2300      	movs	r3, #0
 80056f6:	613b      	str	r3, [r7, #16]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	613b      	str	r3, [r7, #16]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	613b      	str	r3, [r7, #16]
 8005708:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d019      	beq.n	8005746 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005728:	65bb      	str	r3, [r7, #88]	@ 0x58
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	330c      	adds	r3, #12
 8005730:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005732:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005734:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005736:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005738:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800573a:	e841 2300 	strex	r3, r2, [r1]
 800573e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1e5      	bne.n	8005712 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3314      	adds	r3, #20
 800574c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005758:	f043 0301 	orr.w	r3, r3, #1
 800575c:	657b      	str	r3, [r7, #84]	@ 0x54
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3314      	adds	r3, #20
 8005764:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005766:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800576c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800576e:	e841 2300 	strex	r3, r2, [r1]
 8005772:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1e5      	bne.n	8005746 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3314      	adds	r3, #20
 8005780:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	617b      	str	r3, [r7, #20]
   return(result);
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005790:	653b      	str	r3, [r7, #80]	@ 0x50
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3314      	adds	r3, #20
 8005798:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800579a:	627a      	str	r2, [r7, #36]	@ 0x24
 800579c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	6a39      	ldr	r1, [r7, #32]
 80057a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1e5      	bne.n	800577a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3760      	adds	r7, #96	@ 0x60
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	0800547d 	.word	0x0800547d
 80057bc:	080055a9 	.word	0x080055a9
 80057c0:	080055e5 	.word	0x080055e5

080057c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b089      	sub	sp, #36	@ 0x24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	330c      	adds	r3, #12
 80057d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	e853 3f00 	ldrex	r3, [r3]
 80057da:	60bb      	str	r3, [r7, #8]
   return(result);
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80057e2:	61fb      	str	r3, [r7, #28]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	69fa      	ldr	r2, [r7, #28]
 80057ec:	61ba      	str	r2, [r7, #24]
 80057ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f0:	6979      	ldr	r1, [r7, #20]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	e841 2300 	strex	r3, r2, [r1]
 80057f8:	613b      	str	r3, [r7, #16]
   return(result);
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1e5      	bne.n	80057cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2220      	movs	r2, #32
 8005804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005808:	bf00      	nop
 800580a:	3724      	adds	r7, #36	@ 0x24
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005814:	b480      	push	{r7}
 8005816:	b095      	sub	sp, #84	@ 0x54
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	330c      	adds	r3, #12
 8005822:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005826:	e853 3f00 	ldrex	r3, [r3]
 800582a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005832:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	330c      	adds	r3, #12
 800583a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800583c:	643a      	str	r2, [r7, #64]	@ 0x40
 800583e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005840:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005842:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005844:	e841 2300 	strex	r3, r2, [r1]
 8005848:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800584a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1e5      	bne.n	800581c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3314      	adds	r3, #20
 8005856:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	f023 0301 	bic.w	r3, r3, #1
 8005866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3314      	adds	r3, #20
 800586e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005870:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005872:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e5      	bne.n	8005850 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005888:	2b01      	cmp	r3, #1
 800588a:	d119      	bne.n	80058c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	e853 3f00 	ldrex	r3, [r3]
 800589a:	60bb      	str	r3, [r7, #8]
   return(result);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f023 0310 	bic.w	r3, r3, #16
 80058a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	330c      	adds	r3, #12
 80058aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058ac:	61ba      	str	r2, [r7, #24]
 80058ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b0:	6979      	ldr	r1, [r7, #20]
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	e841 2300 	strex	r3, r2, [r1]
 80058b8:	613b      	str	r3, [r7, #16]
   return(result);
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1e5      	bne.n	800588c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2220      	movs	r2, #32
 80058c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058ce:	bf00      	nop
 80058d0:	3754      	adds	r7, #84	@ 0x54
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff fdae 	bl	8005450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058f4:	bf00      	nop
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b21      	cmp	r3, #33	@ 0x21
 800590e:	d13e      	bne.n	800598e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005918:	d114      	bne.n	8005944 <UART_Transmit_IT+0x48>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d110      	bne.n	8005944 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005936:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	1c9a      	adds	r2, r3, #2
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]
 8005942:	e008      	b.n	8005956 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	1c59      	adds	r1, r3, #1
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6211      	str	r1, [r2, #32]
 800594e:	781a      	ldrb	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4619      	mov	r1, r3
 8005964:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10f      	bne.n	800598a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005978:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005988:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e000      	b.n	8005990 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800598e:	2302      	movs	r3, #2
  }
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68da      	ldr	r2, [r3, #12]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff fd29 	bl	8005414 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08c      	sub	sp, #48	@ 0x30
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80059d4:	2300      	movs	r3, #0
 80059d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80059d8:	2300      	movs	r3, #0
 80059da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b22      	cmp	r3, #34	@ 0x22
 80059e6:	f040 80aa 	bne.w	8005b3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f2:	d115      	bne.n	8005a20 <UART_Receive_IT+0x54>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d111      	bne.n	8005a20 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a18:	1c9a      	adds	r2, r3, #2
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a1e:	e024      	b.n	8005a6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a2e:	d007      	beq.n	8005a40 <UART_Receive_IT+0x74>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10a      	bne.n	8005a4e <UART_Receive_IT+0x82>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d106      	bne.n	8005a4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	e008      	b.n	8005a60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a5a:	b2da      	uxtb	r2, r3
 8005a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	4619      	mov	r1, r3
 8005a78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d15d      	bne.n	8005b3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0220 	bic.w	r2, r2, #32
 8005a8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695a      	ldr	r2, [r3, #20]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0201 	bic.w	r2, r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d135      	bne.n	8005b30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	330c      	adds	r3, #12
 8005ad0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	e853 3f00 	ldrex	r3, [r3]
 8005ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f023 0310 	bic.w	r3, r3, #16
 8005ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	330c      	adds	r3, #12
 8005ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aea:	623a      	str	r2, [r7, #32]
 8005aec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aee:	69f9      	ldr	r1, [r7, #28]
 8005af0:	6a3a      	ldr	r2, [r7, #32]
 8005af2:	e841 2300 	strex	r3, r2, [r1]
 8005af6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1e5      	bne.n	8005aca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0310 	and.w	r3, r3, #16
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d10a      	bne.n	8005b22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b26:	4619      	mov	r1, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f7ff fc9b 	bl	8005464 <HAL_UARTEx_RxEventCallback>
 8005b2e:	e002      	b.n	8005b36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7ff fc79 	bl	8005428 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b36:	2300      	movs	r3, #0
 8005b38:	e002      	b.n	8005b40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e000      	b.n	8005b40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b3e:	2302      	movs	r3, #2
  }
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3730      	adds	r7, #48	@ 0x30
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b4c:	b0c0      	sub	sp, #256	@ 0x100
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b64:	68d9      	ldr	r1, [r3, #12]
 8005b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	ea40 0301 	orr.w	r3, r0, r1
 8005b70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ba0:	f021 010c 	bic.w	r1, r1, #12
 8005ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bae:	430b      	orrs	r3, r1
 8005bb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	6999      	ldr	r1, [r3, #24]
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	ea40 0301 	orr.w	r3, r0, r1
 8005bce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	4b8f      	ldr	r3, [pc, #572]	@ (8005e14 <UART_SetConfig+0x2cc>)
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d005      	beq.n	8005be8 <UART_SetConfig+0xa0>
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b8d      	ldr	r3, [pc, #564]	@ (8005e18 <UART_SetConfig+0x2d0>)
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d104      	bne.n	8005bf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005be8:	f7fe f906 	bl	8003df8 <HAL_RCC_GetPCLK2Freq>
 8005bec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005bf0:	e003      	b.n	8005bfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bf2:	f7fe f8ed 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 8005bf6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c04:	f040 810c 	bne.w	8005e20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c1a:	4622      	mov	r2, r4
 8005c1c:	462b      	mov	r3, r5
 8005c1e:	1891      	adds	r1, r2, r2
 8005c20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c22:	415b      	adcs	r3, r3
 8005c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	eb12 0801 	adds.w	r8, r2, r1
 8005c30:	4629      	mov	r1, r5
 8005c32:	eb43 0901 	adc.w	r9, r3, r1
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c4a:	4690      	mov	r8, r2
 8005c4c:	4699      	mov	r9, r3
 8005c4e:	4623      	mov	r3, r4
 8005c50:	eb18 0303 	adds.w	r3, r8, r3
 8005c54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c58:	462b      	mov	r3, r5
 8005c5a:	eb49 0303 	adc.w	r3, r9, r3
 8005c5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c76:	460b      	mov	r3, r1
 8005c78:	18db      	adds	r3, r3, r3
 8005c7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	eb42 0303 	adc.w	r3, r2, r3
 8005c82:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c8c:	f7fa fa9c 	bl	80001c8 <__aeabi_uldivmod>
 8005c90:	4602      	mov	r2, r0
 8005c92:	460b      	mov	r3, r1
 8005c94:	4b61      	ldr	r3, [pc, #388]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005c96:	fba3 2302 	umull	r2, r3, r3, r2
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	011c      	lsls	r4, r3, #4
 8005c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ca8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005cac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cb0:	4642      	mov	r2, r8
 8005cb2:	464b      	mov	r3, r9
 8005cb4:	1891      	adds	r1, r2, r2
 8005cb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cb8:	415b      	adcs	r3, r3
 8005cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005cc0:	4641      	mov	r1, r8
 8005cc2:	eb12 0a01 	adds.w	sl, r2, r1
 8005cc6:	4649      	mov	r1, r9
 8005cc8:	eb43 0b01 	adc.w	fp, r3, r1
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ce0:	4692      	mov	sl, r2
 8005ce2:	469b      	mov	fp, r3
 8005ce4:	4643      	mov	r3, r8
 8005ce6:	eb1a 0303 	adds.w	r3, sl, r3
 8005cea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cee:	464b      	mov	r3, r9
 8005cf0:	eb4b 0303 	adc.w	r3, fp, r3
 8005cf4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	18db      	adds	r3, r3, r3
 8005d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d12:	4613      	mov	r3, r2
 8005d14:	eb42 0303 	adc.w	r3, r2, r3
 8005d18:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d22:	f7fa fa51 	bl	80001c8 <__aeabi_uldivmod>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005d2e:	fba3 2301 	umull	r2, r3, r3, r1
 8005d32:	095b      	lsrs	r3, r3, #5
 8005d34:	2264      	movs	r2, #100	@ 0x64
 8005d36:	fb02 f303 	mul.w	r3, r2, r3
 8005d3a:	1acb      	subs	r3, r1, r3
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d42:	4b36      	ldr	r3, [pc, #216]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005d44:	fba3 2302 	umull	r2, r3, r3, r2
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	005b      	lsls	r3, r3, #1
 8005d4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d50:	441c      	add	r4, r3
 8005d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d74:	4641      	mov	r1, r8
 8005d76:	1851      	adds	r1, r2, r1
 8005d78:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	414b      	adcs	r3, r1
 8005d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	00cb      	lsls	r3, r1, #3
 8005d90:	4651      	mov	r1, sl
 8005d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d96:	4651      	mov	r1, sl
 8005d98:	00ca      	lsls	r2, r1, #3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4642      	mov	r2, r8
 8005da2:	189b      	adds	r3, r3, r2
 8005da4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005da8:	464b      	mov	r3, r9
 8005daa:	460a      	mov	r2, r1
 8005dac:	eb42 0303 	adc.w	r3, r2, r3
 8005db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005dc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005dc8:	460b      	mov	r3, r1
 8005dca:	18db      	adds	r3, r3, r3
 8005dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dce:	4613      	mov	r3, r2
 8005dd0:	eb42 0303 	adc.w	r3, r2, r3
 8005dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dde:	f7fa f9f3 	bl	80001c8 <__aeabi_uldivmod>
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	4b0d      	ldr	r3, [pc, #52]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005de8:	fba3 1302 	umull	r1, r3, r3, r2
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	2164      	movs	r1, #100	@ 0x64
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	3332      	adds	r3, #50	@ 0x32
 8005dfa:	4a08      	ldr	r2, [pc, #32]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005e00:	095b      	lsrs	r3, r3, #5
 8005e02:	f003 0207 	and.w	r2, r3, #7
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4422      	add	r2, r4
 8005e0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e10:	e106      	b.n	8006020 <UART_SetConfig+0x4d8>
 8005e12:	bf00      	nop
 8005e14:	40011000 	.word	0x40011000
 8005e18:	40011400 	.word	0x40011400
 8005e1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e24:	2200      	movs	r2, #0
 8005e26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e32:	4642      	mov	r2, r8
 8005e34:	464b      	mov	r3, r9
 8005e36:	1891      	adds	r1, r2, r2
 8005e38:	6239      	str	r1, [r7, #32]
 8005e3a:	415b      	adcs	r3, r3
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e42:	4641      	mov	r1, r8
 8005e44:	1854      	adds	r4, r2, r1
 8005e46:	4649      	mov	r1, r9
 8005e48:	eb43 0501 	adc.w	r5, r3, r1
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	00eb      	lsls	r3, r5, #3
 8005e56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e5a:	00e2      	lsls	r2, r4, #3
 8005e5c:	4614      	mov	r4, r2
 8005e5e:	461d      	mov	r5, r3
 8005e60:	4643      	mov	r3, r8
 8005e62:	18e3      	adds	r3, r4, r3
 8005e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e68:	464b      	mov	r3, r9
 8005e6a:	eb45 0303 	adc.w	r3, r5, r3
 8005e6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e8e:	4629      	mov	r1, r5
 8005e90:	008b      	lsls	r3, r1, #2
 8005e92:	4621      	mov	r1, r4
 8005e94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e98:	4621      	mov	r1, r4
 8005e9a:	008a      	lsls	r2, r1, #2
 8005e9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ea0:	f7fa f992 	bl	80001c8 <__aeabi_uldivmod>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	4b60      	ldr	r3, [pc, #384]	@ (800602c <UART_SetConfig+0x4e4>)
 8005eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	011c      	lsls	r4, r3, #4
 8005eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ebc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ec0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	464b      	mov	r3, r9
 8005ec8:	1891      	adds	r1, r2, r2
 8005eca:	61b9      	str	r1, [r7, #24]
 8005ecc:	415b      	adcs	r3, r3
 8005ece:	61fb      	str	r3, [r7, #28]
 8005ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	1851      	adds	r1, r2, r1
 8005ed8:	6139      	str	r1, [r7, #16]
 8005eda:	4649      	mov	r1, r9
 8005edc:	414b      	adcs	r3, r1
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	f04f 0200 	mov.w	r2, #0
 8005ee4:	f04f 0300 	mov.w	r3, #0
 8005ee8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005eec:	4659      	mov	r1, fp
 8005eee:	00cb      	lsls	r3, r1, #3
 8005ef0:	4651      	mov	r1, sl
 8005ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ef6:	4651      	mov	r1, sl
 8005ef8:	00ca      	lsls	r2, r1, #3
 8005efa:	4610      	mov	r0, r2
 8005efc:	4619      	mov	r1, r3
 8005efe:	4603      	mov	r3, r0
 8005f00:	4642      	mov	r2, r8
 8005f02:	189b      	adds	r3, r3, r2
 8005f04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f08:	464b      	mov	r3, r9
 8005f0a:	460a      	mov	r2, r1
 8005f0c:	eb42 0303 	adc.w	r3, r2, r3
 8005f10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f2c:	4649      	mov	r1, r9
 8005f2e:	008b      	lsls	r3, r1, #2
 8005f30:	4641      	mov	r1, r8
 8005f32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f36:	4641      	mov	r1, r8
 8005f38:	008a      	lsls	r2, r1, #2
 8005f3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f3e:	f7fa f943 	bl	80001c8 <__aeabi_uldivmod>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4611      	mov	r1, r2
 8005f48:	4b38      	ldr	r3, [pc, #224]	@ (800602c <UART_SetConfig+0x4e4>)
 8005f4a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	2264      	movs	r2, #100	@ 0x64
 8005f52:	fb02 f303 	mul.w	r3, r2, r3
 8005f56:	1acb      	subs	r3, r1, r3
 8005f58:	011b      	lsls	r3, r3, #4
 8005f5a:	3332      	adds	r3, #50	@ 0x32
 8005f5c:	4a33      	ldr	r2, [pc, #204]	@ (800602c <UART_SetConfig+0x4e4>)
 8005f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f68:	441c      	add	r4, r3
 8005f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f6e:	2200      	movs	r2, #0
 8005f70:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f72:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	1891      	adds	r1, r2, r2
 8005f7e:	60b9      	str	r1, [r7, #8]
 8005f80:	415b      	adcs	r3, r3
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f88:	4641      	mov	r1, r8
 8005f8a:	1851      	adds	r1, r2, r1
 8005f8c:	6039      	str	r1, [r7, #0]
 8005f8e:	4649      	mov	r1, r9
 8005f90:	414b      	adcs	r3, r1
 8005f92:	607b      	str	r3, [r7, #4]
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	00cb      	lsls	r3, r1, #3
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005faa:	4651      	mov	r1, sl
 8005fac:	00ca      	lsls	r2, r1, #3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fba:	464b      	mov	r3, r9
 8005fbc:	460a      	mov	r2, r1
 8005fbe:	eb42 0303 	adc.w	r3, r2, r3
 8005fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fce:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005fdc:	4649      	mov	r1, r9
 8005fde:	008b      	lsls	r3, r1, #2
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	008a      	lsls	r2, r1, #2
 8005fea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fee:	f7fa f8eb 	bl	80001c8 <__aeabi_uldivmod>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800602c <UART_SetConfig+0x4e4>)
 8005ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ffc:	095b      	lsrs	r3, r3, #5
 8005ffe:	2164      	movs	r1, #100	@ 0x64
 8006000:	fb01 f303 	mul.w	r3, r1, r3
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	3332      	adds	r3, #50	@ 0x32
 800600a:	4a08      	ldr	r2, [pc, #32]	@ (800602c <UART_SetConfig+0x4e4>)
 800600c:	fba2 2303 	umull	r2, r3, r2, r3
 8006010:	095b      	lsrs	r3, r3, #5
 8006012:	f003 020f 	and.w	r2, r3, #15
 8006016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4422      	add	r2, r4
 800601e:	609a      	str	r2, [r3, #8]
}
 8006020:	bf00      	nop
 8006022:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006026:	46bd      	mov	sp, r7
 8006028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800602c:	51eb851f 	.word	0x51eb851f

08006030 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	6812      	ldr	r2, [r2, #0]
 8006048:	f023 0101 	bic.w	r1, r3, #1
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b08      	cmp	r3, #8
 8006058:	d102      	bne.n	8006060 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800605a:	2340      	movs	r3, #64	@ 0x40
 800605c:	617b      	str	r3, [r7, #20]
 800605e:	e001      	b.n	8006064 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006060:	2300      	movs	r3, #0
 8006062:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006070:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8006076:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800607c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006082:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8006088:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800608e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8006094:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800609a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80060a0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80060a6:	4313      	orrs	r3, r2
 80060a8:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 80060be:	4b10      	ldr	r3, [pc, #64]	@ (8006100 <FSMC_NORSRAM_Init+0xd0>)
 80060c0:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060c8:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80060d0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	43db      	mvns	r3, r3
 80060e0:	ea02 0103 	and.w	r1, r2, r3
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	4319      	orrs	r1, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	0008fb7f 	.word	0x0008fb7f

08006104 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800611a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006122:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800612a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	3b01      	subs	r3, #1
 8006132:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006134:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	3b02      	subs	r3, #2
 800613c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800613e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 800614a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006174:	d11d      	bne.n	80061b2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800617e:	4b13      	ldr	r3, [pc, #76]	@ (80061cc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006180:	4013      	ands	r3, r2
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	6811      	ldr	r1, [r2, #0]
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	6852      	ldr	r2, [r2, #4]
 800618a:	0112      	lsls	r2, r2, #4
 800618c:	4311      	orrs	r1, r2
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	6892      	ldr	r2, [r2, #8]
 8006192:	0212      	lsls	r2, r2, #8
 8006194:	4311      	orrs	r1, r2
 8006196:	68ba      	ldr	r2, [r7, #8]
 8006198:	6992      	ldr	r2, [r2, #24]
 800619a:	4311      	orrs	r1, r2
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	68d2      	ldr	r2, [r2, #12]
 80061a0:	0412      	lsls	r2, r2, #16
 80061a2:	430a      	orrs	r2, r1
 80061a4:	ea43 0102 	orr.w	r1, r3, r2
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80061b0:	e005      	b.n	80061be <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80061ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	cff00000 	.word	0xcff00000

080061d0 <memset>:
 80061d0:	4402      	add	r2, r0
 80061d2:	4603      	mov	r3, r0
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d100      	bne.n	80061da <memset+0xa>
 80061d8:	4770      	bx	lr
 80061da:	f803 1b01 	strb.w	r1, [r3], #1
 80061de:	e7f9      	b.n	80061d4 <memset+0x4>

080061e0 <__libc_init_array>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006218 <__libc_init_array+0x38>)
 80061e4:	4c0d      	ldr	r4, [pc, #52]	@ (800621c <__libc_init_array+0x3c>)
 80061e6:	1b64      	subs	r4, r4, r5
 80061e8:	10a4      	asrs	r4, r4, #2
 80061ea:	2600      	movs	r6, #0
 80061ec:	42a6      	cmp	r6, r4
 80061ee:	d109      	bne.n	8006204 <__libc_init_array+0x24>
 80061f0:	4d0b      	ldr	r5, [pc, #44]	@ (8006220 <__libc_init_array+0x40>)
 80061f2:	4c0c      	ldr	r4, [pc, #48]	@ (8006224 <__libc_init_array+0x44>)
 80061f4:	f000 f818 	bl	8006228 <_init>
 80061f8:	1b64      	subs	r4, r4, r5
 80061fa:	10a4      	asrs	r4, r4, #2
 80061fc:	2600      	movs	r6, #0
 80061fe:	42a6      	cmp	r6, r4
 8006200:	d105      	bne.n	800620e <__libc_init_array+0x2e>
 8006202:	bd70      	pop	{r4, r5, r6, pc}
 8006204:	f855 3b04 	ldr.w	r3, [r5], #4
 8006208:	4798      	blx	r3
 800620a:	3601      	adds	r6, #1
 800620c:	e7ee      	b.n	80061ec <__libc_init_array+0xc>
 800620e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006212:	4798      	blx	r3
 8006214:	3601      	adds	r6, #1
 8006216:	e7f2      	b.n	80061fe <__libc_init_array+0x1e>
 8006218:	0808973c 	.word	0x0808973c
 800621c:	0808973c 	.word	0x0808973c
 8006220:	0808973c 	.word	0x0808973c
 8006224:	08089740 	.word	0x08089740

08006228 <_init>:
 8006228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800622a:	bf00      	nop
 800622c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800622e:	bc08      	pop	{r3}
 8006230:	469e      	mov	lr, r3
 8006232:	4770      	bx	lr

08006234 <_fini>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	bf00      	nop
 8006238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623a:	bc08      	pop	{r3}
 800623c:	469e      	mov	lr, r3
 800623e:	4770      	bx	lr
