C:\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\ip_cores\ip_cores\int_pll\syn_results\synwork\int_pll_comp.srs  -top  int_pll  -hdllog  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\ip_cores\ip_cores\int_pll\syn_results\synlog\int_pll_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\ip_cores\ip_cores\int_pll\syn_results\  -I C:\lscc\diamond\3.13\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\ip_cores\ip_cores\int_pll\syn_results\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\lscc\diamond\3.13\cae_library\synthesis\verilog\lifmd.v -lib work C:\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\ip_cores\ip_cores\int_pll\int_pll.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe -osyn ..\synwork\int_pll_comp.srs -top int_pll -hdllog ..\synlog\int_pll_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I ..\ -I ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\lifmd.v -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\int_pll.v -jobname "compiler"
rc:0 success:1 runtime:3
file:..\synwork\int_pll_comp.srs|io:o|time:1725360277|size:5281|exec:0|csum:
file:..\synlog\int_pll_compiler.srr|io:o|time:1725360277|size:20165|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v|io:i|time:1692658352|size:38946|exec:0|csum:60CF8E0F189DFC7A2FC74A61B22B3D76
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691665002|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\lifmd.v|io:i|time:1614209894|size:38946|exec:0|csum:60CF8E0F189DFC7A2FC74A61B22B3D76
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1695146782|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\int_pll.v|io:i|time:1725360274|size:3781|exec:0|csum:D03EB60C8DC0A6E1CD7E9825651D7562
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\c_hdl.exe|io:i|time:1691657022|size:7462400|exec:1|csum:94C8F48B2D70AC7BA2E9C211B1E4F4C0
