{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 20:37:31 2011 " "Info: Processing started: Sun Nov 06 20:37:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD12864:inst\|clkr " "Info: Detected ripple clock \"LCD12864:inst\|clkr\" as buffer" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD12864:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD12864:inst\|counter\[2\] register LCD12864:inst\|clkr 112.47 MHz 8.891 ns Internal " "Info: Clock \"clk\" has Internal fmax of 112.47 MHz between source register \"LCD12864:inst\|counter\[2\]\" and destination register \"LCD12864:inst\|clkr\" (period= 8.891 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.182 ns + Longest register register " "Info: + Longest register to register delay is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|counter\[2\] 1 REG LC_X2_Y3_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.954 ns) 2.249 ns LCD12864:inst\|Add0~242 2 COMB LC_X3_Y3_N4 6 " "Info: 2: + IC(1.295 ns) + CELL(0.954 ns) = 2.249 ns; Loc. = LC_X3_Y3_N4; Fanout = 6; COMB Node = 'LCD12864:inst\|Add0~242'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.224 ns LCD12864:inst\|Add0~243 3 COMB LC_X3_Y3_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 3.224 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'LCD12864:inst\|Add0~243'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.200 ns) 4.628 ns LCD12864:inst\|Equal0~146 4 COMB LC_X2_Y3_N4 1 " "Info: 4: + IC(1.204 ns) + CELL(0.200 ns) = 4.628 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~146'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 5.896 ns LCD12864:inst\|Equal0~148 5 COMB LC_X2_Y3_N8 1 " "Info: 5: + IC(0.757 ns) + CELL(0.511 ns) = 5.896 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.591 ns) 8.182 ns LCD12864:inst\|clkr 6 REG LC_X4_Y3_N8 67 " "Info: 6: + IC(1.695 ns) + CELL(0.591 ns) = 8.182 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 39.49 % ) " "Info: Total cell delay = 3.231 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.951 ns ( 60.51 % ) " "Info: Total interconnect delay = 4.951 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.295ns 0.000ns 1.204ns 0.757ns 1.695ns } { 0.000ns 0.954ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.506 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(0.918 ns) 6.506 ns LCD12864:inst\|clkr 2 REG LC_X4_Y3_N8 67 " "Info: 2: + IC(4.456 ns) + CELL(0.918 ns) = 6.506 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.456 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.506 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(0.918 ns) 6.506 ns LCD12864:inst\|counter\[2\] 2 REG LC_X2_Y3_N2 2 " "Info: 2: + IC(4.456 ns) + CELL(0.918 ns) = 6.506 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.456 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.295ns 0.000ns 1.204ns 0.757ns 1.695ns } { 0.000ns 0.954ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.456ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[4\] LCD12864:inst\|dat\[4\] 16.457 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[4\]\" through register \"LCD12864:inst\|dat\[4\]\" is 16.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.094 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(1.294 ns) 6.882 ns LCD12864:inst\|clkr 2 REG LC_X4_Y3_N8 67 " "Info: 2: + IC(4.456 ns) + CELL(1.294 ns) = 6.882 ns; Loc. = LC_X4_Y3_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.750 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.918 ns) 11.094 ns LCD12864:inst\|dat\[4\] 3 REG LC_X6_Y3_N4 1 " "Info: 3: + IC(3.294 ns) + CELL(0.918 ns) = 11.094 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'LCD12864:inst\|dat\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.14 % ) " "Info: Total cell delay = 3.344 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.750 ns ( 69.86 % ) " "Info: Total interconnect delay = 7.750 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { clk LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|dat[4] {} } { 0.000ns 0.000ns 4.456ns 3.294ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.987 ns + Longest register pin " "Info: + Longest register to pin delay is 4.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|dat\[4\] 1 REG LC_X6_Y3_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'LCD12864:inst\|dat\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|dat[4] } "NODE_NAME" } } { "LCD12864.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(2.322 ns) 4.987 ns lcd_data\[4\] 2 PIN PIN_35 0 " "Info: 2: + IC(2.665 ns) + CELL(2.322 ns) = 4.987 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -432 504 680 -416 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.56 % ) " "Info: Total cell delay = 2.322 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.665 ns ( 53.44 % ) " "Info: Total interconnect delay = 2.665 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { LCD12864:inst|dat[4] {} lcd_data[4] {} } { 0.000ns 2.665ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { clk LCD12864:inst|clkr LCD12864:inst|dat[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|dat[4] {} } { 0.000ns 0.000ns 4.456ns 3.294ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { LCD12864:inst|dat[4] lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { LCD12864:inst|dat[4] {} lcd_data[4] {} } { 0.000ns 2.665ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 20:37:33 2011 " "Info: Processing ended: Sun Nov 06 20:37:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
