

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21976|    21976|  0.220 ms|  0.220 ms|  21977|  21977|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_bicg_Pipeline_lp1_lp2_fu_245  |bicg_Pipeline_lp1_lp2  |     1033|     1033|  10.330 us|  10.330 us|   1033|   1033|       no|
        |grp_bicg_Pipeline_lprd_2_fu_256   |bicg_Pipeline_lprd_2   |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        |grp_bicg_Pipeline_lp3_lp4_fu_266  |bicg_Pipeline_lp3_lp4  |    16391|    16391|   0.164 ms|   0.164 ms|  16391|  16391|       no|
        |grp_bicg_Pipeline_lpwr_fu_275     |bicg_Pipeline_lpwr     |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4480|     4480|        70|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/bicg.c:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q_out"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%buff_A = alloca i64 1" [src/bicg.c:7]   --->   Operation 23 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%buff_A_1 = alloca i64 1" [src/bicg.c:7]   --->   Operation 24 'alloca' 'buff_A_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%buff_p = alloca i64 1" [src/bicg.c:8]   --->   Operation 25 'alloca' 'buff_p' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%buff_p_1 = alloca i64 1" [src/bicg.c:8]   --->   Operation 26 'alloca' 'buff_p_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%buff_r = alloca i64 1" [src/bicg.c:9]   --->   Operation 27 'alloca' 'buff_r' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%buff_s_out = alloca i64 1" [src/bicg.c:10]   --->   Operation 28 'alloca' 'buff_s_out' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%buff_s_out_1 = alloca i64 1" [src/bicg.c:10]   --->   Operation 29 'alloca' 'buff_s_out_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%buff_s_out_2 = alloca i64 1" [src/bicg.c:10]   --->   Operation 30 'alloca' 'buff_s_out_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%buff_s_out_3 = alloca i64 1" [src/bicg.c:10]   --->   Operation 31 'alloca' 'buff_s_out_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%buff_q_out = alloca i64 1" [src/bicg.c:11]   --->   Operation 32 'alloca' 'buff_q_out' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 33 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 34 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/bicg.c:13]   --->   Operation 35 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 36 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [src/bicg.c:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [src/bicg.c:13]   --->   Operation 38 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %for.inc41.preheader" [src/bicg.c:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_2" [src/bicg.c:13]   --->   Operation 40 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 %zext_ln13" [src/bicg.c:14]   --->   Operation 41 'getelementptr' 'p_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 42 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3"   --->   Operation 43 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [src/bicg.c:19]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 45 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i7 %i_2" [src/bicg.c:13]   --->   Operation 46 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/bicg.c:13]   --->   Operation 48 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5" [src/bicg.c:5]   --->   Operation 49 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5" [src/bicg.c:5]   --->   Operation 50 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 51 'partselect' 'lshr_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_1" [src/bicg.c:5]   --->   Operation 52 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %p_load" [src/bicg.c:14]   --->   Operation 54 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5_1" [src/bicg.c:14]   --->   Operation 55 'getelementptr' 'buff_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5_1" [src/bicg.c:14]   --->   Operation 56 'getelementptr' 'buff_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %trunc_ln13_1, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/bicg.c:14]   --->   Operation 57 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_addr" [src/bicg.c:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [src/bicg.c:14]   --->   Operation 59 'br' 'br_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_1_addr" [src/bicg.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [src/bicg.c:14]   --->   Operation 61 'br' 'br_ln14' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln13" [src/bicg.c:15]   --->   Operation 62 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 63 'load' 'r_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 64 'getelementptr' 'buff_s_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 65 'getelementptr' 'buff_s_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 66 'getelementptr' 'buff_s_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 67 'getelementptr' 'buff_s_out_3_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 68 [1/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 68 'load' 'r_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %r_load" [src/bicg.c:15]   --->   Operation 69 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln13" [src/bicg.c:15]   --->   Operation 70 'getelementptr' 'buff_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_r_addr" [src/bicg.c:15]   --->   Operation 71 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/1] (0.73ns)   --->   "%switch_ln16 = switch i2 %trunc_ln13_2, void %arrayidx8.case.3, i2 0, void %arrayidx8.case.0, i2 1, void %arrayidx8.case.1, i2 2, void %arrayidx8.case.2" [src/bicg.c:16]   --->   Operation 72 'switch' 'switch_ln16' <Predicate = true> <Delay = 0.73>
ST_4 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_2_addr" [src/bicg.c:16]   --->   Operation 73 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 74 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_1_addr" [src/bicg.c:16]   --->   Operation 75 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 76 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_addr" [src/bicg.c:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 0)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln16 = store i32 0, i4 %buff_s_out_3_addr" [src/bicg.c:16]   --->   Operation 79 'store' 'store_ln16' <Predicate = (trunc_ln13_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx8.exit" [src/bicg.c:16]   --->   Operation 80 'br' 'br_ln16' <Predicate = (trunc_ln13_2 == 3)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln13" [src/bicg.c:17]   --->   Operation 81 'getelementptr' 'buff_q_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i6 %buff_q_out_addr" [src/bicg.c:17]   --->   Operation 82 'store' 'store_ln17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 83 [2/2] (2.04ns)   --->   "%call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:19]   --->   Operation 83 'call' 'call_ln19' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln13, i7 %i" [src/bicg.c:5]   --->   Operation 84 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:19]   --->   Operation 85 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 86 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 90 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/bicg.c:39]   --->   Operation 93 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ q_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111100000]
spectopmodule_ln3     (spectopmodule    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
buff_A                (alloca           ) [ 00111111100]
buff_A_1              (alloca           ) [ 00111111100]
buff_p                (alloca           ) [ 00111111100]
buff_p_1              (alloca           ) [ 00111111100]
buff_r                (alloca           ) [ 00111110000]
buff_s_out            (alloca           ) [ 00111111111]
buff_s_out_1          (alloca           ) [ 00111111111]
buff_s_out_2          (alloca           ) [ 00111111111]
buff_s_out_3          (alloca           ) [ 00111111111]
buff_q_out            (alloca           ) [ 00111111111]
store_ln5             (store            ) [ 00000000000]
br_ln13               (br               ) [ 00000000000]
i_2                   (load             ) [ 00010000000]
trunc_ln13            (trunc            ) [ 00011100000]
icmp_ln13             (icmp             ) [ 00111100000]
add_ln13              (add              ) [ 00011000000]
br_ln13               (br               ) [ 00000000000]
zext_ln13             (zext             ) [ 00011000000]
p_addr                (getelementptr    ) [ 00010000000]
tmp_1                 (bitconcatenate   ) [ 00001100000]
trunc_ln13_1          (trunc            ) [ 00111100000]
trunc_ln13_2          (trunc            ) [ 00001000000]
speclooptripcount_ln5 (speclooptripcount) [ 00000000000]
specloopname_ln13     (specloopname     ) [ 00000000000]
lshr_ln5              (partselect       ) [ 00000000000]
zext_ln5              (zext             ) [ 00000000000]
lshr_ln5_1            (partselect       ) [ 00000000000]
zext_ln5_1            (zext             ) [ 00000000000]
p_load                (load             ) [ 00000000000]
bitcast_ln14          (bitcast          ) [ 00000000000]
buff_p_addr           (getelementptr    ) [ 00000000000]
buff_p_1_addr         (getelementptr    ) [ 00000000000]
br_ln14               (br               ) [ 00000000000]
store_ln14            (store            ) [ 00000000000]
br_ln14               (br               ) [ 00000000000]
store_ln14            (store            ) [ 00000000000]
br_ln14               (br               ) [ 00000000000]
r_addr                (getelementptr    ) [ 00001000000]
buff_s_out_addr       (getelementptr    ) [ 00001000000]
buff_s_out_1_addr     (getelementptr    ) [ 00001000000]
buff_s_out_2_addr     (getelementptr    ) [ 00001000000]
buff_s_out_3_addr     (getelementptr    ) [ 00001000000]
r_load                (load             ) [ 00000000000]
bitcast_ln15          (bitcast          ) [ 00000000000]
buff_r_addr           (getelementptr    ) [ 00000000000]
store_ln15            (store            ) [ 00000000000]
switch_ln16           (switch           ) [ 00000000000]
store_ln16            (store            ) [ 00000000000]
br_ln16               (br               ) [ 00000000000]
store_ln16            (store            ) [ 00000000000]
br_ln16               (br               ) [ 00000000000]
store_ln16            (store            ) [ 00000000000]
br_ln16               (br               ) [ 00000000000]
store_ln16            (store            ) [ 00000000000]
br_ln16               (br               ) [ 00000000000]
buff_q_out_addr       (getelementptr    ) [ 00000000000]
store_ln17            (store            ) [ 00000000000]
store_ln5             (store            ) [ 00000000000]
call_ln19             (call             ) [ 00000000000]
br_ln13               (br               ) [ 00000000000]
call_ln0              (call             ) [ 00000000000]
call_ln0              (call             ) [ 00000000000]
empty                 (wait             ) [ 00000000000]
call_ln0              (call             ) [ 00000000000]
ret_ln39              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bicg_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bicg_Pipeline_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bicg_Pipeline_lp3_lp4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bicg_Pipeline_lpwr"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buff_A_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buff_A_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buff_p_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_p/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buff_p_1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_p_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buff_r_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_r/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buff_s_out_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_s_out/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buff_s_out_1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_s_out_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buff_s_out_2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_s_out_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_s_out_3_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_s_out_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buff_q_out_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_q_out/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buff_p_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buff_p_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_1_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln14_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln14_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="1"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buff_s_out_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buff_s_out_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_1_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buff_s_out_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_2_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buff_s_out_3_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_3_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buff_r_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="2"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_r_addr/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln15_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln16_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln16_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln16_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln16_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buff_q_out_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="2"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_q_out_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln17_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_bicg_Pipeline_lp1_lp2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_bicg_Pipeline_lprd_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="1"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="2"/>
<pin id="261" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_bicg_Pipeline_lp3_lp4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_bicg_Pipeline_lpwr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="5" bw="32" slack="0"/>
<pin id="282" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="7" bw="32" slack="0"/>
<pin id="284" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln5_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_2_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="1"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln13_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="1"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln13_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln13_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="329" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lshr_ln5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="4" slack="0"/>
<pin id="335" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lshr_ln5_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="0" index="3" bw="4" slack="0"/>
<pin id="352" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln5_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="bitcast_ln14_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln5_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="2"/>
<pin id="375" dir="0" index="1" bw="7" slack="3"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/4 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="trunc_ln13_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln13_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="2"/>
<pin id="398" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln13_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="1"/>
<pin id="410" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="1"/>
<pin id="415" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="trunc_ln13_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="1"/>
<pin id="423" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln13_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="r_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="1"/>
<pin id="427" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="buff_s_out_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="buff_s_out_1_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_1_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="buff_s_out_2_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_2_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="buff_s_out_3_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="135" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="141" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="275" pin=7"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="293" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="293" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="342"><net_src comp="330" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="359"><net_src comp="347" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="365"><net_src comp="129" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="371"><net_src comp="166" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="380"><net_src comp="78" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="390"><net_src comp="296" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="399"><net_src comp="306" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="404"><net_src comp="312" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="411"><net_src comp="122" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="416"><net_src comp="317" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="424"><net_src comp="327" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="159" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="433"><net_src comp="172" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="438"><net_src comp="178" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="443"><net_src comp="184" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="448"><net_src comp="190" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_out | {9 10 }
	Port: q_out | {9 10 }
 - Input state : 
	Port: bicg : A | {4 5 }
	Port: bicg : p | {2 3 }
	Port: bicg : r | {3 4 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		trunc_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		zext_ln13 : 1
		p_addr : 2
		p_load : 3
	State 3
		zext_ln5 : 1
		zext_ln5_1 : 1
		bitcast_ln14 : 1
		buff_p_addr : 2
		buff_p_1_addr : 2
		br_ln14 : 1
		store_ln14 : 3
		store_ln14 : 3
		r_load : 1
		buff_s_out_addr : 2
		buff_s_out_1_addr : 2
		buff_s_out_2_addr : 2
		buff_s_out_3_addr : 2
	State 4
		bitcast_ln15 : 1
		store_ln15 : 2
		store_ln17 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | grp_bicg_Pipeline_lp1_lp2_fu_245 |    20   |  5.551  |   1932  |   1591  |
|   call   |  grp_bicg_Pipeline_lprd_2_fu_256 |    0    |  0.427  |    31   |    56   |
|          | grp_bicg_Pipeline_lp3_lp4_fu_266 |    5    |  5.894  |   973   |   584   |
|          |   grp_bicg_Pipeline_lpwr_fu_275  |    0    |  2.135  |    31   |    93   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln13_fu_300         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln13_fu_306         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln13_fu_296        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln13_1_fu_324       |    0    |    0    |    0    |    0    |
|          |        trunc_ln13_2_fu_327       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln13_fu_312         |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln5_fu_339         |    0    |    0    |    0    |    0    |
|          |         zext_ln5_1_fu_356        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_1_fu_317           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|          lshr_ln5_fu_330         |    0    |    0    |    0    |    0    |
|          |         lshr_ln5_1_fu_347        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    25   |  14.007 |   2967  |   2352  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|   buff_A   |    4   |    0   |    0   |    0   |
|  buff_A_1  |    4   |    0   |    0   |    0   |
|   buff_p   |    2   |    0   |    0   |    0   |
|  buff_p_1  |    2   |    0   |    0   |    0   |
| buff_q_out |    1   |    0   |    0   |    0   |
|   buff_r   |    1   |    0   |    0   |    0   |
| buff_s_out |    0   |   64   |    8   |    0   |
|buff_s_out_1|    0   |   64   |    8   |    0   |
|buff_s_out_2|    0   |   64   |    8   |    0   |
|buff_s_out_3|    0   |   64   |    8   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   14   |   256  |   32   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln13_reg_396    |    7   |
|buff_s_out_1_addr_reg_435|    4   |
|buff_s_out_2_addr_reg_440|    4   |
|buff_s_out_3_addr_reg_445|    4   |
| buff_s_out_addr_reg_430 |    4   |
|        i_reg_377        |    7   |
|      p_addr_reg_408     |    6   |
|      r_addr_reg_425     |    6   |
|      tmp_1_reg_413      |   12   |
|   trunc_ln13_2_reg_421  |    2   |
|    trunc_ln13_reg_387   |    6   |
|    zext_ln13_reg_401    |   64   |
+-------------------------+--------+
|          Total          |   126  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   14   |  2967  |  2352  |    -   |
|   Memory  |   14   |    -   |    -   |   256  |   32   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   126  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   14   |   25   |   14   |  3349  |  2402  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
