# design_setting:
DESIGN_TOP: gcd

# path_setting:
RTL_FILE: ./gcd.v
NETLIST_FILE: ./gcd_results/gcd_netlist.v
RESULT_DIR: ./gcd_results
GDS_FILE: ./gcd_results/gcd.gds

# constrain:
CLK_PORT_NAME: clk
CLK_FREQ_MHZ:  200
# DIE_AREA:   0  0 120 120
# CORE_AREA: 10 10 110 110
CORE_UTIL: 0.7
