/// Auto-generated register definitions for UART0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::uart0 {

// ============================================================================
// UART0 - UART (Universal Asynchronous Receiver-Transmitter) Controller 0
// Base Address: 0x3FF40000
// ============================================================================

/// UART0 Register Structure
struct UART0_Registers {
    /// FIFO
    /// Offset: 0x0000
    volatile uint32_t FIFO;

    /// INT_RAW
    /// Offset: 0x0004
    volatile uint32_t INT_RAW;

    /// INT_ST
    /// Offset: 0x0008
    volatile uint32_t INT_ST;

    /// INT_ENA
    /// Offset: 0x000C
    volatile uint32_t INT_ENA;

    /// INT_CLR
    /// Offset: 0x0010
    volatile uint32_t INT_CLR;

    /// CLKDIV
    /// Offset: 0x0014
    /// Reset value: 0x000002B6
    volatile uint32_t CLKDIV;

    /// AUTOBAUD
    /// Offset: 0x0018
    /// Reset value: 0x00001000
    volatile uint32_t AUTOBAUD;

    /// STATUS
    /// Offset: 0x001C
    volatile uint32_t STATUS;

    /// CONF0
    /// Offset: 0x0020
    /// Reset value: 0x0800001C
    volatile uint32_t CONF0;

    /// CONF1
    /// Offset: 0x0024
    /// Reset value: 0x00006060
    volatile uint32_t CONF1;

    /// LOWPULSE
    /// Offset: 0x0028
    /// Reset value: 0x000FFFFF
    volatile uint32_t LOWPULSE;

    /// HIGHPULSE
    /// Offset: 0x002C
    /// Reset value: 0x000FFFFF
    volatile uint32_t HIGHPULSE;

    /// RXD_CNT
    /// Offset: 0x0030
    volatile uint32_t RXD_CNT;

    /// FLOW_CONF
    /// Offset: 0x0034
    volatile uint32_t FLOW_CONF;

    /// SLEEP_CONF
    /// Offset: 0x0038
    /// Reset value: 0x000000F0
    volatile uint32_t SLEEP_CONF;

    /// SWFC_CONF
    /// Offset: 0x003C
    /// Reset value: 0x1311E000
    volatile uint32_t SWFC_CONF;

    /// IDLE_CONF
    /// Offset: 0x0040
    /// Reset value: 0x00A40100
    volatile uint32_t IDLE_CONF;

    /// RS485_CONF
    /// Offset: 0x0044
    volatile uint32_t RS485_CONF;

    /// AT_CMD_PRECNT
    /// Offset: 0x0048
    /// Reset value: 0x00186A00
    volatile uint32_t AT_CMD_PRECNT;

    /// AT_CMD_POSTCNT
    /// Offset: 0x004C
    /// Reset value: 0x00186A00
    volatile uint32_t AT_CMD_POSTCNT;

    /// AT_CMD_GAPTOUT
    /// Offset: 0x0050
    /// Reset value: 0x00001E00
    volatile uint32_t AT_CMD_GAPTOUT;

    /// AT_CMD_CHAR
    /// Offset: 0x0054
    /// Reset value: 0x0000032B
    volatile uint32_t AT_CMD_CHAR;

    /// MEM_CONF
    /// Offset: 0x0058
    /// Reset value: 0x00000088
    volatile uint32_t MEM_CONF;

    /// MEM_TX_STATUS
    /// Offset: 0x005C
    volatile uint32_t MEM_TX_STATUS;

    /// MEM_RX_STATUS
    /// Offset: 0x0060
    volatile uint32_t MEM_RX_STATUS;

    /// MEM_CNT_STATUS
    /// Offset: 0x0064
    volatile uint32_t MEM_CNT_STATUS;

    /// POSPULSE
    /// Offset: 0x0068
    /// Reset value: 0x000FFFFF
    volatile uint32_t POSPULSE;

    /// NEGPULSE
    /// Offset: 0x006C
    /// Reset value: 0x000FFFFF
    volatile uint32_t NEGPULSE;
    uint8_t RESERVED_0070[8];  ///< Reserved

    /// DATE
    /// Offset: 0x0078
    /// Reset value: 0x15122500
    volatile uint32_t DATE;

    /// ID
    /// Offset: 0x007C
    /// Reset value: 0x00000500
    volatile uint32_t ID;
};

static_assert(sizeof(UART0_Registers) >= 128, "UART0_Registers size mismatch");

/// UART0 peripheral instance
inline UART0_Registers* UART0() {
    return reinterpret_cast<UART0_Registers*>(0x3FF40000);
}

}  // namespace alloy::hal::espressif::esp32::uart0
