Classic Timing Analyzer report for MAC
Thu Nov 25 21:37:16 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                 ; To                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.664 ns                                       ; B[1]                                                                 ; D_FF_k:\G1:0:G2:reg_2|Qout[1]                                               ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.401 ns                                       ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom ; C[0]                                                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.096 ns                                       ; A[7]                                                                 ; D_FF_k:\G1:0:G2:reg_1|Qout[7]                                               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; D_FF_k:\G1:0:G2:reg_2|Qout[7]                                        ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                      ;                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom           ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom           ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT1  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT1  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT1  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT1  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT2  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT3  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT4  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT5  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT6  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT7  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT8  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT9  ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT10 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT11 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT12 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT13 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT14 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom~DATAOUT15 ; clk        ; clk      ; None                        ; None                      ; 2.010 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-------------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                            ; To Clock ;
+-------+--------------+------------+-------------+-------------------------------+----------+
; N/A   ; None         ; 3.664 ns   ; B[1]        ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; clk      ;
; N/A   ; None         ; 3.599 ns   ; B[0]        ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; clk      ;
; N/A   ; None         ; 3.431 ns   ; B[5]        ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; clk      ;
; N/A   ; None         ; 3.328 ns   ; B[3]        ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; clk      ;
; N/A   ; None         ; 3.306 ns   ; A[5]        ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; clk      ;
; N/A   ; None         ; 3.263 ns   ; A[4]        ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; clk      ;
; N/A   ; None         ; 3.226 ns   ; B[2]        ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; clk      ;
; N/A   ; None         ; 3.020 ns   ; B[6]        ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; clk      ;
; N/A   ; None         ; 2.948 ns   ; A[3]        ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; clk      ;
; N/A   ; None         ; 2.889 ns   ; B[7]        ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; clk      ;
; N/A   ; None         ; 2.837 ns   ; input_valid ; D_FF:\G1:0:G2:reg_3|Qout      ; clk      ;
; N/A   ; None         ; 2.835 ns   ; A[2]        ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; clk      ;
; N/A   ; None         ; 2.792 ns   ; A[6]        ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; clk      ;
; N/A   ; None         ; 2.761 ns   ; B[4]        ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; clk      ;
; N/A   ; None         ; 2.761 ns   ; A[0]        ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; clk      ;
; N/A   ; None         ; 0.259 ns   ; A[1]        ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; clk      ;
; N/A   ; None         ; 0.134 ns   ; A[7]        ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; clk      ;
+-------+--------------+------------+-------------+-------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                            ;
+-------+--------------+------------+--------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                           ; To           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.401 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom           ; C[0]         ; clk        ;
; N/A   ; None         ; 7.672 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT14 ; C[14]        ; clk        ;
; N/A   ; None         ; 7.247 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT10 ; C[10]        ; clk        ;
; N/A   ; None         ; 7.095 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT15 ; C[15]        ; clk        ;
; N/A   ; None         ; 6.993 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT1  ; C[1]         ; clk        ;
; N/A   ; None         ; 6.986 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT8  ; C[8]         ; clk        ;
; N/A   ; None         ; 6.899 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT6  ; C[6]         ; clk        ;
; N/A   ; None         ; 6.481 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT3  ; C[3]         ; clk        ;
; N/A   ; None         ; 6.311 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT2  ; C[2]         ; clk        ;
; N/A   ; None         ; 6.297 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT5  ; C[5]         ; clk        ;
; N/A   ; None         ; 6.254 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT13 ; C[13]        ; clk        ;
; N/A   ; None         ; 6.200 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT4  ; C[4]         ; clk        ;
; N/A   ; None         ; 6.180 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT12 ; C[12]        ; clk        ;
; N/A   ; None         ; 6.134 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT7  ; C[7]         ; clk        ;
; N/A   ; None         ; 6.110 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT9  ; C[9]         ; clk        ;
; N/A   ; None         ; 6.102 ns   ; altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom~DATAOUT11 ; C[11]        ; clk        ;
; N/A   ; None         ; 5.717 ns   ; D_FF:\G1:2:G4:reg_7|Qout                                                       ; output_valid ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-------------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                            ; To Clock ;
+---------------+-------------+-----------+-------------+-------------------------------+----------+
; N/A           ; None        ; 0.096 ns  ; A[7]        ; D_FF_k:\G1:0:G2:reg_1|Qout[7] ; clk      ;
; N/A           ; None        ; -0.029 ns ; A[1]        ; D_FF_k:\G1:0:G2:reg_1|Qout[1] ; clk      ;
; N/A           ; None        ; -2.531 ns ; B[4]        ; D_FF_k:\G1:0:G2:reg_2|Qout[4] ; clk      ;
; N/A           ; None        ; -2.531 ns ; A[0]        ; D_FF_k:\G1:0:G2:reg_1|Qout[0] ; clk      ;
; N/A           ; None        ; -2.562 ns ; A[6]        ; D_FF_k:\G1:0:G2:reg_1|Qout[6] ; clk      ;
; N/A           ; None        ; -2.598 ns ; input_valid ; D_FF:\G1:0:G2:reg_3|Qout      ; clk      ;
; N/A           ; None        ; -2.605 ns ; A[2]        ; D_FF_k:\G1:0:G2:reg_1|Qout[2] ; clk      ;
; N/A           ; None        ; -2.659 ns ; B[7]        ; D_FF_k:\G1:0:G2:reg_2|Qout[7] ; clk      ;
; N/A           ; None        ; -2.718 ns ; A[3]        ; D_FF_k:\G1:0:G2:reg_1|Qout[3] ; clk      ;
; N/A           ; None        ; -2.790 ns ; B[6]        ; D_FF_k:\G1:0:G2:reg_2|Qout[6] ; clk      ;
; N/A           ; None        ; -2.996 ns ; B[2]        ; D_FF_k:\G1:0:G2:reg_2|Qout[2] ; clk      ;
; N/A           ; None        ; -3.033 ns ; A[4]        ; D_FF_k:\G1:0:G2:reg_1|Qout[4] ; clk      ;
; N/A           ; None        ; -3.076 ns ; A[5]        ; D_FF_k:\G1:0:G2:reg_1|Qout[5] ; clk      ;
; N/A           ; None        ; -3.098 ns ; B[3]        ; D_FF_k:\G1:0:G2:reg_2|Qout[3] ; clk      ;
; N/A           ; None        ; -3.201 ns ; B[5]        ; D_FF_k:\G1:0:G2:reg_2|Qout[5] ; clk      ;
; N/A           ; None        ; -3.369 ns ; B[0]        ; D_FF_k:\G1:0:G2:reg_2|Qout[0] ; clk      ;
; N/A           ; None        ; -3.434 ns ; B[1]        ; D_FF_k:\G1:0:G2:reg_2|Qout[1] ; clk      ;
+---------------+-------------+-----------+-------------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 25 21:37:16 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAC -c MAC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "D_FF_k:\G1:0:G2:reg_1|Qout[0]" and destination register "altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom"
    Info: fmax restricted to Clock High delay (1.111 ns) plus Clock Low delay (1.111 ns) : restricted to 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.010 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 16; REG Node = 'D_FF_k:\G1:0:G2:reg_1|Qout[0]'
            Info: 2: + IC(0.000 ns) + CELL(2.010 ns) = 2.010 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom'
            Info: Total cell delay = 2.010 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom'
                Info: Total cell delay = 1.634 ns ( 62.30 % )
                Info: Total interconnect delay = 0.989 ns ( 37.70 % )
            Info: - Longest clock path from clock "clk" to source register is 2.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 16; REG Node = 'D_FF_k:\G1:0:G2:reg_1|Qout[0]'
                Info: Total cell delay = 1.634 ns ( 62.30 % )
                Info: Total interconnect delay = 0.989 ns ( 37.70 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.050 ns
Info: tsu for register "D_FF_k:\G1:0:G2:reg_2|Qout[1]" (data pin = "B[1]", clock pin = "clk") is 3.664 ns
    Info: + Longest pin to register delay is 6.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 1; PIN Node = 'B[1]'
        Info: 2: + IC(4.750 ns) + CELL(0.630 ns) = 6.237 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 15; REG Node = 'D_FF_k:\G1:0:G2:reg_2|Qout[1]'
        Info: Total cell delay = 1.487 ns ( 23.84 % )
        Info: Total interconnect delay = 4.750 ns ( 76.16 % )
    Info: + Micro setup delay of destination is 0.050 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 15; REG Node = 'D_FF_k:\G1:0:G2:reg_2|Qout[1]'
        Info: Total cell delay = 1.634 ns ( 62.30 % )
        Info: Total interconnect delay = 0.989 ns ( 37.70 % )
Info: tco from clock "clk" to destination pin "C[0]" through register "altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom" is 8.401 ns
    Info: + Longest clock path from clock "clk" to source register is 2.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.642 ns) + CELL(0.780 ns) = 2.619 ns; Loc. = DSPOUT_X12_Y5_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom'
        Info: Total cell delay = 1.634 ns ( 62.39 % )
        Info: Total interconnect delay = 0.985 ns ( 37.61 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X12_Y5_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom'
        Info: 2: + IC(3.210 ns) + CELL(1.992 ns) = 5.782 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'C[0]'
        Info: Total cell delay = 2.572 ns ( 44.48 % )
        Info: Total interconnect delay = 3.210 ns ( 55.52 % )
Info: th for register "D_FF_k:\G1:0:G2:reg_1|Qout[7]" (data pin = "A[7]", clock pin = "clk") is 0.096 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 9; REG Node = 'D_FF_k:\G1:0:G2:reg_1|Qout[7]'
        Info: Total cell delay = 1.634 ns ( 62.30 % )
        Info: Total interconnect delay = 0.989 ns ( 37.70 % )
    Info: + Micro hold delay of destination is 0.180 ns
    Info: - Shortest pin to register delay is 2.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'A[7]'
        Info: 2: + IC(1.348 ns) + CELL(0.560 ns) = 2.707 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 9; REG Node = 'D_FF_k:\G1:0:G2:reg_1|Qout[7]'
        Info: Total cell delay = 1.359 ns ( 50.20 % )
        Info: Total interconnect delay = 1.348 ns ( 49.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Nov 25 21:37:16 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


