
NKR_motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d674  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  0800d738  0800d738  0001d738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd34  0800dd34  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800dd34  0800dd34  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dd34  0800dd34  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd34  0800dd34  0001dd34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd38  0800dd38  0001dd38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800dd3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  200001e0  0800df1c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  0800df1c  000205e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa36  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f60  00000000  00000000  0002fc3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00031ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  000328c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000118f6  00000000  00000000  00033578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eadb  00000000  00000000  00044e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006ab90  00000000  00000000  00053949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000be4d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000473c  00000000  00000000  000be52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d71c 	.word	0x0800d71c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800d71c 	.word	0x0800d71c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f000 ffa3 	bl	800139c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 feed 	bl	8001240 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff95 	bl	800139c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff8b 	bl	800139c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff0f 	bl	80012b8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 ff05 	bl	80012b8 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_d2uiz>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	2200      	movs	r2, #0
 80004c0:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <__aeabi_d2uiz+0x38>)
 80004c2:	0004      	movs	r4, r0
 80004c4:	000d      	movs	r5, r1
 80004c6:	f7ff ffef 	bl	80004a8 <__aeabi_dcmpge>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d104      	bne.n	80004d8 <__aeabi_d2uiz+0x1c>
 80004ce:	0020      	movs	r0, r4
 80004d0:	0029      	movs	r1, r5
 80004d2:	f001 fdef 	bl	80020b4 <__aeabi_d2iz>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <__aeabi_d2uiz+0x38>)
 80004da:	2200      	movs	r2, #0
 80004dc:	0020      	movs	r0, r4
 80004de:	0029      	movs	r1, r5
 80004e0:	f001 fa38 	bl	8001954 <__aeabi_dsub>
 80004e4:	f001 fde6 	bl	80020b4 <__aeabi_d2iz>
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	061b      	lsls	r3, r3, #24
 80004ec:	469c      	mov	ip, r3
 80004ee:	4460      	add	r0, ip
 80004f0:	e7f1      	b.n	80004d6 <__aeabi_d2uiz+0x1a>
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	41e00000 	.word	0x41e00000

080004f8 <__aeabi_d2lz>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	0005      	movs	r5, r0
 80004fc:	000c      	movs	r4, r1
 80004fe:	2200      	movs	r2, #0
 8000500:	2300      	movs	r3, #0
 8000502:	0028      	movs	r0, r5
 8000504:	0021      	movs	r1, r4
 8000506:	f7ff ffb1 	bl	800046c <__aeabi_dcmplt>
 800050a:	2800      	cmp	r0, #0
 800050c:	d108      	bne.n	8000520 <__aeabi_d2lz+0x28>
 800050e:	0028      	movs	r0, r5
 8000510:	0021      	movs	r1, r4
 8000512:	f000 f80f 	bl	8000534 <__aeabi_d2ulz>
 8000516:	0002      	movs	r2, r0
 8000518:	000b      	movs	r3, r1
 800051a:	0010      	movs	r0, r2
 800051c:	0019      	movs	r1, r3
 800051e:	bd70      	pop	{r4, r5, r6, pc}
 8000520:	2380      	movs	r3, #128	; 0x80
 8000522:	061b      	lsls	r3, r3, #24
 8000524:	18e1      	adds	r1, r4, r3
 8000526:	0028      	movs	r0, r5
 8000528:	f000 f804 	bl	8000534 <__aeabi_d2ulz>
 800052c:	2300      	movs	r3, #0
 800052e:	4242      	negs	r2, r0
 8000530:	418b      	sbcs	r3, r1
 8000532:	e7f2      	b.n	800051a <__aeabi_d2lz+0x22>

08000534 <__aeabi_d2ulz>:
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	2200      	movs	r2, #0
 8000538:	4b0b      	ldr	r3, [pc, #44]	; (8000568 <__aeabi_d2ulz+0x34>)
 800053a:	000d      	movs	r5, r1
 800053c:	0004      	movs	r4, r0
 800053e:	f000 ff9d 	bl	800147c <__aeabi_dmul>
 8000542:	f7ff ffbb 	bl	80004bc <__aeabi_d2uiz>
 8000546:	0006      	movs	r6, r0
 8000548:	f001 fe1a 	bl	8002180 <__aeabi_ui2d>
 800054c:	2200      	movs	r2, #0
 800054e:	4b07      	ldr	r3, [pc, #28]	; (800056c <__aeabi_d2ulz+0x38>)
 8000550:	f000 ff94 	bl	800147c <__aeabi_dmul>
 8000554:	0002      	movs	r2, r0
 8000556:	000b      	movs	r3, r1
 8000558:	0020      	movs	r0, r4
 800055a:	0029      	movs	r1, r5
 800055c:	f001 f9fa 	bl	8001954 <__aeabi_dsub>
 8000560:	f7ff ffac 	bl	80004bc <__aeabi_d2uiz>
 8000564:	0031      	movs	r1, r6
 8000566:	bd70      	pop	{r4, r5, r6, pc}
 8000568:	3df00000 	.word	0x3df00000
 800056c:	41f00000 	.word	0x41f00000

08000570 <__aeabi_l2d>:
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	0006      	movs	r6, r0
 8000574:	0008      	movs	r0, r1
 8000576:	f001 fdd3 	bl	8002120 <__aeabi_i2d>
 800057a:	2200      	movs	r2, #0
 800057c:	4b06      	ldr	r3, [pc, #24]	; (8000598 <__aeabi_l2d+0x28>)
 800057e:	f000 ff7d 	bl	800147c <__aeabi_dmul>
 8000582:	000d      	movs	r5, r1
 8000584:	0004      	movs	r4, r0
 8000586:	0030      	movs	r0, r6
 8000588:	f001 fdfa 	bl	8002180 <__aeabi_ui2d>
 800058c:	002b      	movs	r3, r5
 800058e:	0022      	movs	r2, r4
 8000590:	f000 f804 	bl	800059c <__aeabi_dadd>
 8000594:	bd70      	pop	{r4, r5, r6, pc}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	41f00000 	.word	0x41f00000

0800059c <__aeabi_dadd>:
 800059c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059e:	464f      	mov	r7, r9
 80005a0:	46d6      	mov	lr, sl
 80005a2:	4646      	mov	r6, r8
 80005a4:	000d      	movs	r5, r1
 80005a6:	0001      	movs	r1, r0
 80005a8:	0018      	movs	r0, r3
 80005aa:	b5c0      	push	{r6, r7, lr}
 80005ac:	0017      	movs	r7, r2
 80005ae:	032b      	lsls	r3, r5, #12
 80005b0:	0a5a      	lsrs	r2, r3, #9
 80005b2:	0f4b      	lsrs	r3, r1, #29
 80005b4:	4313      	orrs	r3, r2
 80005b6:	00ca      	lsls	r2, r1, #3
 80005b8:	4691      	mov	r9, r2
 80005ba:	0302      	lsls	r2, r0, #12
 80005bc:	006e      	lsls	r6, r5, #1
 80005be:	0041      	lsls	r1, r0, #1
 80005c0:	0a52      	lsrs	r2, r2, #9
 80005c2:	0fec      	lsrs	r4, r5, #31
 80005c4:	0f7d      	lsrs	r5, r7, #29
 80005c6:	4315      	orrs	r5, r2
 80005c8:	0d76      	lsrs	r6, r6, #21
 80005ca:	0d49      	lsrs	r1, r1, #21
 80005cc:	0fc0      	lsrs	r0, r0, #31
 80005ce:	4682      	mov	sl, r0
 80005d0:	46ac      	mov	ip, r5
 80005d2:	00ff      	lsls	r7, r7, #3
 80005d4:	1a72      	subs	r2, r6, r1
 80005d6:	4284      	cmp	r4, r0
 80005d8:	d100      	bne.n	80005dc <__aeabi_dadd+0x40>
 80005da:	e098      	b.n	800070e <__aeabi_dadd+0x172>
 80005dc:	2a00      	cmp	r2, #0
 80005de:	dc00      	bgt.n	80005e2 <__aeabi_dadd+0x46>
 80005e0:	e081      	b.n	80006e6 <__aeabi_dadd+0x14a>
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d100      	bne.n	80005e8 <__aeabi_dadd+0x4c>
 80005e6:	e0b6      	b.n	8000756 <__aeabi_dadd+0x1ba>
 80005e8:	49c9      	ldr	r1, [pc, #804]	; (8000910 <__aeabi_dadd+0x374>)
 80005ea:	428e      	cmp	r6, r1
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dadd+0x54>
 80005ee:	e172      	b.n	80008d6 <__aeabi_dadd+0x33a>
 80005f0:	2180      	movs	r1, #128	; 0x80
 80005f2:	0028      	movs	r0, r5
 80005f4:	0409      	lsls	r1, r1, #16
 80005f6:	4308      	orrs	r0, r1
 80005f8:	4684      	mov	ip, r0
 80005fa:	2a38      	cmp	r2, #56	; 0x38
 80005fc:	dd00      	ble.n	8000600 <__aeabi_dadd+0x64>
 80005fe:	e15e      	b.n	80008be <__aeabi_dadd+0x322>
 8000600:	2a1f      	cmp	r2, #31
 8000602:	dd00      	ble.n	8000606 <__aeabi_dadd+0x6a>
 8000604:	e1ee      	b.n	80009e4 <__aeabi_dadd+0x448>
 8000606:	2020      	movs	r0, #32
 8000608:	0039      	movs	r1, r7
 800060a:	4665      	mov	r5, ip
 800060c:	1a80      	subs	r0, r0, r2
 800060e:	4087      	lsls	r7, r0
 8000610:	40d1      	lsrs	r1, r2
 8000612:	4085      	lsls	r5, r0
 8000614:	430d      	orrs	r5, r1
 8000616:	0039      	movs	r1, r7
 8000618:	1e4f      	subs	r7, r1, #1
 800061a:	41b9      	sbcs	r1, r7
 800061c:	4667      	mov	r7, ip
 800061e:	40d7      	lsrs	r7, r2
 8000620:	4329      	orrs	r1, r5
 8000622:	1bdb      	subs	r3, r3, r7
 8000624:	464a      	mov	r2, r9
 8000626:	1a55      	subs	r5, r2, r1
 8000628:	45a9      	cmp	r9, r5
 800062a:	4189      	sbcs	r1, r1
 800062c:	4249      	negs	r1, r1
 800062e:	1a5b      	subs	r3, r3, r1
 8000630:	4698      	mov	r8, r3
 8000632:	4643      	mov	r3, r8
 8000634:	021b      	lsls	r3, r3, #8
 8000636:	d400      	bmi.n	800063a <__aeabi_dadd+0x9e>
 8000638:	e0cc      	b.n	80007d4 <__aeabi_dadd+0x238>
 800063a:	4643      	mov	r3, r8
 800063c:	025b      	lsls	r3, r3, #9
 800063e:	0a5b      	lsrs	r3, r3, #9
 8000640:	4698      	mov	r8, r3
 8000642:	4643      	mov	r3, r8
 8000644:	2b00      	cmp	r3, #0
 8000646:	d100      	bne.n	800064a <__aeabi_dadd+0xae>
 8000648:	e12c      	b.n	80008a4 <__aeabi_dadd+0x308>
 800064a:	4640      	mov	r0, r8
 800064c:	f001 fe8e 	bl	800236c <__clzsi2>
 8000650:	0001      	movs	r1, r0
 8000652:	3908      	subs	r1, #8
 8000654:	2220      	movs	r2, #32
 8000656:	0028      	movs	r0, r5
 8000658:	4643      	mov	r3, r8
 800065a:	1a52      	subs	r2, r2, r1
 800065c:	408b      	lsls	r3, r1
 800065e:	40d0      	lsrs	r0, r2
 8000660:	408d      	lsls	r5, r1
 8000662:	4303      	orrs	r3, r0
 8000664:	428e      	cmp	r6, r1
 8000666:	dd00      	ble.n	800066a <__aeabi_dadd+0xce>
 8000668:	e117      	b.n	800089a <__aeabi_dadd+0x2fe>
 800066a:	1b8e      	subs	r6, r1, r6
 800066c:	1c72      	adds	r2, r6, #1
 800066e:	2a1f      	cmp	r2, #31
 8000670:	dd00      	ble.n	8000674 <__aeabi_dadd+0xd8>
 8000672:	e1a7      	b.n	80009c4 <__aeabi_dadd+0x428>
 8000674:	2120      	movs	r1, #32
 8000676:	0018      	movs	r0, r3
 8000678:	002e      	movs	r6, r5
 800067a:	1a89      	subs	r1, r1, r2
 800067c:	408d      	lsls	r5, r1
 800067e:	4088      	lsls	r0, r1
 8000680:	40d6      	lsrs	r6, r2
 8000682:	40d3      	lsrs	r3, r2
 8000684:	1e69      	subs	r1, r5, #1
 8000686:	418d      	sbcs	r5, r1
 8000688:	4330      	orrs	r0, r6
 800068a:	4698      	mov	r8, r3
 800068c:	2600      	movs	r6, #0
 800068e:	4305      	orrs	r5, r0
 8000690:	076b      	lsls	r3, r5, #29
 8000692:	d009      	beq.n	80006a8 <__aeabi_dadd+0x10c>
 8000694:	230f      	movs	r3, #15
 8000696:	402b      	ands	r3, r5
 8000698:	2b04      	cmp	r3, #4
 800069a:	d005      	beq.n	80006a8 <__aeabi_dadd+0x10c>
 800069c:	1d2b      	adds	r3, r5, #4
 800069e:	42ab      	cmp	r3, r5
 80006a0:	41ad      	sbcs	r5, r5
 80006a2:	426d      	negs	r5, r5
 80006a4:	44a8      	add	r8, r5
 80006a6:	001d      	movs	r5, r3
 80006a8:	4643      	mov	r3, r8
 80006aa:	021b      	lsls	r3, r3, #8
 80006ac:	d400      	bmi.n	80006b0 <__aeabi_dadd+0x114>
 80006ae:	e094      	b.n	80007da <__aeabi_dadd+0x23e>
 80006b0:	4b97      	ldr	r3, [pc, #604]	; (8000910 <__aeabi_dadd+0x374>)
 80006b2:	1c72      	adds	r2, r6, #1
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d100      	bne.n	80006ba <__aeabi_dadd+0x11e>
 80006b8:	e09d      	b.n	80007f6 <__aeabi_dadd+0x25a>
 80006ba:	4641      	mov	r1, r8
 80006bc:	4b95      	ldr	r3, [pc, #596]	; (8000914 <__aeabi_dadd+0x378>)
 80006be:	08ed      	lsrs	r5, r5, #3
 80006c0:	4019      	ands	r1, r3
 80006c2:	000b      	movs	r3, r1
 80006c4:	0552      	lsls	r2, r2, #21
 80006c6:	0749      	lsls	r1, r1, #29
 80006c8:	025b      	lsls	r3, r3, #9
 80006ca:	4329      	orrs	r1, r5
 80006cc:	0b1b      	lsrs	r3, r3, #12
 80006ce:	0d52      	lsrs	r2, r2, #21
 80006d0:	0512      	lsls	r2, r2, #20
 80006d2:	4313      	orrs	r3, r2
 80006d4:	07e4      	lsls	r4, r4, #31
 80006d6:	4323      	orrs	r3, r4
 80006d8:	0008      	movs	r0, r1
 80006da:	0019      	movs	r1, r3
 80006dc:	bce0      	pop	{r5, r6, r7}
 80006de:	46ba      	mov	sl, r7
 80006e0:	46b1      	mov	r9, r6
 80006e2:	46a8      	mov	r8, r5
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	2a00      	cmp	r2, #0
 80006e8:	d043      	beq.n	8000772 <__aeabi_dadd+0x1d6>
 80006ea:	1b8a      	subs	r2, r1, r6
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d000      	beq.n	80006f2 <__aeabi_dadd+0x156>
 80006f0:	e12a      	b.n	8000948 <__aeabi_dadd+0x3ac>
 80006f2:	464c      	mov	r4, r9
 80006f4:	431c      	orrs	r4, r3
 80006f6:	d100      	bne.n	80006fa <__aeabi_dadd+0x15e>
 80006f8:	e1d1      	b.n	8000a9e <__aeabi_dadd+0x502>
 80006fa:	1e54      	subs	r4, r2, #1
 80006fc:	2a01      	cmp	r2, #1
 80006fe:	d100      	bne.n	8000702 <__aeabi_dadd+0x166>
 8000700:	e21f      	b.n	8000b42 <__aeabi_dadd+0x5a6>
 8000702:	4d83      	ldr	r5, [pc, #524]	; (8000910 <__aeabi_dadd+0x374>)
 8000704:	42aa      	cmp	r2, r5
 8000706:	d100      	bne.n	800070a <__aeabi_dadd+0x16e>
 8000708:	e272      	b.n	8000bf0 <__aeabi_dadd+0x654>
 800070a:	0022      	movs	r2, r4
 800070c:	e123      	b.n	8000956 <__aeabi_dadd+0x3ba>
 800070e:	2a00      	cmp	r2, #0
 8000710:	dc00      	bgt.n	8000714 <__aeabi_dadd+0x178>
 8000712:	e098      	b.n	8000846 <__aeabi_dadd+0x2aa>
 8000714:	2900      	cmp	r1, #0
 8000716:	d042      	beq.n	800079e <__aeabi_dadd+0x202>
 8000718:	497d      	ldr	r1, [pc, #500]	; (8000910 <__aeabi_dadd+0x374>)
 800071a:	428e      	cmp	r6, r1
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x184>
 800071e:	e0da      	b.n	80008d6 <__aeabi_dadd+0x33a>
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	0028      	movs	r0, r5
 8000724:	0409      	lsls	r1, r1, #16
 8000726:	4308      	orrs	r0, r1
 8000728:	4684      	mov	ip, r0
 800072a:	2a38      	cmp	r2, #56	; 0x38
 800072c:	dd00      	ble.n	8000730 <__aeabi_dadd+0x194>
 800072e:	e129      	b.n	8000984 <__aeabi_dadd+0x3e8>
 8000730:	2a1f      	cmp	r2, #31
 8000732:	dc00      	bgt.n	8000736 <__aeabi_dadd+0x19a>
 8000734:	e187      	b.n	8000a46 <__aeabi_dadd+0x4aa>
 8000736:	0011      	movs	r1, r2
 8000738:	4665      	mov	r5, ip
 800073a:	3920      	subs	r1, #32
 800073c:	40cd      	lsrs	r5, r1
 800073e:	2a20      	cmp	r2, #32
 8000740:	d004      	beq.n	800074c <__aeabi_dadd+0x1b0>
 8000742:	2040      	movs	r0, #64	; 0x40
 8000744:	4661      	mov	r1, ip
 8000746:	1a82      	subs	r2, r0, r2
 8000748:	4091      	lsls	r1, r2
 800074a:	430f      	orrs	r7, r1
 800074c:	0039      	movs	r1, r7
 800074e:	1e4f      	subs	r7, r1, #1
 8000750:	41b9      	sbcs	r1, r7
 8000752:	430d      	orrs	r5, r1
 8000754:	e11b      	b.n	800098e <__aeabi_dadd+0x3f2>
 8000756:	0029      	movs	r1, r5
 8000758:	4339      	orrs	r1, r7
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x1c2>
 800075c:	e0b5      	b.n	80008ca <__aeabi_dadd+0x32e>
 800075e:	1e51      	subs	r1, r2, #1
 8000760:	2a01      	cmp	r2, #1
 8000762:	d100      	bne.n	8000766 <__aeabi_dadd+0x1ca>
 8000764:	e1ab      	b.n	8000abe <__aeabi_dadd+0x522>
 8000766:	486a      	ldr	r0, [pc, #424]	; (8000910 <__aeabi_dadd+0x374>)
 8000768:	4282      	cmp	r2, r0
 800076a:	d100      	bne.n	800076e <__aeabi_dadd+0x1d2>
 800076c:	e1b2      	b.n	8000ad4 <__aeabi_dadd+0x538>
 800076e:	000a      	movs	r2, r1
 8000770:	e743      	b.n	80005fa <__aeabi_dadd+0x5e>
 8000772:	4969      	ldr	r1, [pc, #420]	; (8000918 <__aeabi_dadd+0x37c>)
 8000774:	1c75      	adds	r5, r6, #1
 8000776:	420d      	tst	r5, r1
 8000778:	d000      	beq.n	800077c <__aeabi_dadd+0x1e0>
 800077a:	e0cf      	b.n	800091c <__aeabi_dadd+0x380>
 800077c:	2e00      	cmp	r6, #0
 800077e:	d000      	beq.n	8000782 <__aeabi_dadd+0x1e6>
 8000780:	e193      	b.n	8000aaa <__aeabi_dadd+0x50e>
 8000782:	4649      	mov	r1, r9
 8000784:	4319      	orrs	r1, r3
 8000786:	d100      	bne.n	800078a <__aeabi_dadd+0x1ee>
 8000788:	e1d1      	b.n	8000b2e <__aeabi_dadd+0x592>
 800078a:	4661      	mov	r1, ip
 800078c:	4339      	orrs	r1, r7
 800078e:	d000      	beq.n	8000792 <__aeabi_dadd+0x1f6>
 8000790:	e1e3      	b.n	8000b5a <__aeabi_dadd+0x5be>
 8000792:	4649      	mov	r1, r9
 8000794:	0758      	lsls	r0, r3, #29
 8000796:	08c9      	lsrs	r1, r1, #3
 8000798:	4301      	orrs	r1, r0
 800079a:	08db      	lsrs	r3, r3, #3
 800079c:	e026      	b.n	80007ec <__aeabi_dadd+0x250>
 800079e:	0029      	movs	r1, r5
 80007a0:	4339      	orrs	r1, r7
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x20a>
 80007a4:	e091      	b.n	80008ca <__aeabi_dadd+0x32e>
 80007a6:	1e51      	subs	r1, r2, #1
 80007a8:	2a01      	cmp	r2, #1
 80007aa:	d005      	beq.n	80007b8 <__aeabi_dadd+0x21c>
 80007ac:	4858      	ldr	r0, [pc, #352]	; (8000910 <__aeabi_dadd+0x374>)
 80007ae:	4282      	cmp	r2, r0
 80007b0:	d100      	bne.n	80007b4 <__aeabi_dadd+0x218>
 80007b2:	e18f      	b.n	8000ad4 <__aeabi_dadd+0x538>
 80007b4:	000a      	movs	r2, r1
 80007b6:	e7b8      	b.n	800072a <__aeabi_dadd+0x18e>
 80007b8:	003d      	movs	r5, r7
 80007ba:	444d      	add	r5, r9
 80007bc:	454d      	cmp	r5, r9
 80007be:	4189      	sbcs	r1, r1
 80007c0:	4463      	add	r3, ip
 80007c2:	4698      	mov	r8, r3
 80007c4:	4249      	negs	r1, r1
 80007c6:	4488      	add	r8, r1
 80007c8:	4643      	mov	r3, r8
 80007ca:	2602      	movs	r6, #2
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	d500      	bpl.n	80007d2 <__aeabi_dadd+0x236>
 80007d0:	e0eb      	b.n	80009aa <__aeabi_dadd+0x40e>
 80007d2:	3e01      	subs	r6, #1
 80007d4:	076b      	lsls	r3, r5, #29
 80007d6:	d000      	beq.n	80007da <__aeabi_dadd+0x23e>
 80007d8:	e75c      	b.n	8000694 <__aeabi_dadd+0xf8>
 80007da:	4643      	mov	r3, r8
 80007dc:	08e9      	lsrs	r1, r5, #3
 80007de:	075a      	lsls	r2, r3, #29
 80007e0:	4311      	orrs	r1, r2
 80007e2:	0032      	movs	r2, r6
 80007e4:	08db      	lsrs	r3, r3, #3
 80007e6:	484a      	ldr	r0, [pc, #296]	; (8000910 <__aeabi_dadd+0x374>)
 80007e8:	4282      	cmp	r2, r0
 80007ea:	d021      	beq.n	8000830 <__aeabi_dadd+0x294>
 80007ec:	031b      	lsls	r3, r3, #12
 80007ee:	0552      	lsls	r2, r2, #21
 80007f0:	0b1b      	lsrs	r3, r3, #12
 80007f2:	0d52      	lsrs	r2, r2, #21
 80007f4:	e76c      	b.n	80006d0 <__aeabi_dadd+0x134>
 80007f6:	2300      	movs	r3, #0
 80007f8:	2100      	movs	r1, #0
 80007fa:	e769      	b.n	80006d0 <__aeabi_dadd+0x134>
 80007fc:	002a      	movs	r2, r5
 80007fe:	433a      	orrs	r2, r7
 8000800:	d069      	beq.n	80008d6 <__aeabi_dadd+0x33a>
 8000802:	464a      	mov	r2, r9
 8000804:	0758      	lsls	r0, r3, #29
 8000806:	08d1      	lsrs	r1, r2, #3
 8000808:	08da      	lsrs	r2, r3, #3
 800080a:	2380      	movs	r3, #128	; 0x80
 800080c:	031b      	lsls	r3, r3, #12
 800080e:	4308      	orrs	r0, r1
 8000810:	421a      	tst	r2, r3
 8000812:	d007      	beq.n	8000824 <__aeabi_dadd+0x288>
 8000814:	0029      	movs	r1, r5
 8000816:	08ed      	lsrs	r5, r5, #3
 8000818:	421d      	tst	r5, r3
 800081a:	d103      	bne.n	8000824 <__aeabi_dadd+0x288>
 800081c:	002a      	movs	r2, r5
 800081e:	08ff      	lsrs	r7, r7, #3
 8000820:	0748      	lsls	r0, r1, #29
 8000822:	4338      	orrs	r0, r7
 8000824:	0f43      	lsrs	r3, r0, #29
 8000826:	00c1      	lsls	r1, r0, #3
 8000828:	075b      	lsls	r3, r3, #29
 800082a:	08c9      	lsrs	r1, r1, #3
 800082c:	4319      	orrs	r1, r3
 800082e:	0013      	movs	r3, r2
 8000830:	000a      	movs	r2, r1
 8000832:	431a      	orrs	r2, r3
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x29c>
 8000836:	e213      	b.n	8000c60 <__aeabi_dadd+0x6c4>
 8000838:	2280      	movs	r2, #128	; 0x80
 800083a:	0312      	lsls	r2, r2, #12
 800083c:	4313      	orrs	r3, r2
 800083e:	031b      	lsls	r3, r3, #12
 8000840:	4a33      	ldr	r2, [pc, #204]	; (8000910 <__aeabi_dadd+0x374>)
 8000842:	0b1b      	lsrs	r3, r3, #12
 8000844:	e744      	b.n	80006d0 <__aeabi_dadd+0x134>
 8000846:	2a00      	cmp	r2, #0
 8000848:	d04b      	beq.n	80008e2 <__aeabi_dadd+0x346>
 800084a:	1b8a      	subs	r2, r1, r6
 800084c:	2e00      	cmp	r6, #0
 800084e:	d100      	bne.n	8000852 <__aeabi_dadd+0x2b6>
 8000850:	e0e7      	b.n	8000a22 <__aeabi_dadd+0x486>
 8000852:	482f      	ldr	r0, [pc, #188]	; (8000910 <__aeabi_dadd+0x374>)
 8000854:	4281      	cmp	r1, r0
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x2be>
 8000858:	e195      	b.n	8000b86 <__aeabi_dadd+0x5ea>
 800085a:	2080      	movs	r0, #128	; 0x80
 800085c:	0400      	lsls	r0, r0, #16
 800085e:	4303      	orrs	r3, r0
 8000860:	2a38      	cmp	r2, #56	; 0x38
 8000862:	dd00      	ble.n	8000866 <__aeabi_dadd+0x2ca>
 8000864:	e143      	b.n	8000aee <__aeabi_dadd+0x552>
 8000866:	2a1f      	cmp	r2, #31
 8000868:	dd00      	ble.n	800086c <__aeabi_dadd+0x2d0>
 800086a:	e1db      	b.n	8000c24 <__aeabi_dadd+0x688>
 800086c:	2020      	movs	r0, #32
 800086e:	001d      	movs	r5, r3
 8000870:	464e      	mov	r6, r9
 8000872:	1a80      	subs	r0, r0, r2
 8000874:	4085      	lsls	r5, r0
 8000876:	40d6      	lsrs	r6, r2
 8000878:	4335      	orrs	r5, r6
 800087a:	464e      	mov	r6, r9
 800087c:	4086      	lsls	r6, r0
 800087e:	0030      	movs	r0, r6
 8000880:	40d3      	lsrs	r3, r2
 8000882:	1e46      	subs	r6, r0, #1
 8000884:	41b0      	sbcs	r0, r6
 8000886:	449c      	add	ip, r3
 8000888:	4305      	orrs	r5, r0
 800088a:	19ed      	adds	r5, r5, r7
 800088c:	42bd      	cmp	r5, r7
 800088e:	419b      	sbcs	r3, r3
 8000890:	425b      	negs	r3, r3
 8000892:	4463      	add	r3, ip
 8000894:	4698      	mov	r8, r3
 8000896:	000e      	movs	r6, r1
 8000898:	e07f      	b.n	800099a <__aeabi_dadd+0x3fe>
 800089a:	4a1e      	ldr	r2, [pc, #120]	; (8000914 <__aeabi_dadd+0x378>)
 800089c:	1a76      	subs	r6, r6, r1
 800089e:	4013      	ands	r3, r2
 80008a0:	4698      	mov	r8, r3
 80008a2:	e6f5      	b.n	8000690 <__aeabi_dadd+0xf4>
 80008a4:	0028      	movs	r0, r5
 80008a6:	f001 fd61 	bl	800236c <__clzsi2>
 80008aa:	0001      	movs	r1, r0
 80008ac:	3118      	adds	r1, #24
 80008ae:	291f      	cmp	r1, #31
 80008b0:	dc00      	bgt.n	80008b4 <__aeabi_dadd+0x318>
 80008b2:	e6cf      	b.n	8000654 <__aeabi_dadd+0xb8>
 80008b4:	002b      	movs	r3, r5
 80008b6:	3808      	subs	r0, #8
 80008b8:	4083      	lsls	r3, r0
 80008ba:	2500      	movs	r5, #0
 80008bc:	e6d2      	b.n	8000664 <__aeabi_dadd+0xc8>
 80008be:	4662      	mov	r2, ip
 80008c0:	433a      	orrs	r2, r7
 80008c2:	0011      	movs	r1, r2
 80008c4:	1e4f      	subs	r7, r1, #1
 80008c6:	41b9      	sbcs	r1, r7
 80008c8:	e6ac      	b.n	8000624 <__aeabi_dadd+0x88>
 80008ca:	4649      	mov	r1, r9
 80008cc:	0758      	lsls	r0, r3, #29
 80008ce:	08c9      	lsrs	r1, r1, #3
 80008d0:	4301      	orrs	r1, r0
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	e787      	b.n	80007e6 <__aeabi_dadd+0x24a>
 80008d6:	4649      	mov	r1, r9
 80008d8:	075a      	lsls	r2, r3, #29
 80008da:	08c9      	lsrs	r1, r1, #3
 80008dc:	4311      	orrs	r1, r2
 80008de:	08db      	lsrs	r3, r3, #3
 80008e0:	e7a6      	b.n	8000830 <__aeabi_dadd+0x294>
 80008e2:	490d      	ldr	r1, [pc, #52]	; (8000918 <__aeabi_dadd+0x37c>)
 80008e4:	1c70      	adds	r0, r6, #1
 80008e6:	4208      	tst	r0, r1
 80008e8:	d000      	beq.n	80008ec <__aeabi_dadd+0x350>
 80008ea:	e0bb      	b.n	8000a64 <__aeabi_dadd+0x4c8>
 80008ec:	2e00      	cmp	r6, #0
 80008ee:	d000      	beq.n	80008f2 <__aeabi_dadd+0x356>
 80008f0:	e114      	b.n	8000b1c <__aeabi_dadd+0x580>
 80008f2:	4649      	mov	r1, r9
 80008f4:	4319      	orrs	r1, r3
 80008f6:	d100      	bne.n	80008fa <__aeabi_dadd+0x35e>
 80008f8:	e175      	b.n	8000be6 <__aeabi_dadd+0x64a>
 80008fa:	0029      	movs	r1, r5
 80008fc:	4339      	orrs	r1, r7
 80008fe:	d000      	beq.n	8000902 <__aeabi_dadd+0x366>
 8000900:	e17e      	b.n	8000c00 <__aeabi_dadd+0x664>
 8000902:	4649      	mov	r1, r9
 8000904:	0758      	lsls	r0, r3, #29
 8000906:	08c9      	lsrs	r1, r1, #3
 8000908:	4301      	orrs	r1, r0
 800090a:	08db      	lsrs	r3, r3, #3
 800090c:	e76e      	b.n	80007ec <__aeabi_dadd+0x250>
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	000007ff 	.word	0x000007ff
 8000914:	ff7fffff 	.word	0xff7fffff
 8000918:	000007fe 	.word	0x000007fe
 800091c:	4649      	mov	r1, r9
 800091e:	1bcd      	subs	r5, r1, r7
 8000920:	4661      	mov	r1, ip
 8000922:	1a58      	subs	r0, r3, r1
 8000924:	45a9      	cmp	r9, r5
 8000926:	4189      	sbcs	r1, r1
 8000928:	4249      	negs	r1, r1
 800092a:	4688      	mov	r8, r1
 800092c:	0001      	movs	r1, r0
 800092e:	4640      	mov	r0, r8
 8000930:	1a09      	subs	r1, r1, r0
 8000932:	4688      	mov	r8, r1
 8000934:	0209      	lsls	r1, r1, #8
 8000936:	d500      	bpl.n	800093a <__aeabi_dadd+0x39e>
 8000938:	e0a6      	b.n	8000a88 <__aeabi_dadd+0x4ec>
 800093a:	4641      	mov	r1, r8
 800093c:	4329      	orrs	r1, r5
 800093e:	d000      	beq.n	8000942 <__aeabi_dadd+0x3a6>
 8000940:	e67f      	b.n	8000642 <__aeabi_dadd+0xa6>
 8000942:	2300      	movs	r3, #0
 8000944:	2400      	movs	r4, #0
 8000946:	e751      	b.n	80007ec <__aeabi_dadd+0x250>
 8000948:	4cc7      	ldr	r4, [pc, #796]	; (8000c68 <__aeabi_dadd+0x6cc>)
 800094a:	42a1      	cmp	r1, r4
 800094c:	d100      	bne.n	8000950 <__aeabi_dadd+0x3b4>
 800094e:	e0c7      	b.n	8000ae0 <__aeabi_dadd+0x544>
 8000950:	2480      	movs	r4, #128	; 0x80
 8000952:	0424      	lsls	r4, r4, #16
 8000954:	4323      	orrs	r3, r4
 8000956:	2a38      	cmp	r2, #56	; 0x38
 8000958:	dc54      	bgt.n	8000a04 <__aeabi_dadd+0x468>
 800095a:	2a1f      	cmp	r2, #31
 800095c:	dd00      	ble.n	8000960 <__aeabi_dadd+0x3c4>
 800095e:	e0cc      	b.n	8000afa <__aeabi_dadd+0x55e>
 8000960:	2420      	movs	r4, #32
 8000962:	4648      	mov	r0, r9
 8000964:	1aa4      	subs	r4, r4, r2
 8000966:	001d      	movs	r5, r3
 8000968:	464e      	mov	r6, r9
 800096a:	40a0      	lsls	r0, r4
 800096c:	40d6      	lsrs	r6, r2
 800096e:	40a5      	lsls	r5, r4
 8000970:	0004      	movs	r4, r0
 8000972:	40d3      	lsrs	r3, r2
 8000974:	4662      	mov	r2, ip
 8000976:	4335      	orrs	r5, r6
 8000978:	1e66      	subs	r6, r4, #1
 800097a:	41b4      	sbcs	r4, r6
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	469c      	mov	ip, r3
 8000980:	4325      	orrs	r5, r4
 8000982:	e044      	b.n	8000a0e <__aeabi_dadd+0x472>
 8000984:	4662      	mov	r2, ip
 8000986:	433a      	orrs	r2, r7
 8000988:	0015      	movs	r5, r2
 800098a:	1e6f      	subs	r7, r5, #1
 800098c:	41bd      	sbcs	r5, r7
 800098e:	444d      	add	r5, r9
 8000990:	454d      	cmp	r5, r9
 8000992:	4189      	sbcs	r1, r1
 8000994:	4249      	negs	r1, r1
 8000996:	4688      	mov	r8, r1
 8000998:	4498      	add	r8, r3
 800099a:	4643      	mov	r3, r8
 800099c:	021b      	lsls	r3, r3, #8
 800099e:	d400      	bmi.n	80009a2 <__aeabi_dadd+0x406>
 80009a0:	e718      	b.n	80007d4 <__aeabi_dadd+0x238>
 80009a2:	4bb1      	ldr	r3, [pc, #708]	; (8000c68 <__aeabi_dadd+0x6cc>)
 80009a4:	3601      	adds	r6, #1
 80009a6:	429e      	cmp	r6, r3
 80009a8:	d049      	beq.n	8000a3e <__aeabi_dadd+0x4a2>
 80009aa:	4642      	mov	r2, r8
 80009ac:	4baf      	ldr	r3, [pc, #700]	; (8000c6c <__aeabi_dadd+0x6d0>)
 80009ae:	2101      	movs	r1, #1
 80009b0:	401a      	ands	r2, r3
 80009b2:	0013      	movs	r3, r2
 80009b4:	086a      	lsrs	r2, r5, #1
 80009b6:	400d      	ands	r5, r1
 80009b8:	4315      	orrs	r5, r2
 80009ba:	07d9      	lsls	r1, r3, #31
 80009bc:	085b      	lsrs	r3, r3, #1
 80009be:	4698      	mov	r8, r3
 80009c0:	430d      	orrs	r5, r1
 80009c2:	e665      	b.n	8000690 <__aeabi_dadd+0xf4>
 80009c4:	0018      	movs	r0, r3
 80009c6:	3e1f      	subs	r6, #31
 80009c8:	40f0      	lsrs	r0, r6
 80009ca:	2a20      	cmp	r2, #32
 80009cc:	d003      	beq.n	80009d6 <__aeabi_dadd+0x43a>
 80009ce:	2140      	movs	r1, #64	; 0x40
 80009d0:	1a8a      	subs	r2, r1, r2
 80009d2:	4093      	lsls	r3, r2
 80009d4:	431d      	orrs	r5, r3
 80009d6:	1e69      	subs	r1, r5, #1
 80009d8:	418d      	sbcs	r5, r1
 80009da:	2300      	movs	r3, #0
 80009dc:	2600      	movs	r6, #0
 80009de:	4698      	mov	r8, r3
 80009e0:	4305      	orrs	r5, r0
 80009e2:	e6f7      	b.n	80007d4 <__aeabi_dadd+0x238>
 80009e4:	0011      	movs	r1, r2
 80009e6:	4665      	mov	r5, ip
 80009e8:	3920      	subs	r1, #32
 80009ea:	40cd      	lsrs	r5, r1
 80009ec:	2a20      	cmp	r2, #32
 80009ee:	d004      	beq.n	80009fa <__aeabi_dadd+0x45e>
 80009f0:	2040      	movs	r0, #64	; 0x40
 80009f2:	4661      	mov	r1, ip
 80009f4:	1a82      	subs	r2, r0, r2
 80009f6:	4091      	lsls	r1, r2
 80009f8:	430f      	orrs	r7, r1
 80009fa:	0039      	movs	r1, r7
 80009fc:	1e4f      	subs	r7, r1, #1
 80009fe:	41b9      	sbcs	r1, r7
 8000a00:	4329      	orrs	r1, r5
 8000a02:	e60f      	b.n	8000624 <__aeabi_dadd+0x88>
 8000a04:	464a      	mov	r2, r9
 8000a06:	4313      	orrs	r3, r2
 8000a08:	001d      	movs	r5, r3
 8000a0a:	1e6b      	subs	r3, r5, #1
 8000a0c:	419d      	sbcs	r5, r3
 8000a0e:	1b7d      	subs	r5, r7, r5
 8000a10:	42af      	cmp	r7, r5
 8000a12:	419b      	sbcs	r3, r3
 8000a14:	4662      	mov	r2, ip
 8000a16:	425b      	negs	r3, r3
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	4698      	mov	r8, r3
 8000a1c:	4654      	mov	r4, sl
 8000a1e:	000e      	movs	r6, r1
 8000a20:	e607      	b.n	8000632 <__aeabi_dadd+0x96>
 8000a22:	4648      	mov	r0, r9
 8000a24:	4318      	orrs	r0, r3
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x48e>
 8000a28:	e0b3      	b.n	8000b92 <__aeabi_dadd+0x5f6>
 8000a2a:	1e50      	subs	r0, r2, #1
 8000a2c:	2a01      	cmp	r2, #1
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x496>
 8000a30:	e10d      	b.n	8000c4e <__aeabi_dadd+0x6b2>
 8000a32:	4d8d      	ldr	r5, [pc, #564]	; (8000c68 <__aeabi_dadd+0x6cc>)
 8000a34:	42aa      	cmp	r2, r5
 8000a36:	d100      	bne.n	8000a3a <__aeabi_dadd+0x49e>
 8000a38:	e0a5      	b.n	8000b86 <__aeabi_dadd+0x5ea>
 8000a3a:	0002      	movs	r2, r0
 8000a3c:	e710      	b.n	8000860 <__aeabi_dadd+0x2c4>
 8000a3e:	0032      	movs	r2, r6
 8000a40:	2300      	movs	r3, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	e644      	b.n	80006d0 <__aeabi_dadd+0x134>
 8000a46:	2120      	movs	r1, #32
 8000a48:	0038      	movs	r0, r7
 8000a4a:	1a89      	subs	r1, r1, r2
 8000a4c:	4665      	mov	r5, ip
 8000a4e:	408f      	lsls	r7, r1
 8000a50:	408d      	lsls	r5, r1
 8000a52:	40d0      	lsrs	r0, r2
 8000a54:	1e79      	subs	r1, r7, #1
 8000a56:	418f      	sbcs	r7, r1
 8000a58:	4305      	orrs	r5, r0
 8000a5a:	433d      	orrs	r5, r7
 8000a5c:	4667      	mov	r7, ip
 8000a5e:	40d7      	lsrs	r7, r2
 8000a60:	19db      	adds	r3, r3, r7
 8000a62:	e794      	b.n	800098e <__aeabi_dadd+0x3f2>
 8000a64:	4a80      	ldr	r2, [pc, #512]	; (8000c68 <__aeabi_dadd+0x6cc>)
 8000a66:	4290      	cmp	r0, r2
 8000a68:	d100      	bne.n	8000a6c <__aeabi_dadd+0x4d0>
 8000a6a:	e0ec      	b.n	8000c46 <__aeabi_dadd+0x6aa>
 8000a6c:	0039      	movs	r1, r7
 8000a6e:	4449      	add	r1, r9
 8000a70:	4549      	cmp	r1, r9
 8000a72:	4192      	sbcs	r2, r2
 8000a74:	4463      	add	r3, ip
 8000a76:	4252      	negs	r2, r2
 8000a78:	189b      	adds	r3, r3, r2
 8000a7a:	07dd      	lsls	r5, r3, #31
 8000a7c:	0849      	lsrs	r1, r1, #1
 8000a7e:	085b      	lsrs	r3, r3, #1
 8000a80:	4698      	mov	r8, r3
 8000a82:	0006      	movs	r6, r0
 8000a84:	430d      	orrs	r5, r1
 8000a86:	e6a5      	b.n	80007d4 <__aeabi_dadd+0x238>
 8000a88:	464a      	mov	r2, r9
 8000a8a:	1abd      	subs	r5, r7, r2
 8000a8c:	42af      	cmp	r7, r5
 8000a8e:	4189      	sbcs	r1, r1
 8000a90:	4662      	mov	r2, ip
 8000a92:	4249      	negs	r1, r1
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	1a5b      	subs	r3, r3, r1
 8000a98:	4698      	mov	r8, r3
 8000a9a:	4654      	mov	r4, sl
 8000a9c:	e5d1      	b.n	8000642 <__aeabi_dadd+0xa6>
 8000a9e:	076c      	lsls	r4, r5, #29
 8000aa0:	08f9      	lsrs	r1, r7, #3
 8000aa2:	4321      	orrs	r1, r4
 8000aa4:	08eb      	lsrs	r3, r5, #3
 8000aa6:	0004      	movs	r4, r0
 8000aa8:	e69d      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000aaa:	464a      	mov	r2, r9
 8000aac:	431a      	orrs	r2, r3
 8000aae:	d175      	bne.n	8000b9c <__aeabi_dadd+0x600>
 8000ab0:	4661      	mov	r1, ip
 8000ab2:	4339      	orrs	r1, r7
 8000ab4:	d114      	bne.n	8000ae0 <__aeabi_dadd+0x544>
 8000ab6:	2380      	movs	r3, #128	; 0x80
 8000ab8:	2400      	movs	r4, #0
 8000aba:	031b      	lsls	r3, r3, #12
 8000abc:	e6bc      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000abe:	464a      	mov	r2, r9
 8000ac0:	1bd5      	subs	r5, r2, r7
 8000ac2:	45a9      	cmp	r9, r5
 8000ac4:	4189      	sbcs	r1, r1
 8000ac6:	4662      	mov	r2, ip
 8000ac8:	4249      	negs	r1, r1
 8000aca:	1a9b      	subs	r3, r3, r2
 8000acc:	1a5b      	subs	r3, r3, r1
 8000ace:	4698      	mov	r8, r3
 8000ad0:	2601      	movs	r6, #1
 8000ad2:	e5ae      	b.n	8000632 <__aeabi_dadd+0x96>
 8000ad4:	464a      	mov	r2, r9
 8000ad6:	08d1      	lsrs	r1, r2, #3
 8000ad8:	075a      	lsls	r2, r3, #29
 8000ada:	4311      	orrs	r1, r2
 8000adc:	08db      	lsrs	r3, r3, #3
 8000ade:	e6a7      	b.n	8000830 <__aeabi_dadd+0x294>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	08f9      	lsrs	r1, r7, #3
 8000ae4:	075a      	lsls	r2, r3, #29
 8000ae6:	4654      	mov	r4, sl
 8000ae8:	4311      	orrs	r1, r2
 8000aea:	08db      	lsrs	r3, r3, #3
 8000aec:	e6a0      	b.n	8000830 <__aeabi_dadd+0x294>
 8000aee:	464a      	mov	r2, r9
 8000af0:	4313      	orrs	r3, r2
 8000af2:	001d      	movs	r5, r3
 8000af4:	1e6b      	subs	r3, r5, #1
 8000af6:	419d      	sbcs	r5, r3
 8000af8:	e6c7      	b.n	800088a <__aeabi_dadd+0x2ee>
 8000afa:	0014      	movs	r4, r2
 8000afc:	001e      	movs	r6, r3
 8000afe:	3c20      	subs	r4, #32
 8000b00:	40e6      	lsrs	r6, r4
 8000b02:	2a20      	cmp	r2, #32
 8000b04:	d005      	beq.n	8000b12 <__aeabi_dadd+0x576>
 8000b06:	2440      	movs	r4, #64	; 0x40
 8000b08:	1aa2      	subs	r2, r4, r2
 8000b0a:	4093      	lsls	r3, r2
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	431a      	orrs	r2, r3
 8000b10:	4691      	mov	r9, r2
 8000b12:	464d      	mov	r5, r9
 8000b14:	1e6b      	subs	r3, r5, #1
 8000b16:	419d      	sbcs	r5, r3
 8000b18:	4335      	orrs	r5, r6
 8000b1a:	e778      	b.n	8000a0e <__aeabi_dadd+0x472>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	431a      	orrs	r2, r3
 8000b20:	d000      	beq.n	8000b24 <__aeabi_dadd+0x588>
 8000b22:	e66b      	b.n	80007fc <__aeabi_dadd+0x260>
 8000b24:	076b      	lsls	r3, r5, #29
 8000b26:	08f9      	lsrs	r1, r7, #3
 8000b28:	4319      	orrs	r1, r3
 8000b2a:	08eb      	lsrs	r3, r5, #3
 8000b2c:	e680      	b.n	8000830 <__aeabi_dadd+0x294>
 8000b2e:	4661      	mov	r1, ip
 8000b30:	4339      	orrs	r1, r7
 8000b32:	d054      	beq.n	8000bde <__aeabi_dadd+0x642>
 8000b34:	4663      	mov	r3, ip
 8000b36:	08f9      	lsrs	r1, r7, #3
 8000b38:	075c      	lsls	r4, r3, #29
 8000b3a:	4321      	orrs	r1, r4
 8000b3c:	08db      	lsrs	r3, r3, #3
 8000b3e:	0004      	movs	r4, r0
 8000b40:	e654      	b.n	80007ec <__aeabi_dadd+0x250>
 8000b42:	464a      	mov	r2, r9
 8000b44:	1abd      	subs	r5, r7, r2
 8000b46:	42af      	cmp	r7, r5
 8000b48:	4189      	sbcs	r1, r1
 8000b4a:	4662      	mov	r2, ip
 8000b4c:	4249      	negs	r1, r1
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	1a5b      	subs	r3, r3, r1
 8000b52:	4698      	mov	r8, r3
 8000b54:	0004      	movs	r4, r0
 8000b56:	2601      	movs	r6, #1
 8000b58:	e56b      	b.n	8000632 <__aeabi_dadd+0x96>
 8000b5a:	464a      	mov	r2, r9
 8000b5c:	1bd5      	subs	r5, r2, r7
 8000b5e:	45a9      	cmp	r9, r5
 8000b60:	4189      	sbcs	r1, r1
 8000b62:	4662      	mov	r2, ip
 8000b64:	4249      	negs	r1, r1
 8000b66:	1a9a      	subs	r2, r3, r2
 8000b68:	1a52      	subs	r2, r2, r1
 8000b6a:	4690      	mov	r8, r2
 8000b6c:	0212      	lsls	r2, r2, #8
 8000b6e:	d532      	bpl.n	8000bd6 <__aeabi_dadd+0x63a>
 8000b70:	464a      	mov	r2, r9
 8000b72:	1abd      	subs	r5, r7, r2
 8000b74:	42af      	cmp	r7, r5
 8000b76:	4189      	sbcs	r1, r1
 8000b78:	4662      	mov	r2, ip
 8000b7a:	4249      	negs	r1, r1
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	1a5b      	subs	r3, r3, r1
 8000b80:	4698      	mov	r8, r3
 8000b82:	0004      	movs	r4, r0
 8000b84:	e584      	b.n	8000690 <__aeabi_dadd+0xf4>
 8000b86:	4663      	mov	r3, ip
 8000b88:	08f9      	lsrs	r1, r7, #3
 8000b8a:	075a      	lsls	r2, r3, #29
 8000b8c:	4311      	orrs	r1, r2
 8000b8e:	08db      	lsrs	r3, r3, #3
 8000b90:	e64e      	b.n	8000830 <__aeabi_dadd+0x294>
 8000b92:	08f9      	lsrs	r1, r7, #3
 8000b94:	0768      	lsls	r0, r5, #29
 8000b96:	4301      	orrs	r1, r0
 8000b98:	08eb      	lsrs	r3, r5, #3
 8000b9a:	e624      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000b9c:	4662      	mov	r2, ip
 8000b9e:	433a      	orrs	r2, r7
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_dadd+0x608>
 8000ba2:	e698      	b.n	80008d6 <__aeabi_dadd+0x33a>
 8000ba4:	464a      	mov	r2, r9
 8000ba6:	08d1      	lsrs	r1, r2, #3
 8000ba8:	075a      	lsls	r2, r3, #29
 8000baa:	4311      	orrs	r1, r2
 8000bac:	08da      	lsrs	r2, r3, #3
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	031b      	lsls	r3, r3, #12
 8000bb2:	421a      	tst	r2, r3
 8000bb4:	d008      	beq.n	8000bc8 <__aeabi_dadd+0x62c>
 8000bb6:	4660      	mov	r0, ip
 8000bb8:	08c5      	lsrs	r5, r0, #3
 8000bba:	421d      	tst	r5, r3
 8000bbc:	d104      	bne.n	8000bc8 <__aeabi_dadd+0x62c>
 8000bbe:	4654      	mov	r4, sl
 8000bc0:	002a      	movs	r2, r5
 8000bc2:	08f9      	lsrs	r1, r7, #3
 8000bc4:	0743      	lsls	r3, r0, #29
 8000bc6:	4319      	orrs	r1, r3
 8000bc8:	0f4b      	lsrs	r3, r1, #29
 8000bca:	00c9      	lsls	r1, r1, #3
 8000bcc:	075b      	lsls	r3, r3, #29
 8000bce:	08c9      	lsrs	r1, r1, #3
 8000bd0:	4319      	orrs	r1, r3
 8000bd2:	0013      	movs	r3, r2
 8000bd4:	e62c      	b.n	8000830 <__aeabi_dadd+0x294>
 8000bd6:	4641      	mov	r1, r8
 8000bd8:	4329      	orrs	r1, r5
 8000bda:	d000      	beq.n	8000bde <__aeabi_dadd+0x642>
 8000bdc:	e5fa      	b.n	80007d4 <__aeabi_dadd+0x238>
 8000bde:	2300      	movs	r3, #0
 8000be0:	000a      	movs	r2, r1
 8000be2:	2400      	movs	r4, #0
 8000be4:	e602      	b.n	80007ec <__aeabi_dadd+0x250>
 8000be6:	076b      	lsls	r3, r5, #29
 8000be8:	08f9      	lsrs	r1, r7, #3
 8000bea:	4319      	orrs	r1, r3
 8000bec:	08eb      	lsrs	r3, r5, #3
 8000bee:	e5fd      	b.n	80007ec <__aeabi_dadd+0x250>
 8000bf0:	4663      	mov	r3, ip
 8000bf2:	08f9      	lsrs	r1, r7, #3
 8000bf4:	075b      	lsls	r3, r3, #29
 8000bf6:	4319      	orrs	r1, r3
 8000bf8:	4663      	mov	r3, ip
 8000bfa:	0004      	movs	r4, r0
 8000bfc:	08db      	lsrs	r3, r3, #3
 8000bfe:	e617      	b.n	8000830 <__aeabi_dadd+0x294>
 8000c00:	003d      	movs	r5, r7
 8000c02:	444d      	add	r5, r9
 8000c04:	4463      	add	r3, ip
 8000c06:	454d      	cmp	r5, r9
 8000c08:	4189      	sbcs	r1, r1
 8000c0a:	4698      	mov	r8, r3
 8000c0c:	4249      	negs	r1, r1
 8000c0e:	4488      	add	r8, r1
 8000c10:	4643      	mov	r3, r8
 8000c12:	021b      	lsls	r3, r3, #8
 8000c14:	d400      	bmi.n	8000c18 <__aeabi_dadd+0x67c>
 8000c16:	e5dd      	b.n	80007d4 <__aeabi_dadd+0x238>
 8000c18:	4642      	mov	r2, r8
 8000c1a:	4b14      	ldr	r3, [pc, #80]	; (8000c6c <__aeabi_dadd+0x6d0>)
 8000c1c:	2601      	movs	r6, #1
 8000c1e:	401a      	ands	r2, r3
 8000c20:	4690      	mov	r8, r2
 8000c22:	e5d7      	b.n	80007d4 <__aeabi_dadd+0x238>
 8000c24:	0010      	movs	r0, r2
 8000c26:	001e      	movs	r6, r3
 8000c28:	3820      	subs	r0, #32
 8000c2a:	40c6      	lsrs	r6, r0
 8000c2c:	2a20      	cmp	r2, #32
 8000c2e:	d005      	beq.n	8000c3c <__aeabi_dadd+0x6a0>
 8000c30:	2040      	movs	r0, #64	; 0x40
 8000c32:	1a82      	subs	r2, r0, r2
 8000c34:	4093      	lsls	r3, r2
 8000c36:	464a      	mov	r2, r9
 8000c38:	431a      	orrs	r2, r3
 8000c3a:	4691      	mov	r9, r2
 8000c3c:	464d      	mov	r5, r9
 8000c3e:	1e6b      	subs	r3, r5, #1
 8000c40:	419d      	sbcs	r5, r3
 8000c42:	4335      	orrs	r5, r6
 8000c44:	e621      	b.n	800088a <__aeabi_dadd+0x2ee>
 8000c46:	0002      	movs	r2, r0
 8000c48:	2300      	movs	r3, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	e540      	b.n	80006d0 <__aeabi_dadd+0x134>
 8000c4e:	464a      	mov	r2, r9
 8000c50:	19d5      	adds	r5, r2, r7
 8000c52:	42bd      	cmp	r5, r7
 8000c54:	4189      	sbcs	r1, r1
 8000c56:	4463      	add	r3, ip
 8000c58:	4698      	mov	r8, r3
 8000c5a:	4249      	negs	r1, r1
 8000c5c:	4488      	add	r8, r1
 8000c5e:	e5b3      	b.n	80007c8 <__aeabi_dadd+0x22c>
 8000c60:	2100      	movs	r1, #0
 8000c62:	4a01      	ldr	r2, [pc, #4]	; (8000c68 <__aeabi_dadd+0x6cc>)
 8000c64:	000b      	movs	r3, r1
 8000c66:	e533      	b.n	80006d0 <__aeabi_dadd+0x134>
 8000c68:	000007ff 	.word	0x000007ff
 8000c6c:	ff7fffff 	.word	0xff7fffff

08000c70 <__aeabi_ddiv>:
 8000c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c72:	4657      	mov	r7, sl
 8000c74:	464e      	mov	r6, r9
 8000c76:	4645      	mov	r5, r8
 8000c78:	46de      	mov	lr, fp
 8000c7a:	b5e0      	push	{r5, r6, r7, lr}
 8000c7c:	4681      	mov	r9, r0
 8000c7e:	0005      	movs	r5, r0
 8000c80:	030c      	lsls	r4, r1, #12
 8000c82:	0048      	lsls	r0, r1, #1
 8000c84:	4692      	mov	sl, r2
 8000c86:	001f      	movs	r7, r3
 8000c88:	b085      	sub	sp, #20
 8000c8a:	0b24      	lsrs	r4, r4, #12
 8000c8c:	0d40      	lsrs	r0, r0, #21
 8000c8e:	0fce      	lsrs	r6, r1, #31
 8000c90:	2800      	cmp	r0, #0
 8000c92:	d059      	beq.n	8000d48 <__aeabi_ddiv+0xd8>
 8000c94:	4b87      	ldr	r3, [pc, #540]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000c96:	4298      	cmp	r0, r3
 8000c98:	d100      	bne.n	8000c9c <__aeabi_ddiv+0x2c>
 8000c9a:	e098      	b.n	8000dce <__aeabi_ddiv+0x15e>
 8000c9c:	0f6b      	lsrs	r3, r5, #29
 8000c9e:	00e4      	lsls	r4, r4, #3
 8000ca0:	431c      	orrs	r4, r3
 8000ca2:	2380      	movs	r3, #128	; 0x80
 8000ca4:	041b      	lsls	r3, r3, #16
 8000ca6:	4323      	orrs	r3, r4
 8000ca8:	4698      	mov	r8, r3
 8000caa:	4b83      	ldr	r3, [pc, #524]	; (8000eb8 <__aeabi_ddiv+0x248>)
 8000cac:	00ed      	lsls	r5, r5, #3
 8000cae:	469b      	mov	fp, r3
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	4699      	mov	r9, r3
 8000cb4:	4483      	add	fp, r0
 8000cb6:	9300      	str	r3, [sp, #0]
 8000cb8:	033c      	lsls	r4, r7, #12
 8000cba:	007b      	lsls	r3, r7, #1
 8000cbc:	4650      	mov	r0, sl
 8000cbe:	0b24      	lsrs	r4, r4, #12
 8000cc0:	0d5b      	lsrs	r3, r3, #21
 8000cc2:	0fff      	lsrs	r7, r7, #31
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d067      	beq.n	8000d98 <__aeabi_ddiv+0x128>
 8000cc8:	4a7a      	ldr	r2, [pc, #488]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d018      	beq.n	8000d00 <__aeabi_ddiv+0x90>
 8000cce:	497a      	ldr	r1, [pc, #488]	; (8000eb8 <__aeabi_ddiv+0x248>)
 8000cd0:	0f42      	lsrs	r2, r0, #29
 8000cd2:	468c      	mov	ip, r1
 8000cd4:	00e4      	lsls	r4, r4, #3
 8000cd6:	4659      	mov	r1, fp
 8000cd8:	4314      	orrs	r4, r2
 8000cda:	2280      	movs	r2, #128	; 0x80
 8000cdc:	4463      	add	r3, ip
 8000cde:	0412      	lsls	r2, r2, #16
 8000ce0:	1acb      	subs	r3, r1, r3
 8000ce2:	4314      	orrs	r4, r2
 8000ce4:	469b      	mov	fp, r3
 8000ce6:	00c2      	lsls	r2, r0, #3
 8000ce8:	2000      	movs	r0, #0
 8000cea:	0033      	movs	r3, r6
 8000cec:	407b      	eors	r3, r7
 8000cee:	469a      	mov	sl, r3
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	2b0f      	cmp	r3, #15
 8000cf4:	d900      	bls.n	8000cf8 <__aeabi_ddiv+0x88>
 8000cf6:	e0ef      	b.n	8000ed8 <__aeabi_ddiv+0x268>
 8000cf8:	4970      	ldr	r1, [pc, #448]	; (8000ebc <__aeabi_ddiv+0x24c>)
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	58cb      	ldr	r3, [r1, r3]
 8000cfe:	469f      	mov	pc, r3
 8000d00:	4b6f      	ldr	r3, [pc, #444]	; (8000ec0 <__aeabi_ddiv+0x250>)
 8000d02:	4652      	mov	r2, sl
 8000d04:	469c      	mov	ip, r3
 8000d06:	4322      	orrs	r2, r4
 8000d08:	44e3      	add	fp, ip
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_ddiv+0xa0>
 8000d0e:	e095      	b.n	8000e3c <__aeabi_ddiv+0x1cc>
 8000d10:	4649      	mov	r1, r9
 8000d12:	2302      	movs	r3, #2
 8000d14:	4319      	orrs	r1, r3
 8000d16:	4689      	mov	r9, r1
 8000d18:	2400      	movs	r4, #0
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	e7e5      	b.n	8000cea <__aeabi_ddiv+0x7a>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	2400      	movs	r4, #0
 8000d22:	2500      	movs	r5, #0
 8000d24:	4652      	mov	r2, sl
 8000d26:	051b      	lsls	r3, r3, #20
 8000d28:	4323      	orrs	r3, r4
 8000d2a:	07d2      	lsls	r2, r2, #31
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	0028      	movs	r0, r5
 8000d30:	0019      	movs	r1, r3
 8000d32:	b005      	add	sp, #20
 8000d34:	bcf0      	pop	{r4, r5, r6, r7}
 8000d36:	46bb      	mov	fp, r7
 8000d38:	46b2      	mov	sl, r6
 8000d3a:	46a9      	mov	r9, r5
 8000d3c:	46a0      	mov	r8, r4
 8000d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d40:	2400      	movs	r4, #0
 8000d42:	2500      	movs	r5, #0
 8000d44:	4b5b      	ldr	r3, [pc, #364]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000d46:	e7ed      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8000d48:	464b      	mov	r3, r9
 8000d4a:	4323      	orrs	r3, r4
 8000d4c:	4698      	mov	r8, r3
 8000d4e:	d100      	bne.n	8000d52 <__aeabi_ddiv+0xe2>
 8000d50:	e089      	b.n	8000e66 <__aeabi_ddiv+0x1f6>
 8000d52:	2c00      	cmp	r4, #0
 8000d54:	d100      	bne.n	8000d58 <__aeabi_ddiv+0xe8>
 8000d56:	e1e0      	b.n	800111a <__aeabi_ddiv+0x4aa>
 8000d58:	0020      	movs	r0, r4
 8000d5a:	f001 fb07 	bl	800236c <__clzsi2>
 8000d5e:	0001      	movs	r1, r0
 8000d60:	0002      	movs	r2, r0
 8000d62:	390b      	subs	r1, #11
 8000d64:	231d      	movs	r3, #29
 8000d66:	1a5b      	subs	r3, r3, r1
 8000d68:	4649      	mov	r1, r9
 8000d6a:	0010      	movs	r0, r2
 8000d6c:	40d9      	lsrs	r1, r3
 8000d6e:	3808      	subs	r0, #8
 8000d70:	4084      	lsls	r4, r0
 8000d72:	000b      	movs	r3, r1
 8000d74:	464d      	mov	r5, r9
 8000d76:	4323      	orrs	r3, r4
 8000d78:	4698      	mov	r8, r3
 8000d7a:	4085      	lsls	r5, r0
 8000d7c:	4851      	ldr	r0, [pc, #324]	; (8000ec4 <__aeabi_ddiv+0x254>)
 8000d7e:	033c      	lsls	r4, r7, #12
 8000d80:	1a83      	subs	r3, r0, r2
 8000d82:	469b      	mov	fp, r3
 8000d84:	2300      	movs	r3, #0
 8000d86:	4699      	mov	r9, r3
 8000d88:	9300      	str	r3, [sp, #0]
 8000d8a:	007b      	lsls	r3, r7, #1
 8000d8c:	4650      	mov	r0, sl
 8000d8e:	0b24      	lsrs	r4, r4, #12
 8000d90:	0d5b      	lsrs	r3, r3, #21
 8000d92:	0fff      	lsrs	r7, r7, #31
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d197      	bne.n	8000cc8 <__aeabi_ddiv+0x58>
 8000d98:	4652      	mov	r2, sl
 8000d9a:	4322      	orrs	r2, r4
 8000d9c:	d055      	beq.n	8000e4a <__aeabi_ddiv+0x1da>
 8000d9e:	2c00      	cmp	r4, #0
 8000da0:	d100      	bne.n	8000da4 <__aeabi_ddiv+0x134>
 8000da2:	e1ca      	b.n	800113a <__aeabi_ddiv+0x4ca>
 8000da4:	0020      	movs	r0, r4
 8000da6:	f001 fae1 	bl	800236c <__clzsi2>
 8000daa:	0002      	movs	r2, r0
 8000dac:	3a0b      	subs	r2, #11
 8000dae:	231d      	movs	r3, #29
 8000db0:	0001      	movs	r1, r0
 8000db2:	1a9b      	subs	r3, r3, r2
 8000db4:	4652      	mov	r2, sl
 8000db6:	3908      	subs	r1, #8
 8000db8:	40da      	lsrs	r2, r3
 8000dba:	408c      	lsls	r4, r1
 8000dbc:	4314      	orrs	r4, r2
 8000dbe:	4652      	mov	r2, sl
 8000dc0:	408a      	lsls	r2, r1
 8000dc2:	4b41      	ldr	r3, [pc, #260]	; (8000ec8 <__aeabi_ddiv+0x258>)
 8000dc4:	4458      	add	r0, fp
 8000dc6:	469b      	mov	fp, r3
 8000dc8:	4483      	add	fp, r0
 8000dca:	2000      	movs	r0, #0
 8000dcc:	e78d      	b.n	8000cea <__aeabi_ddiv+0x7a>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	4698      	mov	r8, r3
 8000dd4:	d140      	bne.n	8000e58 <__aeabi_ddiv+0x1e8>
 8000dd6:	2308      	movs	r3, #8
 8000dd8:	4699      	mov	r9, r3
 8000dda:	3b06      	subs	r3, #6
 8000ddc:	2500      	movs	r5, #0
 8000dde:	4683      	mov	fp, r0
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	e769      	b.n	8000cb8 <__aeabi_ddiv+0x48>
 8000de4:	46b2      	mov	sl, r6
 8000de6:	9b00      	ldr	r3, [sp, #0]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d0a9      	beq.n	8000d40 <__aeabi_ddiv+0xd0>
 8000dec:	2b03      	cmp	r3, #3
 8000dee:	d100      	bne.n	8000df2 <__aeabi_ddiv+0x182>
 8000df0:	e211      	b.n	8001216 <__aeabi_ddiv+0x5a6>
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d093      	beq.n	8000d1e <__aeabi_ddiv+0xae>
 8000df6:	4a35      	ldr	r2, [pc, #212]	; (8000ecc <__aeabi_ddiv+0x25c>)
 8000df8:	445a      	add	r2, fp
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	dc00      	bgt.n	8000e00 <__aeabi_ddiv+0x190>
 8000dfe:	e13c      	b.n	800107a <__aeabi_ddiv+0x40a>
 8000e00:	076b      	lsls	r3, r5, #29
 8000e02:	d000      	beq.n	8000e06 <__aeabi_ddiv+0x196>
 8000e04:	e1a7      	b.n	8001156 <__aeabi_ddiv+0x4e6>
 8000e06:	08ed      	lsrs	r5, r5, #3
 8000e08:	4643      	mov	r3, r8
 8000e0a:	01db      	lsls	r3, r3, #7
 8000e0c:	d506      	bpl.n	8000e1c <__aeabi_ddiv+0x1ac>
 8000e0e:	4642      	mov	r2, r8
 8000e10:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <__aeabi_ddiv+0x260>)
 8000e12:	401a      	ands	r2, r3
 8000e14:	4690      	mov	r8, r2
 8000e16:	2280      	movs	r2, #128	; 0x80
 8000e18:	00d2      	lsls	r2, r2, #3
 8000e1a:	445a      	add	r2, fp
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <__aeabi_ddiv+0x264>)
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	dc8e      	bgt.n	8000d40 <__aeabi_ddiv+0xd0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	0552      	lsls	r2, r2, #21
 8000e26:	0758      	lsls	r0, r3, #29
 8000e28:	025c      	lsls	r4, r3, #9
 8000e2a:	4305      	orrs	r5, r0
 8000e2c:	0b24      	lsrs	r4, r4, #12
 8000e2e:	0d53      	lsrs	r3, r2, #21
 8000e30:	e778      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8000e32:	46ba      	mov	sl, r7
 8000e34:	46a0      	mov	r8, r4
 8000e36:	0015      	movs	r5, r2
 8000e38:	9000      	str	r0, [sp, #0]
 8000e3a:	e7d4      	b.n	8000de6 <__aeabi_ddiv+0x176>
 8000e3c:	464a      	mov	r2, r9
 8000e3e:	2303      	movs	r3, #3
 8000e40:	431a      	orrs	r2, r3
 8000e42:	4691      	mov	r9, r2
 8000e44:	2003      	movs	r0, #3
 8000e46:	4652      	mov	r2, sl
 8000e48:	e74f      	b.n	8000cea <__aeabi_ddiv+0x7a>
 8000e4a:	4649      	mov	r1, r9
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	4319      	orrs	r1, r3
 8000e50:	4689      	mov	r9, r1
 8000e52:	2400      	movs	r4, #0
 8000e54:	2001      	movs	r0, #1
 8000e56:	e748      	b.n	8000cea <__aeabi_ddiv+0x7a>
 8000e58:	230c      	movs	r3, #12
 8000e5a:	4699      	mov	r9, r3
 8000e5c:	3b09      	subs	r3, #9
 8000e5e:	46a0      	mov	r8, r4
 8000e60:	4683      	mov	fp, r0
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	e728      	b.n	8000cb8 <__aeabi_ddiv+0x48>
 8000e66:	2304      	movs	r3, #4
 8000e68:	4699      	mov	r9, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	469b      	mov	fp, r3
 8000e6e:	3301      	adds	r3, #1
 8000e70:	2500      	movs	r5, #0
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	e720      	b.n	8000cb8 <__aeabi_ddiv+0x48>
 8000e76:	2300      	movs	r3, #0
 8000e78:	2480      	movs	r4, #128	; 0x80
 8000e7a:	469a      	mov	sl, r3
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000e80:	0324      	lsls	r4, r4, #12
 8000e82:	e74f      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8000e84:	2380      	movs	r3, #128	; 0x80
 8000e86:	4641      	mov	r1, r8
 8000e88:	031b      	lsls	r3, r3, #12
 8000e8a:	4219      	tst	r1, r3
 8000e8c:	d008      	beq.n	8000ea0 <__aeabi_ddiv+0x230>
 8000e8e:	421c      	tst	r4, r3
 8000e90:	d106      	bne.n	8000ea0 <__aeabi_ddiv+0x230>
 8000e92:	431c      	orrs	r4, r3
 8000e94:	0324      	lsls	r4, r4, #12
 8000e96:	46ba      	mov	sl, r7
 8000e98:	0015      	movs	r5, r2
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000e9c:	0b24      	lsrs	r4, r4, #12
 8000e9e:	e741      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8000ea0:	2480      	movs	r4, #128	; 0x80
 8000ea2:	4643      	mov	r3, r8
 8000ea4:	0324      	lsls	r4, r4, #12
 8000ea6:	431c      	orrs	r4, r3
 8000ea8:	0324      	lsls	r4, r4, #12
 8000eaa:	46b2      	mov	sl, r6
 8000eac:	4b01      	ldr	r3, [pc, #4]	; (8000eb4 <__aeabi_ddiv+0x244>)
 8000eae:	0b24      	lsrs	r4, r4, #12
 8000eb0:	e738      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8000eb2:	46c0      	nop			; (mov r8, r8)
 8000eb4:	000007ff 	.word	0x000007ff
 8000eb8:	fffffc01 	.word	0xfffffc01
 8000ebc:	0800d7d4 	.word	0x0800d7d4
 8000ec0:	fffff801 	.word	0xfffff801
 8000ec4:	fffffc0d 	.word	0xfffffc0d
 8000ec8:	000003f3 	.word	0x000003f3
 8000ecc:	000003ff 	.word	0x000003ff
 8000ed0:	feffffff 	.word	0xfeffffff
 8000ed4:	000007fe 	.word	0x000007fe
 8000ed8:	4544      	cmp	r4, r8
 8000eda:	d200      	bcs.n	8000ede <__aeabi_ddiv+0x26e>
 8000edc:	e116      	b.n	800110c <__aeabi_ddiv+0x49c>
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_ddiv+0x272>
 8000ee0:	e111      	b.n	8001106 <__aeabi_ddiv+0x496>
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	425b      	negs	r3, r3
 8000ee6:	469c      	mov	ip, r3
 8000ee8:	002e      	movs	r6, r5
 8000eea:	4640      	mov	r0, r8
 8000eec:	2500      	movs	r5, #0
 8000eee:	44e3      	add	fp, ip
 8000ef0:	0223      	lsls	r3, r4, #8
 8000ef2:	0e14      	lsrs	r4, r2, #24
 8000ef4:	431c      	orrs	r4, r3
 8000ef6:	0c1b      	lsrs	r3, r3, #16
 8000ef8:	4699      	mov	r9, r3
 8000efa:	0423      	lsls	r3, r4, #16
 8000efc:	0c1f      	lsrs	r7, r3, #16
 8000efe:	0212      	lsls	r2, r2, #8
 8000f00:	4649      	mov	r1, r9
 8000f02:	9200      	str	r2, [sp, #0]
 8000f04:	9701      	str	r7, [sp, #4]
 8000f06:	f7ff f9ab 	bl	8000260 <__aeabi_uidivmod>
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	437a      	muls	r2, r7
 8000f0e:	040b      	lsls	r3, r1, #16
 8000f10:	0c31      	lsrs	r1, r6, #16
 8000f12:	4680      	mov	r8, r0
 8000f14:	4319      	orrs	r1, r3
 8000f16:	428a      	cmp	r2, r1
 8000f18:	d90b      	bls.n	8000f32 <__aeabi_ddiv+0x2c2>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	425b      	negs	r3, r3
 8000f1e:	469c      	mov	ip, r3
 8000f20:	1909      	adds	r1, r1, r4
 8000f22:	44e0      	add	r8, ip
 8000f24:	428c      	cmp	r4, r1
 8000f26:	d804      	bhi.n	8000f32 <__aeabi_ddiv+0x2c2>
 8000f28:	428a      	cmp	r2, r1
 8000f2a:	d902      	bls.n	8000f32 <__aeabi_ddiv+0x2c2>
 8000f2c:	1e83      	subs	r3, r0, #2
 8000f2e:	4698      	mov	r8, r3
 8000f30:	1909      	adds	r1, r1, r4
 8000f32:	1a88      	subs	r0, r1, r2
 8000f34:	4649      	mov	r1, r9
 8000f36:	f7ff f993 	bl	8000260 <__aeabi_uidivmod>
 8000f3a:	0409      	lsls	r1, r1, #16
 8000f3c:	468c      	mov	ip, r1
 8000f3e:	0431      	lsls	r1, r6, #16
 8000f40:	4666      	mov	r6, ip
 8000f42:	9a01      	ldr	r2, [sp, #4]
 8000f44:	0c09      	lsrs	r1, r1, #16
 8000f46:	4342      	muls	r2, r0
 8000f48:	0003      	movs	r3, r0
 8000f4a:	4331      	orrs	r1, r6
 8000f4c:	428a      	cmp	r2, r1
 8000f4e:	d904      	bls.n	8000f5a <__aeabi_ddiv+0x2ea>
 8000f50:	1909      	adds	r1, r1, r4
 8000f52:	3b01      	subs	r3, #1
 8000f54:	428c      	cmp	r4, r1
 8000f56:	d800      	bhi.n	8000f5a <__aeabi_ddiv+0x2ea>
 8000f58:	e111      	b.n	800117e <__aeabi_ddiv+0x50e>
 8000f5a:	1a89      	subs	r1, r1, r2
 8000f5c:	4642      	mov	r2, r8
 8000f5e:	9e00      	ldr	r6, [sp, #0]
 8000f60:	0412      	lsls	r2, r2, #16
 8000f62:	431a      	orrs	r2, r3
 8000f64:	0c33      	lsrs	r3, r6, #16
 8000f66:	001f      	movs	r7, r3
 8000f68:	0c10      	lsrs	r0, r2, #16
 8000f6a:	4690      	mov	r8, r2
 8000f6c:	9302      	str	r3, [sp, #8]
 8000f6e:	0413      	lsls	r3, r2, #16
 8000f70:	0432      	lsls	r2, r6, #16
 8000f72:	0c16      	lsrs	r6, r2, #16
 8000f74:	0032      	movs	r2, r6
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	435a      	muls	r2, r3
 8000f7a:	9603      	str	r6, [sp, #12]
 8000f7c:	437b      	muls	r3, r7
 8000f7e:	4346      	muls	r6, r0
 8000f80:	4378      	muls	r0, r7
 8000f82:	0c17      	lsrs	r7, r2, #16
 8000f84:	46bc      	mov	ip, r7
 8000f86:	199b      	adds	r3, r3, r6
 8000f88:	4463      	add	r3, ip
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	d903      	bls.n	8000f96 <__aeabi_ddiv+0x326>
 8000f8e:	2680      	movs	r6, #128	; 0x80
 8000f90:	0276      	lsls	r6, r6, #9
 8000f92:	46b4      	mov	ip, r6
 8000f94:	4460      	add	r0, ip
 8000f96:	0c1e      	lsrs	r6, r3, #16
 8000f98:	1830      	adds	r0, r6, r0
 8000f9a:	0416      	lsls	r6, r2, #16
 8000f9c:	041b      	lsls	r3, r3, #16
 8000f9e:	0c36      	lsrs	r6, r6, #16
 8000fa0:	199e      	adds	r6, r3, r6
 8000fa2:	4281      	cmp	r1, r0
 8000fa4:	d200      	bcs.n	8000fa8 <__aeabi_ddiv+0x338>
 8000fa6:	e09c      	b.n	80010e2 <__aeabi_ddiv+0x472>
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0x33c>
 8000faa:	e097      	b.n	80010dc <__aeabi_ddiv+0x46c>
 8000fac:	1bae      	subs	r6, r5, r6
 8000fae:	1a09      	subs	r1, r1, r0
 8000fb0:	42b5      	cmp	r5, r6
 8000fb2:	4180      	sbcs	r0, r0
 8000fb4:	4240      	negs	r0, r0
 8000fb6:	1a08      	subs	r0, r1, r0
 8000fb8:	4284      	cmp	r4, r0
 8000fba:	d100      	bne.n	8000fbe <__aeabi_ddiv+0x34e>
 8000fbc:	e111      	b.n	80011e2 <__aeabi_ddiv+0x572>
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	f7ff f94e 	bl	8000260 <__aeabi_uidivmod>
 8000fc4:	9a01      	ldr	r2, [sp, #4]
 8000fc6:	040b      	lsls	r3, r1, #16
 8000fc8:	4342      	muls	r2, r0
 8000fca:	0c31      	lsrs	r1, r6, #16
 8000fcc:	0005      	movs	r5, r0
 8000fce:	4319      	orrs	r1, r3
 8000fd0:	428a      	cmp	r2, r1
 8000fd2:	d907      	bls.n	8000fe4 <__aeabi_ddiv+0x374>
 8000fd4:	1909      	adds	r1, r1, r4
 8000fd6:	3d01      	subs	r5, #1
 8000fd8:	428c      	cmp	r4, r1
 8000fda:	d803      	bhi.n	8000fe4 <__aeabi_ddiv+0x374>
 8000fdc:	428a      	cmp	r2, r1
 8000fde:	d901      	bls.n	8000fe4 <__aeabi_ddiv+0x374>
 8000fe0:	1e85      	subs	r5, r0, #2
 8000fe2:	1909      	adds	r1, r1, r4
 8000fe4:	1a88      	subs	r0, r1, r2
 8000fe6:	4649      	mov	r1, r9
 8000fe8:	f7ff f93a 	bl	8000260 <__aeabi_uidivmod>
 8000fec:	0409      	lsls	r1, r1, #16
 8000fee:	468c      	mov	ip, r1
 8000ff0:	0431      	lsls	r1, r6, #16
 8000ff2:	4666      	mov	r6, ip
 8000ff4:	9a01      	ldr	r2, [sp, #4]
 8000ff6:	0c09      	lsrs	r1, r1, #16
 8000ff8:	4342      	muls	r2, r0
 8000ffa:	0003      	movs	r3, r0
 8000ffc:	4331      	orrs	r1, r6
 8000ffe:	428a      	cmp	r2, r1
 8001000:	d907      	bls.n	8001012 <__aeabi_ddiv+0x3a2>
 8001002:	1909      	adds	r1, r1, r4
 8001004:	3b01      	subs	r3, #1
 8001006:	428c      	cmp	r4, r1
 8001008:	d803      	bhi.n	8001012 <__aeabi_ddiv+0x3a2>
 800100a:	428a      	cmp	r2, r1
 800100c:	d901      	bls.n	8001012 <__aeabi_ddiv+0x3a2>
 800100e:	1e83      	subs	r3, r0, #2
 8001010:	1909      	adds	r1, r1, r4
 8001012:	9e03      	ldr	r6, [sp, #12]
 8001014:	1a89      	subs	r1, r1, r2
 8001016:	0032      	movs	r2, r6
 8001018:	042d      	lsls	r5, r5, #16
 800101a:	431d      	orrs	r5, r3
 800101c:	9f02      	ldr	r7, [sp, #8]
 800101e:	042b      	lsls	r3, r5, #16
 8001020:	0c1b      	lsrs	r3, r3, #16
 8001022:	435a      	muls	r2, r3
 8001024:	437b      	muls	r3, r7
 8001026:	469c      	mov	ip, r3
 8001028:	0c28      	lsrs	r0, r5, #16
 800102a:	4346      	muls	r6, r0
 800102c:	0c13      	lsrs	r3, r2, #16
 800102e:	44b4      	add	ip, r6
 8001030:	4463      	add	r3, ip
 8001032:	4378      	muls	r0, r7
 8001034:	429e      	cmp	r6, r3
 8001036:	d903      	bls.n	8001040 <__aeabi_ddiv+0x3d0>
 8001038:	2680      	movs	r6, #128	; 0x80
 800103a:	0276      	lsls	r6, r6, #9
 800103c:	46b4      	mov	ip, r6
 800103e:	4460      	add	r0, ip
 8001040:	0c1e      	lsrs	r6, r3, #16
 8001042:	0412      	lsls	r2, r2, #16
 8001044:	041b      	lsls	r3, r3, #16
 8001046:	0c12      	lsrs	r2, r2, #16
 8001048:	1830      	adds	r0, r6, r0
 800104a:	189b      	adds	r3, r3, r2
 800104c:	4281      	cmp	r1, r0
 800104e:	d306      	bcc.n	800105e <__aeabi_ddiv+0x3ee>
 8001050:	d002      	beq.n	8001058 <__aeabi_ddiv+0x3e8>
 8001052:	2301      	movs	r3, #1
 8001054:	431d      	orrs	r5, r3
 8001056:	e6ce      	b.n	8000df6 <__aeabi_ddiv+0x186>
 8001058:	2b00      	cmp	r3, #0
 800105a:	d100      	bne.n	800105e <__aeabi_ddiv+0x3ee>
 800105c:	e6cb      	b.n	8000df6 <__aeabi_ddiv+0x186>
 800105e:	1861      	adds	r1, r4, r1
 8001060:	1e6e      	subs	r6, r5, #1
 8001062:	42a1      	cmp	r1, r4
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x3f8>
 8001066:	e0a4      	b.n	80011b2 <__aeabi_ddiv+0x542>
 8001068:	4281      	cmp	r1, r0
 800106a:	d200      	bcs.n	800106e <__aeabi_ddiv+0x3fe>
 800106c:	e0c9      	b.n	8001202 <__aeabi_ddiv+0x592>
 800106e:	d100      	bne.n	8001072 <__aeabi_ddiv+0x402>
 8001070:	e0d9      	b.n	8001226 <__aeabi_ddiv+0x5b6>
 8001072:	0035      	movs	r5, r6
 8001074:	e7ed      	b.n	8001052 <__aeabi_ddiv+0x3e2>
 8001076:	2501      	movs	r5, #1
 8001078:	426d      	negs	r5, r5
 800107a:	2101      	movs	r1, #1
 800107c:	1a89      	subs	r1, r1, r2
 800107e:	2938      	cmp	r1, #56	; 0x38
 8001080:	dd00      	ble.n	8001084 <__aeabi_ddiv+0x414>
 8001082:	e64c      	b.n	8000d1e <__aeabi_ddiv+0xae>
 8001084:	291f      	cmp	r1, #31
 8001086:	dc00      	bgt.n	800108a <__aeabi_ddiv+0x41a>
 8001088:	e07f      	b.n	800118a <__aeabi_ddiv+0x51a>
 800108a:	231f      	movs	r3, #31
 800108c:	425b      	negs	r3, r3
 800108e:	1a9a      	subs	r2, r3, r2
 8001090:	4643      	mov	r3, r8
 8001092:	40d3      	lsrs	r3, r2
 8001094:	2920      	cmp	r1, #32
 8001096:	d004      	beq.n	80010a2 <__aeabi_ddiv+0x432>
 8001098:	4644      	mov	r4, r8
 800109a:	4a65      	ldr	r2, [pc, #404]	; (8001230 <__aeabi_ddiv+0x5c0>)
 800109c:	445a      	add	r2, fp
 800109e:	4094      	lsls	r4, r2
 80010a0:	4325      	orrs	r5, r4
 80010a2:	1e6a      	subs	r2, r5, #1
 80010a4:	4195      	sbcs	r5, r2
 80010a6:	2207      	movs	r2, #7
 80010a8:	432b      	orrs	r3, r5
 80010aa:	0015      	movs	r5, r2
 80010ac:	2400      	movs	r4, #0
 80010ae:	401d      	ands	r5, r3
 80010b0:	421a      	tst	r2, r3
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x446>
 80010b4:	e0a1      	b.n	80011fa <__aeabi_ddiv+0x58a>
 80010b6:	220f      	movs	r2, #15
 80010b8:	2400      	movs	r4, #0
 80010ba:	401a      	ands	r2, r3
 80010bc:	2a04      	cmp	r2, #4
 80010be:	d100      	bne.n	80010c2 <__aeabi_ddiv+0x452>
 80010c0:	e098      	b.n	80011f4 <__aeabi_ddiv+0x584>
 80010c2:	1d1a      	adds	r2, r3, #4
 80010c4:	429a      	cmp	r2, r3
 80010c6:	419b      	sbcs	r3, r3
 80010c8:	425b      	negs	r3, r3
 80010ca:	18e4      	adds	r4, r4, r3
 80010cc:	0013      	movs	r3, r2
 80010ce:	0222      	lsls	r2, r4, #8
 80010d0:	d400      	bmi.n	80010d4 <__aeabi_ddiv+0x464>
 80010d2:	e08f      	b.n	80011f4 <__aeabi_ddiv+0x584>
 80010d4:	2301      	movs	r3, #1
 80010d6:	2400      	movs	r4, #0
 80010d8:	2500      	movs	r5, #0
 80010da:	e623      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 80010dc:	42b5      	cmp	r5, r6
 80010de:	d300      	bcc.n	80010e2 <__aeabi_ddiv+0x472>
 80010e0:	e764      	b.n	8000fac <__aeabi_ddiv+0x33c>
 80010e2:	4643      	mov	r3, r8
 80010e4:	1e5a      	subs	r2, r3, #1
 80010e6:	9b00      	ldr	r3, [sp, #0]
 80010e8:	469c      	mov	ip, r3
 80010ea:	4465      	add	r5, ip
 80010ec:	001f      	movs	r7, r3
 80010ee:	429d      	cmp	r5, r3
 80010f0:	419b      	sbcs	r3, r3
 80010f2:	425b      	negs	r3, r3
 80010f4:	191b      	adds	r3, r3, r4
 80010f6:	18c9      	adds	r1, r1, r3
 80010f8:	428c      	cmp	r4, r1
 80010fa:	d23a      	bcs.n	8001172 <__aeabi_ddiv+0x502>
 80010fc:	4288      	cmp	r0, r1
 80010fe:	d863      	bhi.n	80011c8 <__aeabi_ddiv+0x558>
 8001100:	d060      	beq.n	80011c4 <__aeabi_ddiv+0x554>
 8001102:	4690      	mov	r8, r2
 8001104:	e752      	b.n	8000fac <__aeabi_ddiv+0x33c>
 8001106:	42aa      	cmp	r2, r5
 8001108:	d900      	bls.n	800110c <__aeabi_ddiv+0x49c>
 800110a:	e6ea      	b.n	8000ee2 <__aeabi_ddiv+0x272>
 800110c:	4643      	mov	r3, r8
 800110e:	07de      	lsls	r6, r3, #31
 8001110:	0858      	lsrs	r0, r3, #1
 8001112:	086b      	lsrs	r3, r5, #1
 8001114:	431e      	orrs	r6, r3
 8001116:	07ed      	lsls	r5, r5, #31
 8001118:	e6ea      	b.n	8000ef0 <__aeabi_ddiv+0x280>
 800111a:	4648      	mov	r0, r9
 800111c:	f001 f926 	bl	800236c <__clzsi2>
 8001120:	0001      	movs	r1, r0
 8001122:	0002      	movs	r2, r0
 8001124:	3115      	adds	r1, #21
 8001126:	3220      	adds	r2, #32
 8001128:	291c      	cmp	r1, #28
 800112a:	dc00      	bgt.n	800112e <__aeabi_ddiv+0x4be>
 800112c:	e61a      	b.n	8000d64 <__aeabi_ddiv+0xf4>
 800112e:	464b      	mov	r3, r9
 8001130:	3808      	subs	r0, #8
 8001132:	4083      	lsls	r3, r0
 8001134:	2500      	movs	r5, #0
 8001136:	4698      	mov	r8, r3
 8001138:	e620      	b.n	8000d7c <__aeabi_ddiv+0x10c>
 800113a:	f001 f917 	bl	800236c <__clzsi2>
 800113e:	0003      	movs	r3, r0
 8001140:	001a      	movs	r2, r3
 8001142:	3215      	adds	r2, #21
 8001144:	3020      	adds	r0, #32
 8001146:	2a1c      	cmp	r2, #28
 8001148:	dc00      	bgt.n	800114c <__aeabi_ddiv+0x4dc>
 800114a:	e630      	b.n	8000dae <__aeabi_ddiv+0x13e>
 800114c:	4654      	mov	r4, sl
 800114e:	3b08      	subs	r3, #8
 8001150:	2200      	movs	r2, #0
 8001152:	409c      	lsls	r4, r3
 8001154:	e635      	b.n	8000dc2 <__aeabi_ddiv+0x152>
 8001156:	230f      	movs	r3, #15
 8001158:	402b      	ands	r3, r5
 800115a:	2b04      	cmp	r3, #4
 800115c:	d100      	bne.n	8001160 <__aeabi_ddiv+0x4f0>
 800115e:	e652      	b.n	8000e06 <__aeabi_ddiv+0x196>
 8001160:	2305      	movs	r3, #5
 8001162:	425b      	negs	r3, r3
 8001164:	42ab      	cmp	r3, r5
 8001166:	419b      	sbcs	r3, r3
 8001168:	3504      	adds	r5, #4
 800116a:	425b      	negs	r3, r3
 800116c:	08ed      	lsrs	r5, r5, #3
 800116e:	4498      	add	r8, r3
 8001170:	e64a      	b.n	8000e08 <__aeabi_ddiv+0x198>
 8001172:	428c      	cmp	r4, r1
 8001174:	d1c5      	bne.n	8001102 <__aeabi_ddiv+0x492>
 8001176:	42af      	cmp	r7, r5
 8001178:	d9c0      	bls.n	80010fc <__aeabi_ddiv+0x48c>
 800117a:	4690      	mov	r8, r2
 800117c:	e716      	b.n	8000fac <__aeabi_ddiv+0x33c>
 800117e:	428a      	cmp	r2, r1
 8001180:	d800      	bhi.n	8001184 <__aeabi_ddiv+0x514>
 8001182:	e6ea      	b.n	8000f5a <__aeabi_ddiv+0x2ea>
 8001184:	1e83      	subs	r3, r0, #2
 8001186:	1909      	adds	r1, r1, r4
 8001188:	e6e7      	b.n	8000f5a <__aeabi_ddiv+0x2ea>
 800118a:	4a2a      	ldr	r2, [pc, #168]	; (8001234 <__aeabi_ddiv+0x5c4>)
 800118c:	0028      	movs	r0, r5
 800118e:	445a      	add	r2, fp
 8001190:	4643      	mov	r3, r8
 8001192:	4095      	lsls	r5, r2
 8001194:	4093      	lsls	r3, r2
 8001196:	40c8      	lsrs	r0, r1
 8001198:	1e6a      	subs	r2, r5, #1
 800119a:	4195      	sbcs	r5, r2
 800119c:	4644      	mov	r4, r8
 800119e:	4303      	orrs	r3, r0
 80011a0:	432b      	orrs	r3, r5
 80011a2:	40cc      	lsrs	r4, r1
 80011a4:	075a      	lsls	r2, r3, #29
 80011a6:	d092      	beq.n	80010ce <__aeabi_ddiv+0x45e>
 80011a8:	220f      	movs	r2, #15
 80011aa:	401a      	ands	r2, r3
 80011ac:	2a04      	cmp	r2, #4
 80011ae:	d188      	bne.n	80010c2 <__aeabi_ddiv+0x452>
 80011b0:	e78d      	b.n	80010ce <__aeabi_ddiv+0x45e>
 80011b2:	0035      	movs	r5, r6
 80011b4:	4281      	cmp	r1, r0
 80011b6:	d000      	beq.n	80011ba <__aeabi_ddiv+0x54a>
 80011b8:	e74b      	b.n	8001052 <__aeabi_ddiv+0x3e2>
 80011ba:	9a00      	ldr	r2, [sp, #0]
 80011bc:	4293      	cmp	r3, r2
 80011be:	d000      	beq.n	80011c2 <__aeabi_ddiv+0x552>
 80011c0:	e747      	b.n	8001052 <__aeabi_ddiv+0x3e2>
 80011c2:	e618      	b.n	8000df6 <__aeabi_ddiv+0x186>
 80011c4:	42ae      	cmp	r6, r5
 80011c6:	d99c      	bls.n	8001102 <__aeabi_ddiv+0x492>
 80011c8:	2302      	movs	r3, #2
 80011ca:	425b      	negs	r3, r3
 80011cc:	469c      	mov	ip, r3
 80011ce:	9b00      	ldr	r3, [sp, #0]
 80011d0:	44e0      	add	r8, ip
 80011d2:	469c      	mov	ip, r3
 80011d4:	4465      	add	r5, ip
 80011d6:	429d      	cmp	r5, r3
 80011d8:	419b      	sbcs	r3, r3
 80011da:	425b      	negs	r3, r3
 80011dc:	191b      	adds	r3, r3, r4
 80011de:	18c9      	adds	r1, r1, r3
 80011e0:	e6e4      	b.n	8000fac <__aeabi_ddiv+0x33c>
 80011e2:	4a15      	ldr	r2, [pc, #84]	; (8001238 <__aeabi_ddiv+0x5c8>)
 80011e4:	445a      	add	r2, fp
 80011e6:	2a00      	cmp	r2, #0
 80011e8:	dc00      	bgt.n	80011ec <__aeabi_ddiv+0x57c>
 80011ea:	e744      	b.n	8001076 <__aeabi_ddiv+0x406>
 80011ec:	2301      	movs	r3, #1
 80011ee:	2500      	movs	r5, #0
 80011f0:	4498      	add	r8, r3
 80011f2:	e609      	b.n	8000e08 <__aeabi_ddiv+0x198>
 80011f4:	0765      	lsls	r5, r4, #29
 80011f6:	0264      	lsls	r4, r4, #9
 80011f8:	0b24      	lsrs	r4, r4, #12
 80011fa:	08db      	lsrs	r3, r3, #3
 80011fc:	431d      	orrs	r5, r3
 80011fe:	2300      	movs	r3, #0
 8001200:	e590      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8001202:	9e00      	ldr	r6, [sp, #0]
 8001204:	3d02      	subs	r5, #2
 8001206:	0072      	lsls	r2, r6, #1
 8001208:	42b2      	cmp	r2, r6
 800120a:	41bf      	sbcs	r7, r7
 800120c:	427f      	negs	r7, r7
 800120e:	193c      	adds	r4, r7, r4
 8001210:	1909      	adds	r1, r1, r4
 8001212:	9200      	str	r2, [sp, #0]
 8001214:	e7ce      	b.n	80011b4 <__aeabi_ddiv+0x544>
 8001216:	2480      	movs	r4, #128	; 0x80
 8001218:	4643      	mov	r3, r8
 800121a:	0324      	lsls	r4, r4, #12
 800121c:	431c      	orrs	r4, r3
 800121e:	0324      	lsls	r4, r4, #12
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <__aeabi_ddiv+0x5cc>)
 8001222:	0b24      	lsrs	r4, r4, #12
 8001224:	e57e      	b.n	8000d24 <__aeabi_ddiv+0xb4>
 8001226:	9a00      	ldr	r2, [sp, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d3ea      	bcc.n	8001202 <__aeabi_ddiv+0x592>
 800122c:	0035      	movs	r5, r6
 800122e:	e7c4      	b.n	80011ba <__aeabi_ddiv+0x54a>
 8001230:	0000043e 	.word	0x0000043e
 8001234:	0000041e 	.word	0x0000041e
 8001238:	000003ff 	.word	0x000003ff
 800123c:	000007ff 	.word	0x000007ff

08001240 <__eqdf2>:
 8001240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001242:	464f      	mov	r7, r9
 8001244:	4646      	mov	r6, r8
 8001246:	46d6      	mov	lr, sl
 8001248:	4694      	mov	ip, r2
 800124a:	4691      	mov	r9, r2
 800124c:	031a      	lsls	r2, r3, #12
 800124e:	0b12      	lsrs	r2, r2, #12
 8001250:	4d18      	ldr	r5, [pc, #96]	; (80012b4 <__eqdf2+0x74>)
 8001252:	b5c0      	push	{r6, r7, lr}
 8001254:	004c      	lsls	r4, r1, #1
 8001256:	030f      	lsls	r7, r1, #12
 8001258:	4692      	mov	sl, r2
 800125a:	005a      	lsls	r2, r3, #1
 800125c:	0006      	movs	r6, r0
 800125e:	4680      	mov	r8, r0
 8001260:	0b3f      	lsrs	r7, r7, #12
 8001262:	2001      	movs	r0, #1
 8001264:	0d64      	lsrs	r4, r4, #21
 8001266:	0fc9      	lsrs	r1, r1, #31
 8001268:	0d52      	lsrs	r2, r2, #21
 800126a:	0fdb      	lsrs	r3, r3, #31
 800126c:	42ac      	cmp	r4, r5
 800126e:	d00a      	beq.n	8001286 <__eqdf2+0x46>
 8001270:	42aa      	cmp	r2, r5
 8001272:	d003      	beq.n	800127c <__eqdf2+0x3c>
 8001274:	4294      	cmp	r4, r2
 8001276:	d101      	bne.n	800127c <__eqdf2+0x3c>
 8001278:	4557      	cmp	r7, sl
 800127a:	d00d      	beq.n	8001298 <__eqdf2+0x58>
 800127c:	bce0      	pop	{r5, r6, r7}
 800127e:	46ba      	mov	sl, r7
 8001280:	46b1      	mov	r9, r6
 8001282:	46a8      	mov	r8, r5
 8001284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001286:	003d      	movs	r5, r7
 8001288:	4335      	orrs	r5, r6
 800128a:	d1f7      	bne.n	800127c <__eqdf2+0x3c>
 800128c:	42a2      	cmp	r2, r4
 800128e:	d1f5      	bne.n	800127c <__eqdf2+0x3c>
 8001290:	4652      	mov	r2, sl
 8001292:	4665      	mov	r5, ip
 8001294:	432a      	orrs	r2, r5
 8001296:	d1f1      	bne.n	800127c <__eqdf2+0x3c>
 8001298:	2001      	movs	r0, #1
 800129a:	45c8      	cmp	r8, r9
 800129c:	d1ee      	bne.n	800127c <__eqdf2+0x3c>
 800129e:	4299      	cmp	r1, r3
 80012a0:	d006      	beq.n	80012b0 <__eqdf2+0x70>
 80012a2:	2c00      	cmp	r4, #0
 80012a4:	d1ea      	bne.n	800127c <__eqdf2+0x3c>
 80012a6:	433e      	orrs	r6, r7
 80012a8:	0030      	movs	r0, r6
 80012aa:	1e46      	subs	r6, r0, #1
 80012ac:	41b0      	sbcs	r0, r6
 80012ae:	e7e5      	b.n	800127c <__eqdf2+0x3c>
 80012b0:	2000      	movs	r0, #0
 80012b2:	e7e3      	b.n	800127c <__eqdf2+0x3c>
 80012b4:	000007ff 	.word	0x000007ff

080012b8 <__gedf2>:
 80012b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ba:	464e      	mov	r6, r9
 80012bc:	4645      	mov	r5, r8
 80012be:	4657      	mov	r7, sl
 80012c0:	46de      	mov	lr, fp
 80012c2:	0004      	movs	r4, r0
 80012c4:	0018      	movs	r0, r3
 80012c6:	b5e0      	push	{r5, r6, r7, lr}
 80012c8:	0016      	movs	r6, r2
 80012ca:	031b      	lsls	r3, r3, #12
 80012cc:	0b1b      	lsrs	r3, r3, #12
 80012ce:	4d32      	ldr	r5, [pc, #200]	; (8001398 <__gedf2+0xe0>)
 80012d0:	030f      	lsls	r7, r1, #12
 80012d2:	004a      	lsls	r2, r1, #1
 80012d4:	4699      	mov	r9, r3
 80012d6:	0043      	lsls	r3, r0, #1
 80012d8:	46a4      	mov	ip, r4
 80012da:	46b0      	mov	r8, r6
 80012dc:	0b3f      	lsrs	r7, r7, #12
 80012de:	0d52      	lsrs	r2, r2, #21
 80012e0:	0fc9      	lsrs	r1, r1, #31
 80012e2:	0d5b      	lsrs	r3, r3, #21
 80012e4:	0fc0      	lsrs	r0, r0, #31
 80012e6:	42aa      	cmp	r2, r5
 80012e8:	d029      	beq.n	800133e <__gedf2+0x86>
 80012ea:	42ab      	cmp	r3, r5
 80012ec:	d018      	beq.n	8001320 <__gedf2+0x68>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d12a      	bne.n	8001348 <__gedf2+0x90>
 80012f2:	433c      	orrs	r4, r7
 80012f4:	46a3      	mov	fp, r4
 80012f6:	4265      	negs	r5, r4
 80012f8:	4165      	adcs	r5, r4
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d102      	bne.n	8001304 <__gedf2+0x4c>
 80012fe:	464c      	mov	r4, r9
 8001300:	4326      	orrs	r6, r4
 8001302:	d027      	beq.n	8001354 <__gedf2+0x9c>
 8001304:	2d00      	cmp	r5, #0
 8001306:	d115      	bne.n	8001334 <__gedf2+0x7c>
 8001308:	4281      	cmp	r1, r0
 800130a:	d028      	beq.n	800135e <__gedf2+0xa6>
 800130c:	2002      	movs	r0, #2
 800130e:	3901      	subs	r1, #1
 8001310:	4008      	ands	r0, r1
 8001312:	3801      	subs	r0, #1
 8001314:	bcf0      	pop	{r4, r5, r6, r7}
 8001316:	46bb      	mov	fp, r7
 8001318:	46b2      	mov	sl, r6
 800131a:	46a9      	mov	r9, r5
 800131c:	46a0      	mov	r8, r4
 800131e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001320:	464d      	mov	r5, r9
 8001322:	432e      	orrs	r6, r5
 8001324:	d12f      	bne.n	8001386 <__gedf2+0xce>
 8001326:	2a00      	cmp	r2, #0
 8001328:	d1ee      	bne.n	8001308 <__gedf2+0x50>
 800132a:	433c      	orrs	r4, r7
 800132c:	4265      	negs	r5, r4
 800132e:	4165      	adcs	r5, r4
 8001330:	2d00      	cmp	r5, #0
 8001332:	d0e9      	beq.n	8001308 <__gedf2+0x50>
 8001334:	2800      	cmp	r0, #0
 8001336:	d1ed      	bne.n	8001314 <__gedf2+0x5c>
 8001338:	2001      	movs	r0, #1
 800133a:	4240      	negs	r0, r0
 800133c:	e7ea      	b.n	8001314 <__gedf2+0x5c>
 800133e:	003d      	movs	r5, r7
 8001340:	4325      	orrs	r5, r4
 8001342:	d120      	bne.n	8001386 <__gedf2+0xce>
 8001344:	4293      	cmp	r3, r2
 8001346:	d0eb      	beq.n	8001320 <__gedf2+0x68>
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1dd      	bne.n	8001308 <__gedf2+0x50>
 800134c:	464c      	mov	r4, r9
 800134e:	4326      	orrs	r6, r4
 8001350:	d1da      	bne.n	8001308 <__gedf2+0x50>
 8001352:	e7db      	b.n	800130c <__gedf2+0x54>
 8001354:	465b      	mov	r3, fp
 8001356:	2000      	movs	r0, #0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d0db      	beq.n	8001314 <__gedf2+0x5c>
 800135c:	e7d6      	b.n	800130c <__gedf2+0x54>
 800135e:	429a      	cmp	r2, r3
 8001360:	dc0a      	bgt.n	8001378 <__gedf2+0xc0>
 8001362:	dbe7      	blt.n	8001334 <__gedf2+0x7c>
 8001364:	454f      	cmp	r7, r9
 8001366:	d8d1      	bhi.n	800130c <__gedf2+0x54>
 8001368:	d010      	beq.n	800138c <__gedf2+0xd4>
 800136a:	2000      	movs	r0, #0
 800136c:	454f      	cmp	r7, r9
 800136e:	d2d1      	bcs.n	8001314 <__gedf2+0x5c>
 8001370:	2900      	cmp	r1, #0
 8001372:	d0e1      	beq.n	8001338 <__gedf2+0x80>
 8001374:	0008      	movs	r0, r1
 8001376:	e7cd      	b.n	8001314 <__gedf2+0x5c>
 8001378:	4243      	negs	r3, r0
 800137a:	4158      	adcs	r0, r3
 800137c:	2302      	movs	r3, #2
 800137e:	4240      	negs	r0, r0
 8001380:	4018      	ands	r0, r3
 8001382:	3801      	subs	r0, #1
 8001384:	e7c6      	b.n	8001314 <__gedf2+0x5c>
 8001386:	2002      	movs	r0, #2
 8001388:	4240      	negs	r0, r0
 800138a:	e7c3      	b.n	8001314 <__gedf2+0x5c>
 800138c:	45c4      	cmp	ip, r8
 800138e:	d8bd      	bhi.n	800130c <__gedf2+0x54>
 8001390:	2000      	movs	r0, #0
 8001392:	45c4      	cmp	ip, r8
 8001394:	d2be      	bcs.n	8001314 <__gedf2+0x5c>
 8001396:	e7eb      	b.n	8001370 <__gedf2+0xb8>
 8001398:	000007ff 	.word	0x000007ff

0800139c <__ledf2>:
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	464e      	mov	r6, r9
 80013a0:	4645      	mov	r5, r8
 80013a2:	4657      	mov	r7, sl
 80013a4:	46de      	mov	lr, fp
 80013a6:	0004      	movs	r4, r0
 80013a8:	0018      	movs	r0, r3
 80013aa:	b5e0      	push	{r5, r6, r7, lr}
 80013ac:	0016      	movs	r6, r2
 80013ae:	031b      	lsls	r3, r3, #12
 80013b0:	0b1b      	lsrs	r3, r3, #12
 80013b2:	4d31      	ldr	r5, [pc, #196]	; (8001478 <__ledf2+0xdc>)
 80013b4:	030f      	lsls	r7, r1, #12
 80013b6:	004a      	lsls	r2, r1, #1
 80013b8:	4699      	mov	r9, r3
 80013ba:	0043      	lsls	r3, r0, #1
 80013bc:	46a4      	mov	ip, r4
 80013be:	46b0      	mov	r8, r6
 80013c0:	0b3f      	lsrs	r7, r7, #12
 80013c2:	0d52      	lsrs	r2, r2, #21
 80013c4:	0fc9      	lsrs	r1, r1, #31
 80013c6:	0d5b      	lsrs	r3, r3, #21
 80013c8:	0fc0      	lsrs	r0, r0, #31
 80013ca:	42aa      	cmp	r2, r5
 80013cc:	d011      	beq.n	80013f2 <__ledf2+0x56>
 80013ce:	42ab      	cmp	r3, r5
 80013d0:	d014      	beq.n	80013fc <__ledf2+0x60>
 80013d2:	2a00      	cmp	r2, #0
 80013d4:	d12f      	bne.n	8001436 <__ledf2+0x9a>
 80013d6:	433c      	orrs	r4, r7
 80013d8:	46a3      	mov	fp, r4
 80013da:	4265      	negs	r5, r4
 80013dc:	4165      	adcs	r5, r4
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d114      	bne.n	800140c <__ledf2+0x70>
 80013e2:	464c      	mov	r4, r9
 80013e4:	4326      	orrs	r6, r4
 80013e6:	d111      	bne.n	800140c <__ledf2+0x70>
 80013e8:	465b      	mov	r3, fp
 80013ea:	2000      	movs	r0, #0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d017      	beq.n	8001420 <__ledf2+0x84>
 80013f0:	e010      	b.n	8001414 <__ledf2+0x78>
 80013f2:	003d      	movs	r5, r7
 80013f4:	4325      	orrs	r5, r4
 80013f6:	d112      	bne.n	800141e <__ledf2+0x82>
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d11c      	bne.n	8001436 <__ledf2+0x9a>
 80013fc:	464d      	mov	r5, r9
 80013fe:	432e      	orrs	r6, r5
 8001400:	d10d      	bne.n	800141e <__ledf2+0x82>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d104      	bne.n	8001410 <__ledf2+0x74>
 8001406:	433c      	orrs	r4, r7
 8001408:	4265      	negs	r5, r4
 800140a:	4165      	adcs	r5, r4
 800140c:	2d00      	cmp	r5, #0
 800140e:	d10d      	bne.n	800142c <__ledf2+0x90>
 8001410:	4281      	cmp	r1, r0
 8001412:	d016      	beq.n	8001442 <__ledf2+0xa6>
 8001414:	2002      	movs	r0, #2
 8001416:	3901      	subs	r1, #1
 8001418:	4008      	ands	r0, r1
 800141a:	3801      	subs	r0, #1
 800141c:	e000      	b.n	8001420 <__ledf2+0x84>
 800141e:	2002      	movs	r0, #2
 8001420:	bcf0      	pop	{r4, r5, r6, r7}
 8001422:	46bb      	mov	fp, r7
 8001424:	46b2      	mov	sl, r6
 8001426:	46a9      	mov	r9, r5
 8001428:	46a0      	mov	r8, r4
 800142a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142c:	2800      	cmp	r0, #0
 800142e:	d1f7      	bne.n	8001420 <__ledf2+0x84>
 8001430:	2001      	movs	r0, #1
 8001432:	4240      	negs	r0, r0
 8001434:	e7f4      	b.n	8001420 <__ledf2+0x84>
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1ea      	bne.n	8001410 <__ledf2+0x74>
 800143a:	464c      	mov	r4, r9
 800143c:	4326      	orrs	r6, r4
 800143e:	d1e7      	bne.n	8001410 <__ledf2+0x74>
 8001440:	e7e8      	b.n	8001414 <__ledf2+0x78>
 8001442:	429a      	cmp	r2, r3
 8001444:	dd06      	ble.n	8001454 <__ledf2+0xb8>
 8001446:	4243      	negs	r3, r0
 8001448:	4158      	adcs	r0, r3
 800144a:	2302      	movs	r3, #2
 800144c:	4240      	negs	r0, r0
 800144e:	4018      	ands	r0, r3
 8001450:	3801      	subs	r0, #1
 8001452:	e7e5      	b.n	8001420 <__ledf2+0x84>
 8001454:	429a      	cmp	r2, r3
 8001456:	dbe9      	blt.n	800142c <__ledf2+0x90>
 8001458:	454f      	cmp	r7, r9
 800145a:	d8db      	bhi.n	8001414 <__ledf2+0x78>
 800145c:	d006      	beq.n	800146c <__ledf2+0xd0>
 800145e:	2000      	movs	r0, #0
 8001460:	454f      	cmp	r7, r9
 8001462:	d2dd      	bcs.n	8001420 <__ledf2+0x84>
 8001464:	2900      	cmp	r1, #0
 8001466:	d0e3      	beq.n	8001430 <__ledf2+0x94>
 8001468:	0008      	movs	r0, r1
 800146a:	e7d9      	b.n	8001420 <__ledf2+0x84>
 800146c:	45c4      	cmp	ip, r8
 800146e:	d8d1      	bhi.n	8001414 <__ledf2+0x78>
 8001470:	2000      	movs	r0, #0
 8001472:	45c4      	cmp	ip, r8
 8001474:	d2d4      	bcs.n	8001420 <__ledf2+0x84>
 8001476:	e7f5      	b.n	8001464 <__ledf2+0xc8>
 8001478:	000007ff 	.word	0x000007ff

0800147c <__aeabi_dmul>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4657      	mov	r7, sl
 8001480:	464e      	mov	r6, r9
 8001482:	4645      	mov	r5, r8
 8001484:	46de      	mov	lr, fp
 8001486:	b5e0      	push	{r5, r6, r7, lr}
 8001488:	4698      	mov	r8, r3
 800148a:	030c      	lsls	r4, r1, #12
 800148c:	004b      	lsls	r3, r1, #1
 800148e:	0006      	movs	r6, r0
 8001490:	4692      	mov	sl, r2
 8001492:	b087      	sub	sp, #28
 8001494:	0b24      	lsrs	r4, r4, #12
 8001496:	0d5b      	lsrs	r3, r3, #21
 8001498:	0fcf      	lsrs	r7, r1, #31
 800149a:	2b00      	cmp	r3, #0
 800149c:	d06c      	beq.n	8001578 <__aeabi_dmul+0xfc>
 800149e:	4add      	ldr	r2, [pc, #884]	; (8001814 <__aeabi_dmul+0x398>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d100      	bne.n	80014a6 <__aeabi_dmul+0x2a>
 80014a4:	e086      	b.n	80015b4 <__aeabi_dmul+0x138>
 80014a6:	0f42      	lsrs	r2, r0, #29
 80014a8:	00e4      	lsls	r4, r4, #3
 80014aa:	4314      	orrs	r4, r2
 80014ac:	2280      	movs	r2, #128	; 0x80
 80014ae:	0412      	lsls	r2, r2, #16
 80014b0:	4314      	orrs	r4, r2
 80014b2:	4ad9      	ldr	r2, [pc, #868]	; (8001818 <__aeabi_dmul+0x39c>)
 80014b4:	00c5      	lsls	r5, r0, #3
 80014b6:	4694      	mov	ip, r2
 80014b8:	4463      	add	r3, ip
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2300      	movs	r3, #0
 80014be:	4699      	mov	r9, r3
 80014c0:	469b      	mov	fp, r3
 80014c2:	4643      	mov	r3, r8
 80014c4:	4642      	mov	r2, r8
 80014c6:	031e      	lsls	r6, r3, #12
 80014c8:	0fd2      	lsrs	r2, r2, #31
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4650      	mov	r0, sl
 80014ce:	4690      	mov	r8, r2
 80014d0:	0b36      	lsrs	r6, r6, #12
 80014d2:	0d5b      	lsrs	r3, r3, #21
 80014d4:	d100      	bne.n	80014d8 <__aeabi_dmul+0x5c>
 80014d6:	e078      	b.n	80015ca <__aeabi_dmul+0x14e>
 80014d8:	4ace      	ldr	r2, [pc, #824]	; (8001814 <__aeabi_dmul+0x398>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d01d      	beq.n	800151a <__aeabi_dmul+0x9e>
 80014de:	49ce      	ldr	r1, [pc, #824]	; (8001818 <__aeabi_dmul+0x39c>)
 80014e0:	0f42      	lsrs	r2, r0, #29
 80014e2:	468c      	mov	ip, r1
 80014e4:	9900      	ldr	r1, [sp, #0]
 80014e6:	4463      	add	r3, ip
 80014e8:	00f6      	lsls	r6, r6, #3
 80014ea:	468c      	mov	ip, r1
 80014ec:	4316      	orrs	r6, r2
 80014ee:	2280      	movs	r2, #128	; 0x80
 80014f0:	449c      	add	ip, r3
 80014f2:	0412      	lsls	r2, r2, #16
 80014f4:	4663      	mov	r3, ip
 80014f6:	4316      	orrs	r6, r2
 80014f8:	00c2      	lsls	r2, r0, #3
 80014fa:	2000      	movs	r0, #0
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	9900      	ldr	r1, [sp, #0]
 8001500:	4643      	mov	r3, r8
 8001502:	3101      	adds	r1, #1
 8001504:	468c      	mov	ip, r1
 8001506:	4649      	mov	r1, r9
 8001508:	407b      	eors	r3, r7
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	290f      	cmp	r1, #15
 800150e:	d900      	bls.n	8001512 <__aeabi_dmul+0x96>
 8001510:	e07e      	b.n	8001610 <__aeabi_dmul+0x194>
 8001512:	4bc2      	ldr	r3, [pc, #776]	; (800181c <__aeabi_dmul+0x3a0>)
 8001514:	0089      	lsls	r1, r1, #2
 8001516:	5859      	ldr	r1, [r3, r1]
 8001518:	468f      	mov	pc, r1
 800151a:	4652      	mov	r2, sl
 800151c:	9b00      	ldr	r3, [sp, #0]
 800151e:	4332      	orrs	r2, r6
 8001520:	d000      	beq.n	8001524 <__aeabi_dmul+0xa8>
 8001522:	e156      	b.n	80017d2 <__aeabi_dmul+0x356>
 8001524:	49bb      	ldr	r1, [pc, #748]	; (8001814 <__aeabi_dmul+0x398>)
 8001526:	2600      	movs	r6, #0
 8001528:	468c      	mov	ip, r1
 800152a:	4463      	add	r3, ip
 800152c:	4649      	mov	r1, r9
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2302      	movs	r3, #2
 8001532:	4319      	orrs	r1, r3
 8001534:	4689      	mov	r9, r1
 8001536:	2002      	movs	r0, #2
 8001538:	e7e1      	b.n	80014fe <__aeabi_dmul+0x82>
 800153a:	4643      	mov	r3, r8
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	0034      	movs	r4, r6
 8001540:	0015      	movs	r5, r2
 8001542:	4683      	mov	fp, r0
 8001544:	465b      	mov	r3, fp
 8001546:	2b02      	cmp	r3, #2
 8001548:	d05e      	beq.n	8001608 <__aeabi_dmul+0x18c>
 800154a:	2b03      	cmp	r3, #3
 800154c:	d100      	bne.n	8001550 <__aeabi_dmul+0xd4>
 800154e:	e1f3      	b.n	8001938 <__aeabi_dmul+0x4bc>
 8001550:	2b01      	cmp	r3, #1
 8001552:	d000      	beq.n	8001556 <__aeabi_dmul+0xda>
 8001554:	e118      	b.n	8001788 <__aeabi_dmul+0x30c>
 8001556:	2200      	movs	r2, #0
 8001558:	2400      	movs	r4, #0
 800155a:	2500      	movs	r5, #0
 800155c:	9b01      	ldr	r3, [sp, #4]
 800155e:	0512      	lsls	r2, r2, #20
 8001560:	4322      	orrs	r2, r4
 8001562:	07db      	lsls	r3, r3, #31
 8001564:	431a      	orrs	r2, r3
 8001566:	0028      	movs	r0, r5
 8001568:	0011      	movs	r1, r2
 800156a:	b007      	add	sp, #28
 800156c:	bcf0      	pop	{r4, r5, r6, r7}
 800156e:	46bb      	mov	fp, r7
 8001570:	46b2      	mov	sl, r6
 8001572:	46a9      	mov	r9, r5
 8001574:	46a0      	mov	r8, r4
 8001576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001578:	0025      	movs	r5, r4
 800157a:	4305      	orrs	r5, r0
 800157c:	d100      	bne.n	8001580 <__aeabi_dmul+0x104>
 800157e:	e141      	b.n	8001804 <__aeabi_dmul+0x388>
 8001580:	2c00      	cmp	r4, #0
 8001582:	d100      	bne.n	8001586 <__aeabi_dmul+0x10a>
 8001584:	e1ad      	b.n	80018e2 <__aeabi_dmul+0x466>
 8001586:	0020      	movs	r0, r4
 8001588:	f000 fef0 	bl	800236c <__clzsi2>
 800158c:	0001      	movs	r1, r0
 800158e:	0002      	movs	r2, r0
 8001590:	390b      	subs	r1, #11
 8001592:	231d      	movs	r3, #29
 8001594:	0010      	movs	r0, r2
 8001596:	1a5b      	subs	r3, r3, r1
 8001598:	0031      	movs	r1, r6
 800159a:	0035      	movs	r5, r6
 800159c:	3808      	subs	r0, #8
 800159e:	4084      	lsls	r4, r0
 80015a0:	40d9      	lsrs	r1, r3
 80015a2:	4085      	lsls	r5, r0
 80015a4:	430c      	orrs	r4, r1
 80015a6:	489e      	ldr	r0, [pc, #632]	; (8001820 <__aeabi_dmul+0x3a4>)
 80015a8:	1a83      	subs	r3, r0, r2
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2300      	movs	r3, #0
 80015ae:	4699      	mov	r9, r3
 80015b0:	469b      	mov	fp, r3
 80015b2:	e786      	b.n	80014c2 <__aeabi_dmul+0x46>
 80015b4:	0005      	movs	r5, r0
 80015b6:	4325      	orrs	r5, r4
 80015b8:	d000      	beq.n	80015bc <__aeabi_dmul+0x140>
 80015ba:	e11c      	b.n	80017f6 <__aeabi_dmul+0x37a>
 80015bc:	2208      	movs	r2, #8
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2302      	movs	r3, #2
 80015c2:	2400      	movs	r4, #0
 80015c4:	4691      	mov	r9, r2
 80015c6:	469b      	mov	fp, r3
 80015c8:	e77b      	b.n	80014c2 <__aeabi_dmul+0x46>
 80015ca:	4652      	mov	r2, sl
 80015cc:	4332      	orrs	r2, r6
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x156>
 80015d0:	e10a      	b.n	80017e8 <__aeabi_dmul+0x36c>
 80015d2:	2e00      	cmp	r6, #0
 80015d4:	d100      	bne.n	80015d8 <__aeabi_dmul+0x15c>
 80015d6:	e176      	b.n	80018c6 <__aeabi_dmul+0x44a>
 80015d8:	0030      	movs	r0, r6
 80015da:	f000 fec7 	bl	800236c <__clzsi2>
 80015de:	0002      	movs	r2, r0
 80015e0:	3a0b      	subs	r2, #11
 80015e2:	231d      	movs	r3, #29
 80015e4:	0001      	movs	r1, r0
 80015e6:	1a9b      	subs	r3, r3, r2
 80015e8:	4652      	mov	r2, sl
 80015ea:	3908      	subs	r1, #8
 80015ec:	40da      	lsrs	r2, r3
 80015ee:	408e      	lsls	r6, r1
 80015f0:	4316      	orrs	r6, r2
 80015f2:	4652      	mov	r2, sl
 80015f4:	408a      	lsls	r2, r1
 80015f6:	9b00      	ldr	r3, [sp, #0]
 80015f8:	4989      	ldr	r1, [pc, #548]	; (8001820 <__aeabi_dmul+0x3a4>)
 80015fa:	1a18      	subs	r0, r3, r0
 80015fc:	0003      	movs	r3, r0
 80015fe:	468c      	mov	ip, r1
 8001600:	4463      	add	r3, ip
 8001602:	2000      	movs	r0, #0
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	e77a      	b.n	80014fe <__aeabi_dmul+0x82>
 8001608:	2400      	movs	r4, #0
 800160a:	2500      	movs	r5, #0
 800160c:	4a81      	ldr	r2, [pc, #516]	; (8001814 <__aeabi_dmul+0x398>)
 800160e:	e7a5      	b.n	800155c <__aeabi_dmul+0xe0>
 8001610:	0c2f      	lsrs	r7, r5, #16
 8001612:	042d      	lsls	r5, r5, #16
 8001614:	0c2d      	lsrs	r5, r5, #16
 8001616:	002b      	movs	r3, r5
 8001618:	0c11      	lsrs	r1, r2, #16
 800161a:	0412      	lsls	r2, r2, #16
 800161c:	0c12      	lsrs	r2, r2, #16
 800161e:	4353      	muls	r3, r2
 8001620:	4698      	mov	r8, r3
 8001622:	0013      	movs	r3, r2
 8001624:	0028      	movs	r0, r5
 8001626:	437b      	muls	r3, r7
 8001628:	4699      	mov	r9, r3
 800162a:	4348      	muls	r0, r1
 800162c:	4448      	add	r0, r9
 800162e:	4683      	mov	fp, r0
 8001630:	4640      	mov	r0, r8
 8001632:	000b      	movs	r3, r1
 8001634:	0c00      	lsrs	r0, r0, #16
 8001636:	4682      	mov	sl, r0
 8001638:	4658      	mov	r0, fp
 800163a:	437b      	muls	r3, r7
 800163c:	4450      	add	r0, sl
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	4581      	cmp	r9, r0
 8001642:	d906      	bls.n	8001652 <__aeabi_dmul+0x1d6>
 8001644:	469a      	mov	sl, r3
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	025b      	lsls	r3, r3, #9
 800164a:	4699      	mov	r9, r3
 800164c:	44ca      	add	sl, r9
 800164e:	4653      	mov	r3, sl
 8001650:	9302      	str	r3, [sp, #8]
 8001652:	0c03      	lsrs	r3, r0, #16
 8001654:	469b      	mov	fp, r3
 8001656:	4643      	mov	r3, r8
 8001658:	041b      	lsls	r3, r3, #16
 800165a:	0400      	lsls	r0, r0, #16
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	4698      	mov	r8, r3
 8001660:	0003      	movs	r3, r0
 8001662:	4443      	add	r3, r8
 8001664:	9304      	str	r3, [sp, #16]
 8001666:	0c33      	lsrs	r3, r6, #16
 8001668:	4699      	mov	r9, r3
 800166a:	002b      	movs	r3, r5
 800166c:	0436      	lsls	r6, r6, #16
 800166e:	0c36      	lsrs	r6, r6, #16
 8001670:	4373      	muls	r3, r6
 8001672:	4698      	mov	r8, r3
 8001674:	0033      	movs	r3, r6
 8001676:	437b      	muls	r3, r7
 8001678:	469a      	mov	sl, r3
 800167a:	464b      	mov	r3, r9
 800167c:	435d      	muls	r5, r3
 800167e:	435f      	muls	r7, r3
 8001680:	4643      	mov	r3, r8
 8001682:	4455      	add	r5, sl
 8001684:	0c18      	lsrs	r0, r3, #16
 8001686:	1940      	adds	r0, r0, r5
 8001688:	4582      	cmp	sl, r0
 800168a:	d903      	bls.n	8001694 <__aeabi_dmul+0x218>
 800168c:	2380      	movs	r3, #128	; 0x80
 800168e:	025b      	lsls	r3, r3, #9
 8001690:	469a      	mov	sl, r3
 8001692:	4457      	add	r7, sl
 8001694:	0c05      	lsrs	r5, r0, #16
 8001696:	19eb      	adds	r3, r5, r7
 8001698:	9305      	str	r3, [sp, #20]
 800169a:	4643      	mov	r3, r8
 800169c:	041d      	lsls	r5, r3, #16
 800169e:	0c2d      	lsrs	r5, r5, #16
 80016a0:	0400      	lsls	r0, r0, #16
 80016a2:	1940      	adds	r0, r0, r5
 80016a4:	0c25      	lsrs	r5, r4, #16
 80016a6:	0424      	lsls	r4, r4, #16
 80016a8:	0c24      	lsrs	r4, r4, #16
 80016aa:	0027      	movs	r7, r4
 80016ac:	4357      	muls	r7, r2
 80016ae:	436a      	muls	r2, r5
 80016b0:	4690      	mov	r8, r2
 80016b2:	002a      	movs	r2, r5
 80016b4:	0c3b      	lsrs	r3, r7, #16
 80016b6:	469a      	mov	sl, r3
 80016b8:	434a      	muls	r2, r1
 80016ba:	4361      	muls	r1, r4
 80016bc:	4441      	add	r1, r8
 80016be:	4451      	add	r1, sl
 80016c0:	4483      	add	fp, r0
 80016c2:	4588      	cmp	r8, r1
 80016c4:	d903      	bls.n	80016ce <__aeabi_dmul+0x252>
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	025b      	lsls	r3, r3, #9
 80016ca:	4698      	mov	r8, r3
 80016cc:	4442      	add	r2, r8
 80016ce:	043f      	lsls	r7, r7, #16
 80016d0:	0c0b      	lsrs	r3, r1, #16
 80016d2:	0c3f      	lsrs	r7, r7, #16
 80016d4:	0409      	lsls	r1, r1, #16
 80016d6:	19c9      	adds	r1, r1, r7
 80016d8:	0027      	movs	r7, r4
 80016da:	4698      	mov	r8, r3
 80016dc:	464b      	mov	r3, r9
 80016de:	4377      	muls	r7, r6
 80016e0:	435c      	muls	r4, r3
 80016e2:	436e      	muls	r6, r5
 80016e4:	435d      	muls	r5, r3
 80016e6:	0c3b      	lsrs	r3, r7, #16
 80016e8:	4699      	mov	r9, r3
 80016ea:	19a4      	adds	r4, r4, r6
 80016ec:	444c      	add	r4, r9
 80016ee:	4442      	add	r2, r8
 80016f0:	9503      	str	r5, [sp, #12]
 80016f2:	42a6      	cmp	r6, r4
 80016f4:	d904      	bls.n	8001700 <__aeabi_dmul+0x284>
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	025b      	lsls	r3, r3, #9
 80016fa:	4698      	mov	r8, r3
 80016fc:	4445      	add	r5, r8
 80016fe:	9503      	str	r5, [sp, #12]
 8001700:	9b02      	ldr	r3, [sp, #8]
 8001702:	043f      	lsls	r7, r7, #16
 8001704:	445b      	add	r3, fp
 8001706:	001e      	movs	r6, r3
 8001708:	4283      	cmp	r3, r0
 800170a:	4180      	sbcs	r0, r0
 800170c:	0423      	lsls	r3, r4, #16
 800170e:	4698      	mov	r8, r3
 8001710:	9b05      	ldr	r3, [sp, #20]
 8001712:	0c3f      	lsrs	r7, r7, #16
 8001714:	4447      	add	r7, r8
 8001716:	4698      	mov	r8, r3
 8001718:	1876      	adds	r6, r6, r1
 800171a:	428e      	cmp	r6, r1
 800171c:	4189      	sbcs	r1, r1
 800171e:	4447      	add	r7, r8
 8001720:	4240      	negs	r0, r0
 8001722:	183d      	adds	r5, r7, r0
 8001724:	46a8      	mov	r8, r5
 8001726:	4693      	mov	fp, r2
 8001728:	4249      	negs	r1, r1
 800172a:	468a      	mov	sl, r1
 800172c:	44c3      	add	fp, r8
 800172e:	429f      	cmp	r7, r3
 8001730:	41bf      	sbcs	r7, r7
 8001732:	4580      	cmp	r8, r0
 8001734:	4180      	sbcs	r0, r0
 8001736:	9b03      	ldr	r3, [sp, #12]
 8001738:	44da      	add	sl, fp
 800173a:	4698      	mov	r8, r3
 800173c:	4653      	mov	r3, sl
 800173e:	4240      	negs	r0, r0
 8001740:	427f      	negs	r7, r7
 8001742:	4307      	orrs	r7, r0
 8001744:	0c24      	lsrs	r4, r4, #16
 8001746:	4593      	cmp	fp, r2
 8001748:	4192      	sbcs	r2, r2
 800174a:	458a      	cmp	sl, r1
 800174c:	4189      	sbcs	r1, r1
 800174e:	193f      	adds	r7, r7, r4
 8001750:	0ddc      	lsrs	r4, r3, #23
 8001752:	9b04      	ldr	r3, [sp, #16]
 8001754:	0275      	lsls	r5, r6, #9
 8001756:	431d      	orrs	r5, r3
 8001758:	1e68      	subs	r0, r5, #1
 800175a:	4185      	sbcs	r5, r0
 800175c:	4653      	mov	r3, sl
 800175e:	4252      	negs	r2, r2
 8001760:	4249      	negs	r1, r1
 8001762:	430a      	orrs	r2, r1
 8001764:	18bf      	adds	r7, r7, r2
 8001766:	4447      	add	r7, r8
 8001768:	0df6      	lsrs	r6, r6, #23
 800176a:	027f      	lsls	r7, r7, #9
 800176c:	4335      	orrs	r5, r6
 800176e:	025a      	lsls	r2, r3, #9
 8001770:	433c      	orrs	r4, r7
 8001772:	4315      	orrs	r5, r2
 8001774:	01fb      	lsls	r3, r7, #7
 8001776:	d400      	bmi.n	800177a <__aeabi_dmul+0x2fe>
 8001778:	e0c1      	b.n	80018fe <__aeabi_dmul+0x482>
 800177a:	2101      	movs	r1, #1
 800177c:	086a      	lsrs	r2, r5, #1
 800177e:	400d      	ands	r5, r1
 8001780:	4315      	orrs	r5, r2
 8001782:	07e2      	lsls	r2, r4, #31
 8001784:	4315      	orrs	r5, r2
 8001786:	0864      	lsrs	r4, r4, #1
 8001788:	4926      	ldr	r1, [pc, #152]	; (8001824 <__aeabi_dmul+0x3a8>)
 800178a:	4461      	add	r1, ip
 800178c:	2900      	cmp	r1, #0
 800178e:	dd56      	ble.n	800183e <__aeabi_dmul+0x3c2>
 8001790:	076b      	lsls	r3, r5, #29
 8001792:	d009      	beq.n	80017a8 <__aeabi_dmul+0x32c>
 8001794:	220f      	movs	r2, #15
 8001796:	402a      	ands	r2, r5
 8001798:	2a04      	cmp	r2, #4
 800179a:	d005      	beq.n	80017a8 <__aeabi_dmul+0x32c>
 800179c:	1d2a      	adds	r2, r5, #4
 800179e:	42aa      	cmp	r2, r5
 80017a0:	41ad      	sbcs	r5, r5
 80017a2:	426d      	negs	r5, r5
 80017a4:	1964      	adds	r4, r4, r5
 80017a6:	0015      	movs	r5, r2
 80017a8:	01e3      	lsls	r3, r4, #7
 80017aa:	d504      	bpl.n	80017b6 <__aeabi_dmul+0x33a>
 80017ac:	2180      	movs	r1, #128	; 0x80
 80017ae:	4a1e      	ldr	r2, [pc, #120]	; (8001828 <__aeabi_dmul+0x3ac>)
 80017b0:	00c9      	lsls	r1, r1, #3
 80017b2:	4014      	ands	r4, r2
 80017b4:	4461      	add	r1, ip
 80017b6:	4a1d      	ldr	r2, [pc, #116]	; (800182c <__aeabi_dmul+0x3b0>)
 80017b8:	4291      	cmp	r1, r2
 80017ba:	dd00      	ble.n	80017be <__aeabi_dmul+0x342>
 80017bc:	e724      	b.n	8001608 <__aeabi_dmul+0x18c>
 80017be:	0762      	lsls	r2, r4, #29
 80017c0:	08ed      	lsrs	r5, r5, #3
 80017c2:	0264      	lsls	r4, r4, #9
 80017c4:	0549      	lsls	r1, r1, #21
 80017c6:	4315      	orrs	r5, r2
 80017c8:	0b24      	lsrs	r4, r4, #12
 80017ca:	0d4a      	lsrs	r2, r1, #21
 80017cc:	e6c6      	b.n	800155c <__aeabi_dmul+0xe0>
 80017ce:	9701      	str	r7, [sp, #4]
 80017d0:	e6b8      	b.n	8001544 <__aeabi_dmul+0xc8>
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <__aeabi_dmul+0x398>)
 80017d4:	2003      	movs	r0, #3
 80017d6:	4694      	mov	ip, r2
 80017d8:	4463      	add	r3, ip
 80017da:	464a      	mov	r2, r9
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2303      	movs	r3, #3
 80017e0:	431a      	orrs	r2, r3
 80017e2:	4691      	mov	r9, r2
 80017e4:	4652      	mov	r2, sl
 80017e6:	e68a      	b.n	80014fe <__aeabi_dmul+0x82>
 80017e8:	4649      	mov	r1, r9
 80017ea:	2301      	movs	r3, #1
 80017ec:	4319      	orrs	r1, r3
 80017ee:	4689      	mov	r9, r1
 80017f0:	2600      	movs	r6, #0
 80017f2:	2001      	movs	r0, #1
 80017f4:	e683      	b.n	80014fe <__aeabi_dmul+0x82>
 80017f6:	220c      	movs	r2, #12
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2303      	movs	r3, #3
 80017fc:	0005      	movs	r5, r0
 80017fe:	4691      	mov	r9, r2
 8001800:	469b      	mov	fp, r3
 8001802:	e65e      	b.n	80014c2 <__aeabi_dmul+0x46>
 8001804:	2304      	movs	r3, #4
 8001806:	4699      	mov	r9, r3
 8001808:	2300      	movs	r3, #0
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	3301      	adds	r3, #1
 800180e:	2400      	movs	r4, #0
 8001810:	469b      	mov	fp, r3
 8001812:	e656      	b.n	80014c2 <__aeabi_dmul+0x46>
 8001814:	000007ff 	.word	0x000007ff
 8001818:	fffffc01 	.word	0xfffffc01
 800181c:	0800d814 	.word	0x0800d814
 8001820:	fffffc0d 	.word	0xfffffc0d
 8001824:	000003ff 	.word	0x000003ff
 8001828:	feffffff 	.word	0xfeffffff
 800182c:	000007fe 	.word	0x000007fe
 8001830:	2300      	movs	r3, #0
 8001832:	2480      	movs	r4, #128	; 0x80
 8001834:	2500      	movs	r5, #0
 8001836:	4a44      	ldr	r2, [pc, #272]	; (8001948 <__aeabi_dmul+0x4cc>)
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	0324      	lsls	r4, r4, #12
 800183c:	e68e      	b.n	800155c <__aeabi_dmul+0xe0>
 800183e:	2001      	movs	r0, #1
 8001840:	1a40      	subs	r0, r0, r1
 8001842:	2838      	cmp	r0, #56	; 0x38
 8001844:	dd00      	ble.n	8001848 <__aeabi_dmul+0x3cc>
 8001846:	e686      	b.n	8001556 <__aeabi_dmul+0xda>
 8001848:	281f      	cmp	r0, #31
 800184a:	dd5b      	ble.n	8001904 <__aeabi_dmul+0x488>
 800184c:	221f      	movs	r2, #31
 800184e:	0023      	movs	r3, r4
 8001850:	4252      	negs	r2, r2
 8001852:	1a51      	subs	r1, r2, r1
 8001854:	40cb      	lsrs	r3, r1
 8001856:	0019      	movs	r1, r3
 8001858:	2820      	cmp	r0, #32
 800185a:	d003      	beq.n	8001864 <__aeabi_dmul+0x3e8>
 800185c:	4a3b      	ldr	r2, [pc, #236]	; (800194c <__aeabi_dmul+0x4d0>)
 800185e:	4462      	add	r2, ip
 8001860:	4094      	lsls	r4, r2
 8001862:	4325      	orrs	r5, r4
 8001864:	1e6a      	subs	r2, r5, #1
 8001866:	4195      	sbcs	r5, r2
 8001868:	002a      	movs	r2, r5
 800186a:	430a      	orrs	r2, r1
 800186c:	2107      	movs	r1, #7
 800186e:	000d      	movs	r5, r1
 8001870:	2400      	movs	r4, #0
 8001872:	4015      	ands	r5, r2
 8001874:	4211      	tst	r1, r2
 8001876:	d05b      	beq.n	8001930 <__aeabi_dmul+0x4b4>
 8001878:	210f      	movs	r1, #15
 800187a:	2400      	movs	r4, #0
 800187c:	4011      	ands	r1, r2
 800187e:	2904      	cmp	r1, #4
 8001880:	d053      	beq.n	800192a <__aeabi_dmul+0x4ae>
 8001882:	1d11      	adds	r1, r2, #4
 8001884:	4291      	cmp	r1, r2
 8001886:	4192      	sbcs	r2, r2
 8001888:	4252      	negs	r2, r2
 800188a:	18a4      	adds	r4, r4, r2
 800188c:	000a      	movs	r2, r1
 800188e:	0223      	lsls	r3, r4, #8
 8001890:	d54b      	bpl.n	800192a <__aeabi_dmul+0x4ae>
 8001892:	2201      	movs	r2, #1
 8001894:	2400      	movs	r4, #0
 8001896:	2500      	movs	r5, #0
 8001898:	e660      	b.n	800155c <__aeabi_dmul+0xe0>
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	031b      	lsls	r3, r3, #12
 800189e:	421c      	tst	r4, r3
 80018a0:	d009      	beq.n	80018b6 <__aeabi_dmul+0x43a>
 80018a2:	421e      	tst	r6, r3
 80018a4:	d107      	bne.n	80018b6 <__aeabi_dmul+0x43a>
 80018a6:	4333      	orrs	r3, r6
 80018a8:	031c      	lsls	r4, r3, #12
 80018aa:	4643      	mov	r3, r8
 80018ac:	0015      	movs	r5, r2
 80018ae:	0b24      	lsrs	r4, r4, #12
 80018b0:	4a25      	ldr	r2, [pc, #148]	; (8001948 <__aeabi_dmul+0x4cc>)
 80018b2:	9301      	str	r3, [sp, #4]
 80018b4:	e652      	b.n	800155c <__aeabi_dmul+0xe0>
 80018b6:	2280      	movs	r2, #128	; 0x80
 80018b8:	0312      	lsls	r2, r2, #12
 80018ba:	4314      	orrs	r4, r2
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	4a22      	ldr	r2, [pc, #136]	; (8001948 <__aeabi_dmul+0x4cc>)
 80018c0:	0b24      	lsrs	r4, r4, #12
 80018c2:	9701      	str	r7, [sp, #4]
 80018c4:	e64a      	b.n	800155c <__aeabi_dmul+0xe0>
 80018c6:	f000 fd51 	bl	800236c <__clzsi2>
 80018ca:	0003      	movs	r3, r0
 80018cc:	001a      	movs	r2, r3
 80018ce:	3215      	adds	r2, #21
 80018d0:	3020      	adds	r0, #32
 80018d2:	2a1c      	cmp	r2, #28
 80018d4:	dc00      	bgt.n	80018d8 <__aeabi_dmul+0x45c>
 80018d6:	e684      	b.n	80015e2 <__aeabi_dmul+0x166>
 80018d8:	4656      	mov	r6, sl
 80018da:	3b08      	subs	r3, #8
 80018dc:	2200      	movs	r2, #0
 80018de:	409e      	lsls	r6, r3
 80018e0:	e689      	b.n	80015f6 <__aeabi_dmul+0x17a>
 80018e2:	f000 fd43 	bl	800236c <__clzsi2>
 80018e6:	0001      	movs	r1, r0
 80018e8:	0002      	movs	r2, r0
 80018ea:	3115      	adds	r1, #21
 80018ec:	3220      	adds	r2, #32
 80018ee:	291c      	cmp	r1, #28
 80018f0:	dc00      	bgt.n	80018f4 <__aeabi_dmul+0x478>
 80018f2:	e64e      	b.n	8001592 <__aeabi_dmul+0x116>
 80018f4:	0034      	movs	r4, r6
 80018f6:	3808      	subs	r0, #8
 80018f8:	2500      	movs	r5, #0
 80018fa:	4084      	lsls	r4, r0
 80018fc:	e653      	b.n	80015a6 <__aeabi_dmul+0x12a>
 80018fe:	9b00      	ldr	r3, [sp, #0]
 8001900:	469c      	mov	ip, r3
 8001902:	e741      	b.n	8001788 <__aeabi_dmul+0x30c>
 8001904:	4912      	ldr	r1, [pc, #72]	; (8001950 <__aeabi_dmul+0x4d4>)
 8001906:	0022      	movs	r2, r4
 8001908:	4461      	add	r1, ip
 800190a:	002e      	movs	r6, r5
 800190c:	408d      	lsls	r5, r1
 800190e:	408a      	lsls	r2, r1
 8001910:	40c6      	lsrs	r6, r0
 8001912:	1e69      	subs	r1, r5, #1
 8001914:	418d      	sbcs	r5, r1
 8001916:	4332      	orrs	r2, r6
 8001918:	432a      	orrs	r2, r5
 800191a:	40c4      	lsrs	r4, r0
 800191c:	0753      	lsls	r3, r2, #29
 800191e:	d0b6      	beq.n	800188e <__aeabi_dmul+0x412>
 8001920:	210f      	movs	r1, #15
 8001922:	4011      	ands	r1, r2
 8001924:	2904      	cmp	r1, #4
 8001926:	d1ac      	bne.n	8001882 <__aeabi_dmul+0x406>
 8001928:	e7b1      	b.n	800188e <__aeabi_dmul+0x412>
 800192a:	0765      	lsls	r5, r4, #29
 800192c:	0264      	lsls	r4, r4, #9
 800192e:	0b24      	lsrs	r4, r4, #12
 8001930:	08d2      	lsrs	r2, r2, #3
 8001932:	4315      	orrs	r5, r2
 8001934:	2200      	movs	r2, #0
 8001936:	e611      	b.n	800155c <__aeabi_dmul+0xe0>
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	0312      	lsls	r2, r2, #12
 800193c:	4314      	orrs	r4, r2
 800193e:	0324      	lsls	r4, r4, #12
 8001940:	4a01      	ldr	r2, [pc, #4]	; (8001948 <__aeabi_dmul+0x4cc>)
 8001942:	0b24      	lsrs	r4, r4, #12
 8001944:	e60a      	b.n	800155c <__aeabi_dmul+0xe0>
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	000007ff 	.word	0x000007ff
 800194c:	0000043e 	.word	0x0000043e
 8001950:	0000041e 	.word	0x0000041e

08001954 <__aeabi_dsub>:
 8001954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001956:	4657      	mov	r7, sl
 8001958:	464e      	mov	r6, r9
 800195a:	4645      	mov	r5, r8
 800195c:	46de      	mov	lr, fp
 800195e:	0004      	movs	r4, r0
 8001960:	b5e0      	push	{r5, r6, r7, lr}
 8001962:	001f      	movs	r7, r3
 8001964:	0010      	movs	r0, r2
 8001966:	030b      	lsls	r3, r1, #12
 8001968:	0f62      	lsrs	r2, r4, #29
 800196a:	004e      	lsls	r6, r1, #1
 800196c:	0fcd      	lsrs	r5, r1, #31
 800196e:	0a5b      	lsrs	r3, r3, #9
 8001970:	0339      	lsls	r1, r7, #12
 8001972:	4313      	orrs	r3, r2
 8001974:	0a49      	lsrs	r1, r1, #9
 8001976:	00e2      	lsls	r2, r4, #3
 8001978:	0f44      	lsrs	r4, r0, #29
 800197a:	4321      	orrs	r1, r4
 800197c:	4cc2      	ldr	r4, [pc, #776]	; (8001c88 <__aeabi_dsub+0x334>)
 800197e:	4691      	mov	r9, r2
 8001980:	4692      	mov	sl, r2
 8001982:	00c0      	lsls	r0, r0, #3
 8001984:	007a      	lsls	r2, r7, #1
 8001986:	4680      	mov	r8, r0
 8001988:	0d76      	lsrs	r6, r6, #21
 800198a:	0d52      	lsrs	r2, r2, #21
 800198c:	0fff      	lsrs	r7, r7, #31
 800198e:	42a2      	cmp	r2, r4
 8001990:	d100      	bne.n	8001994 <__aeabi_dsub+0x40>
 8001992:	e0b4      	b.n	8001afe <__aeabi_dsub+0x1aa>
 8001994:	2401      	movs	r4, #1
 8001996:	4067      	eors	r7, r4
 8001998:	46bb      	mov	fp, r7
 800199a:	42bd      	cmp	r5, r7
 800199c:	d100      	bne.n	80019a0 <__aeabi_dsub+0x4c>
 800199e:	e088      	b.n	8001ab2 <__aeabi_dsub+0x15e>
 80019a0:	1ab4      	subs	r4, r6, r2
 80019a2:	46a4      	mov	ip, r4
 80019a4:	2c00      	cmp	r4, #0
 80019a6:	dc00      	bgt.n	80019aa <__aeabi_dsub+0x56>
 80019a8:	e0b2      	b.n	8001b10 <__aeabi_dsub+0x1bc>
 80019aa:	2a00      	cmp	r2, #0
 80019ac:	d100      	bne.n	80019b0 <__aeabi_dsub+0x5c>
 80019ae:	e0c5      	b.n	8001b3c <__aeabi_dsub+0x1e8>
 80019b0:	4ab5      	ldr	r2, [pc, #724]	; (8001c88 <__aeabi_dsub+0x334>)
 80019b2:	4296      	cmp	r6, r2
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dsub+0x64>
 80019b6:	e28b      	b.n	8001ed0 <__aeabi_dsub+0x57c>
 80019b8:	2280      	movs	r2, #128	; 0x80
 80019ba:	0412      	lsls	r2, r2, #16
 80019bc:	4311      	orrs	r1, r2
 80019be:	4662      	mov	r2, ip
 80019c0:	2a38      	cmp	r2, #56	; 0x38
 80019c2:	dd00      	ble.n	80019c6 <__aeabi_dsub+0x72>
 80019c4:	e1a1      	b.n	8001d0a <__aeabi_dsub+0x3b6>
 80019c6:	2a1f      	cmp	r2, #31
 80019c8:	dd00      	ble.n	80019cc <__aeabi_dsub+0x78>
 80019ca:	e216      	b.n	8001dfa <__aeabi_dsub+0x4a6>
 80019cc:	2720      	movs	r7, #32
 80019ce:	000c      	movs	r4, r1
 80019d0:	1abf      	subs	r7, r7, r2
 80019d2:	40bc      	lsls	r4, r7
 80019d4:	0002      	movs	r2, r0
 80019d6:	46a0      	mov	r8, r4
 80019d8:	4664      	mov	r4, ip
 80019da:	40b8      	lsls	r0, r7
 80019dc:	40e2      	lsrs	r2, r4
 80019de:	4644      	mov	r4, r8
 80019e0:	4314      	orrs	r4, r2
 80019e2:	0002      	movs	r2, r0
 80019e4:	1e50      	subs	r0, r2, #1
 80019e6:	4182      	sbcs	r2, r0
 80019e8:	4660      	mov	r0, ip
 80019ea:	40c1      	lsrs	r1, r0
 80019ec:	4322      	orrs	r2, r4
 80019ee:	1a5b      	subs	r3, r3, r1
 80019f0:	4649      	mov	r1, r9
 80019f2:	1a8c      	subs	r4, r1, r2
 80019f4:	45a1      	cmp	r9, r4
 80019f6:	4192      	sbcs	r2, r2
 80019f8:	4252      	negs	r2, r2
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	4698      	mov	r8, r3
 80019fe:	4643      	mov	r3, r8
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	d400      	bmi.n	8001a06 <__aeabi_dsub+0xb2>
 8001a04:	e117      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 8001a06:	4643      	mov	r3, r8
 8001a08:	025b      	lsls	r3, r3, #9
 8001a0a:	0a5b      	lsrs	r3, r3, #9
 8001a0c:	4698      	mov	r8, r3
 8001a0e:	4643      	mov	r3, r8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d100      	bne.n	8001a16 <__aeabi_dsub+0xc2>
 8001a14:	e16c      	b.n	8001cf0 <__aeabi_dsub+0x39c>
 8001a16:	4640      	mov	r0, r8
 8001a18:	f000 fca8 	bl	800236c <__clzsi2>
 8001a1c:	0002      	movs	r2, r0
 8001a1e:	3a08      	subs	r2, #8
 8001a20:	2120      	movs	r1, #32
 8001a22:	0020      	movs	r0, r4
 8001a24:	4643      	mov	r3, r8
 8001a26:	1a89      	subs	r1, r1, r2
 8001a28:	4093      	lsls	r3, r2
 8001a2a:	40c8      	lsrs	r0, r1
 8001a2c:	4094      	lsls	r4, r2
 8001a2e:	4303      	orrs	r3, r0
 8001a30:	4296      	cmp	r6, r2
 8001a32:	dd00      	ble.n	8001a36 <__aeabi_dsub+0xe2>
 8001a34:	e157      	b.n	8001ce6 <__aeabi_dsub+0x392>
 8001a36:	1b96      	subs	r6, r2, r6
 8001a38:	1c71      	adds	r1, r6, #1
 8001a3a:	291f      	cmp	r1, #31
 8001a3c:	dd00      	ble.n	8001a40 <__aeabi_dsub+0xec>
 8001a3e:	e1cb      	b.n	8001dd8 <__aeabi_dsub+0x484>
 8001a40:	2220      	movs	r2, #32
 8001a42:	0018      	movs	r0, r3
 8001a44:	0026      	movs	r6, r4
 8001a46:	1a52      	subs	r2, r2, r1
 8001a48:	4094      	lsls	r4, r2
 8001a4a:	4090      	lsls	r0, r2
 8001a4c:	40ce      	lsrs	r6, r1
 8001a4e:	40cb      	lsrs	r3, r1
 8001a50:	1e62      	subs	r2, r4, #1
 8001a52:	4194      	sbcs	r4, r2
 8001a54:	4330      	orrs	r0, r6
 8001a56:	4698      	mov	r8, r3
 8001a58:	2600      	movs	r6, #0
 8001a5a:	4304      	orrs	r4, r0
 8001a5c:	0763      	lsls	r3, r4, #29
 8001a5e:	d009      	beq.n	8001a74 <__aeabi_dsub+0x120>
 8001a60:	230f      	movs	r3, #15
 8001a62:	4023      	ands	r3, r4
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d005      	beq.n	8001a74 <__aeabi_dsub+0x120>
 8001a68:	1d23      	adds	r3, r4, #4
 8001a6a:	42a3      	cmp	r3, r4
 8001a6c:	41a4      	sbcs	r4, r4
 8001a6e:	4264      	negs	r4, r4
 8001a70:	44a0      	add	r8, r4
 8001a72:	001c      	movs	r4, r3
 8001a74:	4643      	mov	r3, r8
 8001a76:	021b      	lsls	r3, r3, #8
 8001a78:	d400      	bmi.n	8001a7c <__aeabi_dsub+0x128>
 8001a7a:	e0df      	b.n	8001c3c <__aeabi_dsub+0x2e8>
 8001a7c:	4b82      	ldr	r3, [pc, #520]	; (8001c88 <__aeabi_dsub+0x334>)
 8001a7e:	3601      	adds	r6, #1
 8001a80:	429e      	cmp	r6, r3
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dsub+0x132>
 8001a84:	e0fb      	b.n	8001c7e <__aeabi_dsub+0x32a>
 8001a86:	4642      	mov	r2, r8
 8001a88:	4b80      	ldr	r3, [pc, #512]	; (8001c8c <__aeabi_dsub+0x338>)
 8001a8a:	08e4      	lsrs	r4, r4, #3
 8001a8c:	401a      	ands	r2, r3
 8001a8e:	0013      	movs	r3, r2
 8001a90:	0571      	lsls	r1, r6, #21
 8001a92:	0752      	lsls	r2, r2, #29
 8001a94:	025b      	lsls	r3, r3, #9
 8001a96:	4322      	orrs	r2, r4
 8001a98:	0b1b      	lsrs	r3, r3, #12
 8001a9a:	0d49      	lsrs	r1, r1, #21
 8001a9c:	0509      	lsls	r1, r1, #20
 8001a9e:	07ed      	lsls	r5, r5, #31
 8001aa0:	4319      	orrs	r1, r3
 8001aa2:	4329      	orrs	r1, r5
 8001aa4:	0010      	movs	r0, r2
 8001aa6:	bcf0      	pop	{r4, r5, r6, r7}
 8001aa8:	46bb      	mov	fp, r7
 8001aaa:	46b2      	mov	sl, r6
 8001aac:	46a9      	mov	r9, r5
 8001aae:	46a0      	mov	r8, r4
 8001ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ab2:	1ab4      	subs	r4, r6, r2
 8001ab4:	46a4      	mov	ip, r4
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	dd58      	ble.n	8001b6c <__aeabi_dsub+0x218>
 8001aba:	2a00      	cmp	r2, #0
 8001abc:	d100      	bne.n	8001ac0 <__aeabi_dsub+0x16c>
 8001abe:	e09e      	b.n	8001bfe <__aeabi_dsub+0x2aa>
 8001ac0:	4a71      	ldr	r2, [pc, #452]	; (8001c88 <__aeabi_dsub+0x334>)
 8001ac2:	4296      	cmp	r6, r2
 8001ac4:	d100      	bne.n	8001ac8 <__aeabi_dsub+0x174>
 8001ac6:	e13b      	b.n	8001d40 <__aeabi_dsub+0x3ec>
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	0412      	lsls	r2, r2, #16
 8001acc:	4311      	orrs	r1, r2
 8001ace:	4662      	mov	r2, ip
 8001ad0:	2a38      	cmp	r2, #56	; 0x38
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_dsub+0x182>
 8001ad4:	e0c1      	b.n	8001c5a <__aeabi_dsub+0x306>
 8001ad6:	2a1f      	cmp	r2, #31
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dsub+0x188>
 8001ada:	e1bb      	b.n	8001e54 <__aeabi_dsub+0x500>
 8001adc:	000c      	movs	r4, r1
 8001ade:	3a20      	subs	r2, #32
 8001ae0:	40d4      	lsrs	r4, r2
 8001ae2:	0022      	movs	r2, r4
 8001ae4:	4664      	mov	r4, ip
 8001ae6:	2c20      	cmp	r4, #32
 8001ae8:	d004      	beq.n	8001af4 <__aeabi_dsub+0x1a0>
 8001aea:	2740      	movs	r7, #64	; 0x40
 8001aec:	1b3f      	subs	r7, r7, r4
 8001aee:	40b9      	lsls	r1, r7
 8001af0:	4308      	orrs	r0, r1
 8001af2:	4680      	mov	r8, r0
 8001af4:	4644      	mov	r4, r8
 8001af6:	1e61      	subs	r1, r4, #1
 8001af8:	418c      	sbcs	r4, r1
 8001afa:	4314      	orrs	r4, r2
 8001afc:	e0b1      	b.n	8001c62 <__aeabi_dsub+0x30e>
 8001afe:	000c      	movs	r4, r1
 8001b00:	4304      	orrs	r4, r0
 8001b02:	d02a      	beq.n	8001b5a <__aeabi_dsub+0x206>
 8001b04:	46bb      	mov	fp, r7
 8001b06:	42bd      	cmp	r5, r7
 8001b08:	d02d      	beq.n	8001b66 <__aeabi_dsub+0x212>
 8001b0a:	4c61      	ldr	r4, [pc, #388]	; (8001c90 <__aeabi_dsub+0x33c>)
 8001b0c:	46a4      	mov	ip, r4
 8001b0e:	44b4      	add	ip, r6
 8001b10:	4664      	mov	r4, ip
 8001b12:	2c00      	cmp	r4, #0
 8001b14:	d05c      	beq.n	8001bd0 <__aeabi_dsub+0x27c>
 8001b16:	1b94      	subs	r4, r2, r6
 8001b18:	46a4      	mov	ip, r4
 8001b1a:	2e00      	cmp	r6, #0
 8001b1c:	d000      	beq.n	8001b20 <__aeabi_dsub+0x1cc>
 8001b1e:	e115      	b.n	8001d4c <__aeabi_dsub+0x3f8>
 8001b20:	464d      	mov	r5, r9
 8001b22:	431d      	orrs	r5, r3
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dsub+0x1d4>
 8001b26:	e1c3      	b.n	8001eb0 <__aeabi_dsub+0x55c>
 8001b28:	1e65      	subs	r5, r4, #1
 8001b2a:	2c01      	cmp	r4, #1
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_dsub+0x1dc>
 8001b2e:	e20c      	b.n	8001f4a <__aeabi_dsub+0x5f6>
 8001b30:	4e55      	ldr	r6, [pc, #340]	; (8001c88 <__aeabi_dsub+0x334>)
 8001b32:	42b4      	cmp	r4, r6
 8001b34:	d100      	bne.n	8001b38 <__aeabi_dsub+0x1e4>
 8001b36:	e1f8      	b.n	8001f2a <__aeabi_dsub+0x5d6>
 8001b38:	46ac      	mov	ip, r5
 8001b3a:	e10e      	b.n	8001d5a <__aeabi_dsub+0x406>
 8001b3c:	000a      	movs	r2, r1
 8001b3e:	4302      	orrs	r2, r0
 8001b40:	d100      	bne.n	8001b44 <__aeabi_dsub+0x1f0>
 8001b42:	e136      	b.n	8001db2 <__aeabi_dsub+0x45e>
 8001b44:	0022      	movs	r2, r4
 8001b46:	3a01      	subs	r2, #1
 8001b48:	2c01      	cmp	r4, #1
 8001b4a:	d100      	bne.n	8001b4e <__aeabi_dsub+0x1fa>
 8001b4c:	e1c6      	b.n	8001edc <__aeabi_dsub+0x588>
 8001b4e:	4c4e      	ldr	r4, [pc, #312]	; (8001c88 <__aeabi_dsub+0x334>)
 8001b50:	45a4      	cmp	ip, r4
 8001b52:	d100      	bne.n	8001b56 <__aeabi_dsub+0x202>
 8001b54:	e0f4      	b.n	8001d40 <__aeabi_dsub+0x3ec>
 8001b56:	4694      	mov	ip, r2
 8001b58:	e731      	b.n	80019be <__aeabi_dsub+0x6a>
 8001b5a:	2401      	movs	r4, #1
 8001b5c:	4067      	eors	r7, r4
 8001b5e:	46bb      	mov	fp, r7
 8001b60:	42bd      	cmp	r5, r7
 8001b62:	d000      	beq.n	8001b66 <__aeabi_dsub+0x212>
 8001b64:	e71c      	b.n	80019a0 <__aeabi_dsub+0x4c>
 8001b66:	4c4a      	ldr	r4, [pc, #296]	; (8001c90 <__aeabi_dsub+0x33c>)
 8001b68:	46a4      	mov	ip, r4
 8001b6a:	44b4      	add	ip, r6
 8001b6c:	4664      	mov	r4, ip
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d100      	bne.n	8001b74 <__aeabi_dsub+0x220>
 8001b72:	e0cf      	b.n	8001d14 <__aeabi_dsub+0x3c0>
 8001b74:	1b94      	subs	r4, r2, r6
 8001b76:	46a4      	mov	ip, r4
 8001b78:	2e00      	cmp	r6, #0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dsub+0x22a>
 8001b7c:	e15c      	b.n	8001e38 <__aeabi_dsub+0x4e4>
 8001b7e:	4e42      	ldr	r6, [pc, #264]	; (8001c88 <__aeabi_dsub+0x334>)
 8001b80:	42b2      	cmp	r2, r6
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dsub+0x232>
 8001b84:	e1ec      	b.n	8001f60 <__aeabi_dsub+0x60c>
 8001b86:	2680      	movs	r6, #128	; 0x80
 8001b88:	0436      	lsls	r6, r6, #16
 8001b8a:	4333      	orrs	r3, r6
 8001b8c:	4664      	mov	r4, ip
 8001b8e:	2c38      	cmp	r4, #56	; 0x38
 8001b90:	dd00      	ble.n	8001b94 <__aeabi_dsub+0x240>
 8001b92:	e1b3      	b.n	8001efc <__aeabi_dsub+0x5a8>
 8001b94:	2c1f      	cmp	r4, #31
 8001b96:	dd00      	ble.n	8001b9a <__aeabi_dsub+0x246>
 8001b98:	e238      	b.n	800200c <__aeabi_dsub+0x6b8>
 8001b9a:	2620      	movs	r6, #32
 8001b9c:	1b36      	subs	r6, r6, r4
 8001b9e:	001c      	movs	r4, r3
 8001ba0:	40b4      	lsls	r4, r6
 8001ba2:	464f      	mov	r7, r9
 8001ba4:	46a0      	mov	r8, r4
 8001ba6:	4664      	mov	r4, ip
 8001ba8:	40e7      	lsrs	r7, r4
 8001baa:	4644      	mov	r4, r8
 8001bac:	433c      	orrs	r4, r7
 8001bae:	464f      	mov	r7, r9
 8001bb0:	40b7      	lsls	r7, r6
 8001bb2:	003e      	movs	r6, r7
 8001bb4:	1e77      	subs	r7, r6, #1
 8001bb6:	41be      	sbcs	r6, r7
 8001bb8:	4334      	orrs	r4, r6
 8001bba:	4666      	mov	r6, ip
 8001bbc:	40f3      	lsrs	r3, r6
 8001bbe:	18c9      	adds	r1, r1, r3
 8001bc0:	1824      	adds	r4, r4, r0
 8001bc2:	4284      	cmp	r4, r0
 8001bc4:	419b      	sbcs	r3, r3
 8001bc6:	425b      	negs	r3, r3
 8001bc8:	4698      	mov	r8, r3
 8001bca:	0016      	movs	r6, r2
 8001bcc:	4488      	add	r8, r1
 8001bce:	e04e      	b.n	8001c6e <__aeabi_dsub+0x31a>
 8001bd0:	4a30      	ldr	r2, [pc, #192]	; (8001c94 <__aeabi_dsub+0x340>)
 8001bd2:	1c74      	adds	r4, r6, #1
 8001bd4:	4214      	tst	r4, r2
 8001bd6:	d000      	beq.n	8001bda <__aeabi_dsub+0x286>
 8001bd8:	e0d6      	b.n	8001d88 <__aeabi_dsub+0x434>
 8001bda:	464a      	mov	r2, r9
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	2e00      	cmp	r6, #0
 8001be0:	d000      	beq.n	8001be4 <__aeabi_dsub+0x290>
 8001be2:	e15b      	b.n	8001e9c <__aeabi_dsub+0x548>
 8001be4:	2a00      	cmp	r2, #0
 8001be6:	d100      	bne.n	8001bea <__aeabi_dsub+0x296>
 8001be8:	e1a5      	b.n	8001f36 <__aeabi_dsub+0x5e2>
 8001bea:	000a      	movs	r2, r1
 8001bec:	4302      	orrs	r2, r0
 8001bee:	d000      	beq.n	8001bf2 <__aeabi_dsub+0x29e>
 8001bf0:	e1bb      	b.n	8001f6a <__aeabi_dsub+0x616>
 8001bf2:	464a      	mov	r2, r9
 8001bf4:	0759      	lsls	r1, r3, #29
 8001bf6:	08d2      	lsrs	r2, r2, #3
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	08db      	lsrs	r3, r3, #3
 8001bfc:	e027      	b.n	8001c4e <__aeabi_dsub+0x2fa>
 8001bfe:	000a      	movs	r2, r1
 8001c00:	4302      	orrs	r2, r0
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x2b2>
 8001c04:	e174      	b.n	8001ef0 <__aeabi_dsub+0x59c>
 8001c06:	0022      	movs	r2, r4
 8001c08:	3a01      	subs	r2, #1
 8001c0a:	2c01      	cmp	r4, #1
 8001c0c:	d005      	beq.n	8001c1a <__aeabi_dsub+0x2c6>
 8001c0e:	4c1e      	ldr	r4, [pc, #120]	; (8001c88 <__aeabi_dsub+0x334>)
 8001c10:	45a4      	cmp	ip, r4
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dsub+0x2c2>
 8001c14:	e094      	b.n	8001d40 <__aeabi_dsub+0x3ec>
 8001c16:	4694      	mov	ip, r2
 8001c18:	e759      	b.n	8001ace <__aeabi_dsub+0x17a>
 8001c1a:	4448      	add	r0, r9
 8001c1c:	4548      	cmp	r0, r9
 8001c1e:	4192      	sbcs	r2, r2
 8001c20:	185b      	adds	r3, r3, r1
 8001c22:	4698      	mov	r8, r3
 8001c24:	0004      	movs	r4, r0
 8001c26:	4252      	negs	r2, r2
 8001c28:	4490      	add	r8, r2
 8001c2a:	4643      	mov	r3, r8
 8001c2c:	2602      	movs	r6, #2
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	d500      	bpl.n	8001c34 <__aeabi_dsub+0x2e0>
 8001c32:	e0c4      	b.n	8001dbe <__aeabi_dsub+0x46a>
 8001c34:	3e01      	subs	r6, #1
 8001c36:	0763      	lsls	r3, r4, #29
 8001c38:	d000      	beq.n	8001c3c <__aeabi_dsub+0x2e8>
 8001c3a:	e711      	b.n	8001a60 <__aeabi_dsub+0x10c>
 8001c3c:	4643      	mov	r3, r8
 8001c3e:	46b4      	mov	ip, r6
 8001c40:	0759      	lsls	r1, r3, #29
 8001c42:	08e2      	lsrs	r2, r4, #3
 8001c44:	430a      	orrs	r2, r1
 8001c46:	08db      	lsrs	r3, r3, #3
 8001c48:	490f      	ldr	r1, [pc, #60]	; (8001c88 <__aeabi_dsub+0x334>)
 8001c4a:	458c      	cmp	ip, r1
 8001c4c:	d040      	beq.n	8001cd0 <__aeabi_dsub+0x37c>
 8001c4e:	4661      	mov	r1, ip
 8001c50:	031b      	lsls	r3, r3, #12
 8001c52:	0549      	lsls	r1, r1, #21
 8001c54:	0b1b      	lsrs	r3, r3, #12
 8001c56:	0d49      	lsrs	r1, r1, #21
 8001c58:	e720      	b.n	8001a9c <__aeabi_dsub+0x148>
 8001c5a:	4301      	orrs	r1, r0
 8001c5c:	000c      	movs	r4, r1
 8001c5e:	1e61      	subs	r1, r4, #1
 8001c60:	418c      	sbcs	r4, r1
 8001c62:	444c      	add	r4, r9
 8001c64:	454c      	cmp	r4, r9
 8001c66:	4192      	sbcs	r2, r2
 8001c68:	4252      	negs	r2, r2
 8001c6a:	4690      	mov	r8, r2
 8001c6c:	4498      	add	r8, r3
 8001c6e:	4643      	mov	r3, r8
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	d5e0      	bpl.n	8001c36 <__aeabi_dsub+0x2e2>
 8001c74:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <__aeabi_dsub+0x334>)
 8001c76:	3601      	adds	r6, #1
 8001c78:	429e      	cmp	r6, r3
 8001c7a:	d000      	beq.n	8001c7e <__aeabi_dsub+0x32a>
 8001c7c:	e09f      	b.n	8001dbe <__aeabi_dsub+0x46a>
 8001c7e:	0031      	movs	r1, r6
 8001c80:	2300      	movs	r3, #0
 8001c82:	2200      	movs	r2, #0
 8001c84:	e70a      	b.n	8001a9c <__aeabi_dsub+0x148>
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	000007ff 	.word	0x000007ff
 8001c8c:	ff7fffff 	.word	0xff7fffff
 8001c90:	fffff801 	.word	0xfffff801
 8001c94:	000007fe 	.word	0x000007fe
 8001c98:	2a00      	cmp	r2, #0
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x34a>
 8001c9c:	e160      	b.n	8001f60 <__aeabi_dsub+0x60c>
 8001c9e:	000a      	movs	r2, r1
 8001ca0:	4302      	orrs	r2, r0
 8001ca2:	d04d      	beq.n	8001d40 <__aeabi_dsub+0x3ec>
 8001ca4:	464a      	mov	r2, r9
 8001ca6:	075c      	lsls	r4, r3, #29
 8001ca8:	08d2      	lsrs	r2, r2, #3
 8001caa:	4322      	orrs	r2, r4
 8001cac:	2480      	movs	r4, #128	; 0x80
 8001cae:	08db      	lsrs	r3, r3, #3
 8001cb0:	0324      	lsls	r4, r4, #12
 8001cb2:	4223      	tst	r3, r4
 8001cb4:	d007      	beq.n	8001cc6 <__aeabi_dsub+0x372>
 8001cb6:	08ce      	lsrs	r6, r1, #3
 8001cb8:	4226      	tst	r6, r4
 8001cba:	d104      	bne.n	8001cc6 <__aeabi_dsub+0x372>
 8001cbc:	465d      	mov	r5, fp
 8001cbe:	0033      	movs	r3, r6
 8001cc0:	08c2      	lsrs	r2, r0, #3
 8001cc2:	0749      	lsls	r1, r1, #29
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	0f51      	lsrs	r1, r2, #29
 8001cc8:	00d2      	lsls	r2, r2, #3
 8001cca:	08d2      	lsrs	r2, r2, #3
 8001ccc:	0749      	lsls	r1, r1, #29
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	0011      	movs	r1, r2
 8001cd2:	4319      	orrs	r1, r3
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x384>
 8001cd6:	e1c8      	b.n	800206a <__aeabi_dsub+0x716>
 8001cd8:	2180      	movs	r1, #128	; 0x80
 8001cda:	0309      	lsls	r1, r1, #12
 8001cdc:	430b      	orrs	r3, r1
 8001cde:	031b      	lsls	r3, r3, #12
 8001ce0:	49d5      	ldr	r1, [pc, #852]	; (8002038 <__aeabi_dsub+0x6e4>)
 8001ce2:	0b1b      	lsrs	r3, r3, #12
 8001ce4:	e6da      	b.n	8001a9c <__aeabi_dsub+0x148>
 8001ce6:	49d5      	ldr	r1, [pc, #852]	; (800203c <__aeabi_dsub+0x6e8>)
 8001ce8:	1ab6      	subs	r6, r6, r2
 8001cea:	400b      	ands	r3, r1
 8001cec:	4698      	mov	r8, r3
 8001cee:	e6b5      	b.n	8001a5c <__aeabi_dsub+0x108>
 8001cf0:	0020      	movs	r0, r4
 8001cf2:	f000 fb3b 	bl	800236c <__clzsi2>
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	3218      	adds	r2, #24
 8001cfa:	2a1f      	cmp	r2, #31
 8001cfc:	dc00      	bgt.n	8001d00 <__aeabi_dsub+0x3ac>
 8001cfe:	e68f      	b.n	8001a20 <__aeabi_dsub+0xcc>
 8001d00:	0023      	movs	r3, r4
 8001d02:	3808      	subs	r0, #8
 8001d04:	4083      	lsls	r3, r0
 8001d06:	2400      	movs	r4, #0
 8001d08:	e692      	b.n	8001a30 <__aeabi_dsub+0xdc>
 8001d0a:	4308      	orrs	r0, r1
 8001d0c:	0002      	movs	r2, r0
 8001d0e:	1e50      	subs	r0, r2, #1
 8001d10:	4182      	sbcs	r2, r0
 8001d12:	e66d      	b.n	80019f0 <__aeabi_dsub+0x9c>
 8001d14:	4cca      	ldr	r4, [pc, #808]	; (8002040 <__aeabi_dsub+0x6ec>)
 8001d16:	1c72      	adds	r2, r6, #1
 8001d18:	4222      	tst	r2, r4
 8001d1a:	d000      	beq.n	8001d1e <__aeabi_dsub+0x3ca>
 8001d1c:	e0ad      	b.n	8001e7a <__aeabi_dsub+0x526>
 8001d1e:	464a      	mov	r2, r9
 8001d20:	431a      	orrs	r2, r3
 8001d22:	2e00      	cmp	r6, #0
 8001d24:	d1b8      	bne.n	8001c98 <__aeabi_dsub+0x344>
 8001d26:	2a00      	cmp	r2, #0
 8001d28:	d100      	bne.n	8001d2c <__aeabi_dsub+0x3d8>
 8001d2a:	e158      	b.n	8001fde <__aeabi_dsub+0x68a>
 8001d2c:	000a      	movs	r2, r1
 8001d2e:	4302      	orrs	r2, r0
 8001d30:	d000      	beq.n	8001d34 <__aeabi_dsub+0x3e0>
 8001d32:	e159      	b.n	8001fe8 <__aeabi_dsub+0x694>
 8001d34:	464a      	mov	r2, r9
 8001d36:	0759      	lsls	r1, r3, #29
 8001d38:	08d2      	lsrs	r2, r2, #3
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	08db      	lsrs	r3, r3, #3
 8001d3e:	e786      	b.n	8001c4e <__aeabi_dsub+0x2fa>
 8001d40:	464a      	mov	r2, r9
 8001d42:	0759      	lsls	r1, r3, #29
 8001d44:	08d2      	lsrs	r2, r2, #3
 8001d46:	430a      	orrs	r2, r1
 8001d48:	08db      	lsrs	r3, r3, #3
 8001d4a:	e7c1      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001d4c:	4dba      	ldr	r5, [pc, #744]	; (8002038 <__aeabi_dsub+0x6e4>)
 8001d4e:	42aa      	cmp	r2, r5
 8001d50:	d100      	bne.n	8001d54 <__aeabi_dsub+0x400>
 8001d52:	e11e      	b.n	8001f92 <__aeabi_dsub+0x63e>
 8001d54:	2580      	movs	r5, #128	; 0x80
 8001d56:	042d      	lsls	r5, r5, #16
 8001d58:	432b      	orrs	r3, r5
 8001d5a:	4664      	mov	r4, ip
 8001d5c:	2c38      	cmp	r4, #56	; 0x38
 8001d5e:	dc5d      	bgt.n	8001e1c <__aeabi_dsub+0x4c8>
 8001d60:	2c1f      	cmp	r4, #31
 8001d62:	dd00      	ble.n	8001d66 <__aeabi_dsub+0x412>
 8001d64:	e0d0      	b.n	8001f08 <__aeabi_dsub+0x5b4>
 8001d66:	2520      	movs	r5, #32
 8001d68:	4667      	mov	r7, ip
 8001d6a:	1b2d      	subs	r5, r5, r4
 8001d6c:	464e      	mov	r6, r9
 8001d6e:	001c      	movs	r4, r3
 8001d70:	40fe      	lsrs	r6, r7
 8001d72:	40ac      	lsls	r4, r5
 8001d74:	4334      	orrs	r4, r6
 8001d76:	464e      	mov	r6, r9
 8001d78:	40ae      	lsls	r6, r5
 8001d7a:	0035      	movs	r5, r6
 8001d7c:	40fb      	lsrs	r3, r7
 8001d7e:	1e6e      	subs	r6, r5, #1
 8001d80:	41b5      	sbcs	r5, r6
 8001d82:	1ac9      	subs	r1, r1, r3
 8001d84:	432c      	orrs	r4, r5
 8001d86:	e04e      	b.n	8001e26 <__aeabi_dsub+0x4d2>
 8001d88:	464a      	mov	r2, r9
 8001d8a:	1a14      	subs	r4, r2, r0
 8001d8c:	45a1      	cmp	r9, r4
 8001d8e:	4192      	sbcs	r2, r2
 8001d90:	4252      	negs	r2, r2
 8001d92:	4690      	mov	r8, r2
 8001d94:	1a5f      	subs	r7, r3, r1
 8001d96:	003a      	movs	r2, r7
 8001d98:	4647      	mov	r7, r8
 8001d9a:	1bd2      	subs	r2, r2, r7
 8001d9c:	4690      	mov	r8, r2
 8001d9e:	0212      	lsls	r2, r2, #8
 8001da0:	d500      	bpl.n	8001da4 <__aeabi_dsub+0x450>
 8001da2:	e08b      	b.n	8001ebc <__aeabi_dsub+0x568>
 8001da4:	4642      	mov	r2, r8
 8001da6:	4322      	orrs	r2, r4
 8001da8:	d000      	beq.n	8001dac <__aeabi_dsub+0x458>
 8001daa:	e630      	b.n	8001a0e <__aeabi_dsub+0xba>
 8001dac:	2300      	movs	r3, #0
 8001dae:	2500      	movs	r5, #0
 8001db0:	e74d      	b.n	8001c4e <__aeabi_dsub+0x2fa>
 8001db2:	464a      	mov	r2, r9
 8001db4:	0759      	lsls	r1, r3, #29
 8001db6:	08d2      	lsrs	r2, r2, #3
 8001db8:	430a      	orrs	r2, r1
 8001dba:	08db      	lsrs	r3, r3, #3
 8001dbc:	e744      	b.n	8001c48 <__aeabi_dsub+0x2f4>
 8001dbe:	4642      	mov	r2, r8
 8001dc0:	4b9e      	ldr	r3, [pc, #632]	; (800203c <__aeabi_dsub+0x6e8>)
 8001dc2:	0861      	lsrs	r1, r4, #1
 8001dc4:	401a      	ands	r2, r3
 8001dc6:	0013      	movs	r3, r2
 8001dc8:	2201      	movs	r2, #1
 8001dca:	4014      	ands	r4, r2
 8001dcc:	430c      	orrs	r4, r1
 8001dce:	07da      	lsls	r2, r3, #31
 8001dd0:	085b      	lsrs	r3, r3, #1
 8001dd2:	4698      	mov	r8, r3
 8001dd4:	4314      	orrs	r4, r2
 8001dd6:	e641      	b.n	8001a5c <__aeabi_dsub+0x108>
 8001dd8:	001a      	movs	r2, r3
 8001dda:	3e1f      	subs	r6, #31
 8001ddc:	40f2      	lsrs	r2, r6
 8001dde:	0016      	movs	r6, r2
 8001de0:	2920      	cmp	r1, #32
 8001de2:	d003      	beq.n	8001dec <__aeabi_dsub+0x498>
 8001de4:	2240      	movs	r2, #64	; 0x40
 8001de6:	1a51      	subs	r1, r2, r1
 8001de8:	408b      	lsls	r3, r1
 8001dea:	431c      	orrs	r4, r3
 8001dec:	1e62      	subs	r2, r4, #1
 8001dee:	4194      	sbcs	r4, r2
 8001df0:	2300      	movs	r3, #0
 8001df2:	4334      	orrs	r4, r6
 8001df4:	4698      	mov	r8, r3
 8001df6:	2600      	movs	r6, #0
 8001df8:	e71d      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 8001dfa:	000c      	movs	r4, r1
 8001dfc:	3a20      	subs	r2, #32
 8001dfe:	40d4      	lsrs	r4, r2
 8001e00:	0022      	movs	r2, r4
 8001e02:	4664      	mov	r4, ip
 8001e04:	2c20      	cmp	r4, #32
 8001e06:	d004      	beq.n	8001e12 <__aeabi_dsub+0x4be>
 8001e08:	2740      	movs	r7, #64	; 0x40
 8001e0a:	1b3f      	subs	r7, r7, r4
 8001e0c:	40b9      	lsls	r1, r7
 8001e0e:	4308      	orrs	r0, r1
 8001e10:	4680      	mov	r8, r0
 8001e12:	4644      	mov	r4, r8
 8001e14:	1e61      	subs	r1, r4, #1
 8001e16:	418c      	sbcs	r4, r1
 8001e18:	4322      	orrs	r2, r4
 8001e1a:	e5e9      	b.n	80019f0 <__aeabi_dsub+0x9c>
 8001e1c:	464c      	mov	r4, r9
 8001e1e:	4323      	orrs	r3, r4
 8001e20:	001c      	movs	r4, r3
 8001e22:	1e63      	subs	r3, r4, #1
 8001e24:	419c      	sbcs	r4, r3
 8001e26:	1b04      	subs	r4, r0, r4
 8001e28:	42a0      	cmp	r0, r4
 8001e2a:	419b      	sbcs	r3, r3
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	1acb      	subs	r3, r1, r3
 8001e30:	4698      	mov	r8, r3
 8001e32:	465d      	mov	r5, fp
 8001e34:	0016      	movs	r6, r2
 8001e36:	e5e2      	b.n	80019fe <__aeabi_dsub+0xaa>
 8001e38:	464e      	mov	r6, r9
 8001e3a:	431e      	orrs	r6, r3
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x4ec>
 8001e3e:	e0ae      	b.n	8001f9e <__aeabi_dsub+0x64a>
 8001e40:	1e66      	subs	r6, r4, #1
 8001e42:	2c01      	cmp	r4, #1
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x4f4>
 8001e46:	e0fd      	b.n	8002044 <__aeabi_dsub+0x6f0>
 8001e48:	4f7b      	ldr	r7, [pc, #492]	; (8002038 <__aeabi_dsub+0x6e4>)
 8001e4a:	42bc      	cmp	r4, r7
 8001e4c:	d100      	bne.n	8001e50 <__aeabi_dsub+0x4fc>
 8001e4e:	e107      	b.n	8002060 <__aeabi_dsub+0x70c>
 8001e50:	46b4      	mov	ip, r6
 8001e52:	e69b      	b.n	8001b8c <__aeabi_dsub+0x238>
 8001e54:	4664      	mov	r4, ip
 8001e56:	2220      	movs	r2, #32
 8001e58:	1b12      	subs	r2, r2, r4
 8001e5a:	000c      	movs	r4, r1
 8001e5c:	4094      	lsls	r4, r2
 8001e5e:	0007      	movs	r7, r0
 8001e60:	4090      	lsls	r0, r2
 8001e62:	46a0      	mov	r8, r4
 8001e64:	4664      	mov	r4, ip
 8001e66:	1e42      	subs	r2, r0, #1
 8001e68:	4190      	sbcs	r0, r2
 8001e6a:	4662      	mov	r2, ip
 8001e6c:	40e7      	lsrs	r7, r4
 8001e6e:	4644      	mov	r4, r8
 8001e70:	40d1      	lsrs	r1, r2
 8001e72:	433c      	orrs	r4, r7
 8001e74:	4304      	orrs	r4, r0
 8001e76:	185b      	adds	r3, r3, r1
 8001e78:	e6f3      	b.n	8001c62 <__aeabi_dsub+0x30e>
 8001e7a:	4c6f      	ldr	r4, [pc, #444]	; (8002038 <__aeabi_dsub+0x6e4>)
 8001e7c:	42a2      	cmp	r2, r4
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x52e>
 8001e80:	e0d5      	b.n	800202e <__aeabi_dsub+0x6da>
 8001e82:	4448      	add	r0, r9
 8001e84:	185b      	adds	r3, r3, r1
 8001e86:	4548      	cmp	r0, r9
 8001e88:	4189      	sbcs	r1, r1
 8001e8a:	4249      	negs	r1, r1
 8001e8c:	185b      	adds	r3, r3, r1
 8001e8e:	07dc      	lsls	r4, r3, #31
 8001e90:	0840      	lsrs	r0, r0, #1
 8001e92:	085b      	lsrs	r3, r3, #1
 8001e94:	4698      	mov	r8, r3
 8001e96:	0016      	movs	r6, r2
 8001e98:	4304      	orrs	r4, r0
 8001e9a:	e6cc      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 8001e9c:	2a00      	cmp	r2, #0
 8001e9e:	d000      	beq.n	8001ea2 <__aeabi_dsub+0x54e>
 8001ea0:	e082      	b.n	8001fa8 <__aeabi_dsub+0x654>
 8001ea2:	000a      	movs	r2, r1
 8001ea4:	4302      	orrs	r2, r0
 8001ea6:	d140      	bne.n	8001f2a <__aeabi_dsub+0x5d6>
 8001ea8:	2380      	movs	r3, #128	; 0x80
 8001eaa:	2500      	movs	r5, #0
 8001eac:	031b      	lsls	r3, r3, #12
 8001eae:	e713      	b.n	8001cd8 <__aeabi_dsub+0x384>
 8001eb0:	074b      	lsls	r3, r1, #29
 8001eb2:	08c2      	lsrs	r2, r0, #3
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	465d      	mov	r5, fp
 8001eb8:	08cb      	lsrs	r3, r1, #3
 8001eba:	e6c5      	b.n	8001c48 <__aeabi_dsub+0x2f4>
 8001ebc:	464a      	mov	r2, r9
 8001ebe:	1a84      	subs	r4, r0, r2
 8001ec0:	42a0      	cmp	r0, r4
 8001ec2:	4192      	sbcs	r2, r2
 8001ec4:	1acb      	subs	r3, r1, r3
 8001ec6:	4252      	negs	r2, r2
 8001ec8:	1a9b      	subs	r3, r3, r2
 8001eca:	4698      	mov	r8, r3
 8001ecc:	465d      	mov	r5, fp
 8001ece:	e59e      	b.n	8001a0e <__aeabi_dsub+0xba>
 8001ed0:	464a      	mov	r2, r9
 8001ed2:	0759      	lsls	r1, r3, #29
 8001ed4:	08d2      	lsrs	r2, r2, #3
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	e6f9      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001edc:	464a      	mov	r2, r9
 8001ede:	1a14      	subs	r4, r2, r0
 8001ee0:	45a1      	cmp	r9, r4
 8001ee2:	4192      	sbcs	r2, r2
 8001ee4:	1a5b      	subs	r3, r3, r1
 8001ee6:	4252      	negs	r2, r2
 8001ee8:	1a9b      	subs	r3, r3, r2
 8001eea:	4698      	mov	r8, r3
 8001eec:	2601      	movs	r6, #1
 8001eee:	e586      	b.n	80019fe <__aeabi_dsub+0xaa>
 8001ef0:	464a      	mov	r2, r9
 8001ef2:	0759      	lsls	r1, r3, #29
 8001ef4:	08d2      	lsrs	r2, r2, #3
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	08db      	lsrs	r3, r3, #3
 8001efa:	e6a5      	b.n	8001c48 <__aeabi_dsub+0x2f4>
 8001efc:	464c      	mov	r4, r9
 8001efe:	4323      	orrs	r3, r4
 8001f00:	001c      	movs	r4, r3
 8001f02:	1e63      	subs	r3, r4, #1
 8001f04:	419c      	sbcs	r4, r3
 8001f06:	e65b      	b.n	8001bc0 <__aeabi_dsub+0x26c>
 8001f08:	4665      	mov	r5, ip
 8001f0a:	001e      	movs	r6, r3
 8001f0c:	3d20      	subs	r5, #32
 8001f0e:	40ee      	lsrs	r6, r5
 8001f10:	2c20      	cmp	r4, #32
 8001f12:	d005      	beq.n	8001f20 <__aeabi_dsub+0x5cc>
 8001f14:	2540      	movs	r5, #64	; 0x40
 8001f16:	1b2d      	subs	r5, r5, r4
 8001f18:	40ab      	lsls	r3, r5
 8001f1a:	464c      	mov	r4, r9
 8001f1c:	431c      	orrs	r4, r3
 8001f1e:	46a2      	mov	sl, r4
 8001f20:	4654      	mov	r4, sl
 8001f22:	1e63      	subs	r3, r4, #1
 8001f24:	419c      	sbcs	r4, r3
 8001f26:	4334      	orrs	r4, r6
 8001f28:	e77d      	b.n	8001e26 <__aeabi_dsub+0x4d2>
 8001f2a:	074b      	lsls	r3, r1, #29
 8001f2c:	08c2      	lsrs	r2, r0, #3
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	465d      	mov	r5, fp
 8001f32:	08cb      	lsrs	r3, r1, #3
 8001f34:	e6cc      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001f36:	000a      	movs	r2, r1
 8001f38:	4302      	orrs	r2, r0
 8001f3a:	d100      	bne.n	8001f3e <__aeabi_dsub+0x5ea>
 8001f3c:	e736      	b.n	8001dac <__aeabi_dsub+0x458>
 8001f3e:	074b      	lsls	r3, r1, #29
 8001f40:	08c2      	lsrs	r2, r0, #3
 8001f42:	431a      	orrs	r2, r3
 8001f44:	465d      	mov	r5, fp
 8001f46:	08cb      	lsrs	r3, r1, #3
 8001f48:	e681      	b.n	8001c4e <__aeabi_dsub+0x2fa>
 8001f4a:	464a      	mov	r2, r9
 8001f4c:	1a84      	subs	r4, r0, r2
 8001f4e:	42a0      	cmp	r0, r4
 8001f50:	4192      	sbcs	r2, r2
 8001f52:	1acb      	subs	r3, r1, r3
 8001f54:	4252      	negs	r2, r2
 8001f56:	1a9b      	subs	r3, r3, r2
 8001f58:	4698      	mov	r8, r3
 8001f5a:	465d      	mov	r5, fp
 8001f5c:	2601      	movs	r6, #1
 8001f5e:	e54e      	b.n	80019fe <__aeabi_dsub+0xaa>
 8001f60:	074b      	lsls	r3, r1, #29
 8001f62:	08c2      	lsrs	r2, r0, #3
 8001f64:	431a      	orrs	r2, r3
 8001f66:	08cb      	lsrs	r3, r1, #3
 8001f68:	e6b2      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	1a14      	subs	r4, r2, r0
 8001f6e:	45a1      	cmp	r9, r4
 8001f70:	4192      	sbcs	r2, r2
 8001f72:	1a5f      	subs	r7, r3, r1
 8001f74:	4252      	negs	r2, r2
 8001f76:	1aba      	subs	r2, r7, r2
 8001f78:	4690      	mov	r8, r2
 8001f7a:	0212      	lsls	r2, r2, #8
 8001f7c:	d56b      	bpl.n	8002056 <__aeabi_dsub+0x702>
 8001f7e:	464a      	mov	r2, r9
 8001f80:	1a84      	subs	r4, r0, r2
 8001f82:	42a0      	cmp	r0, r4
 8001f84:	4192      	sbcs	r2, r2
 8001f86:	1acb      	subs	r3, r1, r3
 8001f88:	4252      	negs	r2, r2
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	4698      	mov	r8, r3
 8001f8e:	465d      	mov	r5, fp
 8001f90:	e564      	b.n	8001a5c <__aeabi_dsub+0x108>
 8001f92:	074b      	lsls	r3, r1, #29
 8001f94:	08c2      	lsrs	r2, r0, #3
 8001f96:	431a      	orrs	r2, r3
 8001f98:	465d      	mov	r5, fp
 8001f9a:	08cb      	lsrs	r3, r1, #3
 8001f9c:	e698      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001f9e:	074b      	lsls	r3, r1, #29
 8001fa0:	08c2      	lsrs	r2, r0, #3
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	08cb      	lsrs	r3, r1, #3
 8001fa6:	e64f      	b.n	8001c48 <__aeabi_dsub+0x2f4>
 8001fa8:	000a      	movs	r2, r1
 8001faa:	4302      	orrs	r2, r0
 8001fac:	d090      	beq.n	8001ed0 <__aeabi_dsub+0x57c>
 8001fae:	464a      	mov	r2, r9
 8001fb0:	075c      	lsls	r4, r3, #29
 8001fb2:	08d2      	lsrs	r2, r2, #3
 8001fb4:	4314      	orrs	r4, r2
 8001fb6:	2280      	movs	r2, #128	; 0x80
 8001fb8:	08db      	lsrs	r3, r3, #3
 8001fba:	0312      	lsls	r2, r2, #12
 8001fbc:	4213      	tst	r3, r2
 8001fbe:	d008      	beq.n	8001fd2 <__aeabi_dsub+0x67e>
 8001fc0:	08ce      	lsrs	r6, r1, #3
 8001fc2:	4216      	tst	r6, r2
 8001fc4:	d105      	bne.n	8001fd2 <__aeabi_dsub+0x67e>
 8001fc6:	08c0      	lsrs	r0, r0, #3
 8001fc8:	0749      	lsls	r1, r1, #29
 8001fca:	4308      	orrs	r0, r1
 8001fcc:	0004      	movs	r4, r0
 8001fce:	465d      	mov	r5, fp
 8001fd0:	0033      	movs	r3, r6
 8001fd2:	0f61      	lsrs	r1, r4, #29
 8001fd4:	00e2      	lsls	r2, r4, #3
 8001fd6:	0749      	lsls	r1, r1, #29
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	e678      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 8001fde:	074b      	lsls	r3, r1, #29
 8001fe0:	08c2      	lsrs	r2, r0, #3
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	08cb      	lsrs	r3, r1, #3
 8001fe6:	e632      	b.n	8001c4e <__aeabi_dsub+0x2fa>
 8001fe8:	4448      	add	r0, r9
 8001fea:	185b      	adds	r3, r3, r1
 8001fec:	4548      	cmp	r0, r9
 8001fee:	4192      	sbcs	r2, r2
 8001ff0:	4698      	mov	r8, r3
 8001ff2:	4252      	negs	r2, r2
 8001ff4:	4490      	add	r8, r2
 8001ff6:	4643      	mov	r3, r8
 8001ff8:	0004      	movs	r4, r0
 8001ffa:	021b      	lsls	r3, r3, #8
 8001ffc:	d400      	bmi.n	8002000 <__aeabi_dsub+0x6ac>
 8001ffe:	e61a      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 8002000:	4642      	mov	r2, r8
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <__aeabi_dsub+0x6e8>)
 8002004:	2601      	movs	r6, #1
 8002006:	401a      	ands	r2, r3
 8002008:	4690      	mov	r8, r2
 800200a:	e614      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 800200c:	4666      	mov	r6, ip
 800200e:	001f      	movs	r7, r3
 8002010:	3e20      	subs	r6, #32
 8002012:	40f7      	lsrs	r7, r6
 8002014:	2c20      	cmp	r4, #32
 8002016:	d005      	beq.n	8002024 <__aeabi_dsub+0x6d0>
 8002018:	2640      	movs	r6, #64	; 0x40
 800201a:	1b36      	subs	r6, r6, r4
 800201c:	40b3      	lsls	r3, r6
 800201e:	464c      	mov	r4, r9
 8002020:	431c      	orrs	r4, r3
 8002022:	46a2      	mov	sl, r4
 8002024:	4654      	mov	r4, sl
 8002026:	1e63      	subs	r3, r4, #1
 8002028:	419c      	sbcs	r4, r3
 800202a:	433c      	orrs	r4, r7
 800202c:	e5c8      	b.n	8001bc0 <__aeabi_dsub+0x26c>
 800202e:	0011      	movs	r1, r2
 8002030:	2300      	movs	r3, #0
 8002032:	2200      	movs	r2, #0
 8002034:	e532      	b.n	8001a9c <__aeabi_dsub+0x148>
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	000007ff 	.word	0x000007ff
 800203c:	ff7fffff 	.word	0xff7fffff
 8002040:	000007fe 	.word	0x000007fe
 8002044:	464a      	mov	r2, r9
 8002046:	1814      	adds	r4, r2, r0
 8002048:	4284      	cmp	r4, r0
 800204a:	4192      	sbcs	r2, r2
 800204c:	185b      	adds	r3, r3, r1
 800204e:	4698      	mov	r8, r3
 8002050:	4252      	negs	r2, r2
 8002052:	4490      	add	r8, r2
 8002054:	e5e9      	b.n	8001c2a <__aeabi_dsub+0x2d6>
 8002056:	4642      	mov	r2, r8
 8002058:	4322      	orrs	r2, r4
 800205a:	d100      	bne.n	800205e <__aeabi_dsub+0x70a>
 800205c:	e6a6      	b.n	8001dac <__aeabi_dsub+0x458>
 800205e:	e5ea      	b.n	8001c36 <__aeabi_dsub+0x2e2>
 8002060:	074b      	lsls	r3, r1, #29
 8002062:	08c2      	lsrs	r2, r0, #3
 8002064:	431a      	orrs	r2, r3
 8002066:	08cb      	lsrs	r3, r1, #3
 8002068:	e632      	b.n	8001cd0 <__aeabi_dsub+0x37c>
 800206a:	2200      	movs	r2, #0
 800206c:	4901      	ldr	r1, [pc, #4]	; (8002074 <__aeabi_dsub+0x720>)
 800206e:	0013      	movs	r3, r2
 8002070:	e514      	b.n	8001a9c <__aeabi_dsub+0x148>
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	000007ff 	.word	0x000007ff

08002078 <__aeabi_dcmpun>:
 8002078:	b570      	push	{r4, r5, r6, lr}
 800207a:	0005      	movs	r5, r0
 800207c:	480c      	ldr	r0, [pc, #48]	; (80020b0 <__aeabi_dcmpun+0x38>)
 800207e:	030c      	lsls	r4, r1, #12
 8002080:	0016      	movs	r6, r2
 8002082:	0049      	lsls	r1, r1, #1
 8002084:	031a      	lsls	r2, r3, #12
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	0b24      	lsrs	r4, r4, #12
 800208a:	0d49      	lsrs	r1, r1, #21
 800208c:	0b12      	lsrs	r2, r2, #12
 800208e:	0d5b      	lsrs	r3, r3, #21
 8002090:	4281      	cmp	r1, r0
 8002092:	d008      	beq.n	80020a6 <__aeabi_dcmpun+0x2e>
 8002094:	4906      	ldr	r1, [pc, #24]	; (80020b0 <__aeabi_dcmpun+0x38>)
 8002096:	2000      	movs	r0, #0
 8002098:	428b      	cmp	r3, r1
 800209a:	d103      	bne.n	80020a4 <__aeabi_dcmpun+0x2c>
 800209c:	4332      	orrs	r2, r6
 800209e:	0010      	movs	r0, r2
 80020a0:	1e42      	subs	r2, r0, #1
 80020a2:	4190      	sbcs	r0, r2
 80020a4:	bd70      	pop	{r4, r5, r6, pc}
 80020a6:	2001      	movs	r0, #1
 80020a8:	432c      	orrs	r4, r5
 80020aa:	d1fb      	bne.n	80020a4 <__aeabi_dcmpun+0x2c>
 80020ac:	e7f2      	b.n	8002094 <__aeabi_dcmpun+0x1c>
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	000007ff 	.word	0x000007ff

080020b4 <__aeabi_d2iz>:
 80020b4:	000a      	movs	r2, r1
 80020b6:	b530      	push	{r4, r5, lr}
 80020b8:	4c13      	ldr	r4, [pc, #76]	; (8002108 <__aeabi_d2iz+0x54>)
 80020ba:	0053      	lsls	r3, r2, #1
 80020bc:	0309      	lsls	r1, r1, #12
 80020be:	0005      	movs	r5, r0
 80020c0:	0b09      	lsrs	r1, r1, #12
 80020c2:	2000      	movs	r0, #0
 80020c4:	0d5b      	lsrs	r3, r3, #21
 80020c6:	0fd2      	lsrs	r2, r2, #31
 80020c8:	42a3      	cmp	r3, r4
 80020ca:	dd04      	ble.n	80020d6 <__aeabi_d2iz+0x22>
 80020cc:	480f      	ldr	r0, [pc, #60]	; (800210c <__aeabi_d2iz+0x58>)
 80020ce:	4283      	cmp	r3, r0
 80020d0:	dd02      	ble.n	80020d8 <__aeabi_d2iz+0x24>
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <__aeabi_d2iz+0x5c>)
 80020d4:	18d0      	adds	r0, r2, r3
 80020d6:	bd30      	pop	{r4, r5, pc}
 80020d8:	2080      	movs	r0, #128	; 0x80
 80020da:	0340      	lsls	r0, r0, #13
 80020dc:	4301      	orrs	r1, r0
 80020de:	480d      	ldr	r0, [pc, #52]	; (8002114 <__aeabi_d2iz+0x60>)
 80020e0:	1ac0      	subs	r0, r0, r3
 80020e2:	281f      	cmp	r0, #31
 80020e4:	dd08      	ble.n	80020f8 <__aeabi_d2iz+0x44>
 80020e6:	480c      	ldr	r0, [pc, #48]	; (8002118 <__aeabi_d2iz+0x64>)
 80020e8:	1ac3      	subs	r3, r0, r3
 80020ea:	40d9      	lsrs	r1, r3
 80020ec:	000b      	movs	r3, r1
 80020ee:	4258      	negs	r0, r3
 80020f0:	2a00      	cmp	r2, #0
 80020f2:	d1f0      	bne.n	80020d6 <__aeabi_d2iz+0x22>
 80020f4:	0018      	movs	r0, r3
 80020f6:	e7ee      	b.n	80020d6 <__aeabi_d2iz+0x22>
 80020f8:	4c08      	ldr	r4, [pc, #32]	; (800211c <__aeabi_d2iz+0x68>)
 80020fa:	40c5      	lsrs	r5, r0
 80020fc:	46a4      	mov	ip, r4
 80020fe:	4463      	add	r3, ip
 8002100:	4099      	lsls	r1, r3
 8002102:	000b      	movs	r3, r1
 8002104:	432b      	orrs	r3, r5
 8002106:	e7f2      	b.n	80020ee <__aeabi_d2iz+0x3a>
 8002108:	000003fe 	.word	0x000003fe
 800210c:	0000041d 	.word	0x0000041d
 8002110:	7fffffff 	.word	0x7fffffff
 8002114:	00000433 	.word	0x00000433
 8002118:	00000413 	.word	0x00000413
 800211c:	fffffbed 	.word	0xfffffbed

08002120 <__aeabi_i2d>:
 8002120:	b570      	push	{r4, r5, r6, lr}
 8002122:	2800      	cmp	r0, #0
 8002124:	d016      	beq.n	8002154 <__aeabi_i2d+0x34>
 8002126:	17c3      	asrs	r3, r0, #31
 8002128:	18c5      	adds	r5, r0, r3
 800212a:	405d      	eors	r5, r3
 800212c:	0fc4      	lsrs	r4, r0, #31
 800212e:	0028      	movs	r0, r5
 8002130:	f000 f91c 	bl	800236c <__clzsi2>
 8002134:	4a11      	ldr	r2, [pc, #68]	; (800217c <__aeabi_i2d+0x5c>)
 8002136:	1a12      	subs	r2, r2, r0
 8002138:	280a      	cmp	r0, #10
 800213a:	dc16      	bgt.n	800216a <__aeabi_i2d+0x4a>
 800213c:	0003      	movs	r3, r0
 800213e:	002e      	movs	r6, r5
 8002140:	3315      	adds	r3, #21
 8002142:	409e      	lsls	r6, r3
 8002144:	230b      	movs	r3, #11
 8002146:	1a18      	subs	r0, r3, r0
 8002148:	40c5      	lsrs	r5, r0
 800214a:	0553      	lsls	r3, r2, #21
 800214c:	032d      	lsls	r5, r5, #12
 800214e:	0b2d      	lsrs	r5, r5, #12
 8002150:	0d5b      	lsrs	r3, r3, #21
 8002152:	e003      	b.n	800215c <__aeabi_i2d+0x3c>
 8002154:	2400      	movs	r4, #0
 8002156:	2300      	movs	r3, #0
 8002158:	2500      	movs	r5, #0
 800215a:	2600      	movs	r6, #0
 800215c:	051b      	lsls	r3, r3, #20
 800215e:	432b      	orrs	r3, r5
 8002160:	07e4      	lsls	r4, r4, #31
 8002162:	4323      	orrs	r3, r4
 8002164:	0030      	movs	r0, r6
 8002166:	0019      	movs	r1, r3
 8002168:	bd70      	pop	{r4, r5, r6, pc}
 800216a:	380b      	subs	r0, #11
 800216c:	4085      	lsls	r5, r0
 800216e:	0553      	lsls	r3, r2, #21
 8002170:	032d      	lsls	r5, r5, #12
 8002172:	2600      	movs	r6, #0
 8002174:	0b2d      	lsrs	r5, r5, #12
 8002176:	0d5b      	lsrs	r3, r3, #21
 8002178:	e7f0      	b.n	800215c <__aeabi_i2d+0x3c>
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	0000041e 	.word	0x0000041e

08002180 <__aeabi_ui2d>:
 8002180:	b510      	push	{r4, lr}
 8002182:	1e04      	subs	r4, r0, #0
 8002184:	d010      	beq.n	80021a8 <__aeabi_ui2d+0x28>
 8002186:	f000 f8f1 	bl	800236c <__clzsi2>
 800218a:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <__aeabi_ui2d+0x48>)
 800218c:	1a1b      	subs	r3, r3, r0
 800218e:	280a      	cmp	r0, #10
 8002190:	dc11      	bgt.n	80021b6 <__aeabi_ui2d+0x36>
 8002192:	220b      	movs	r2, #11
 8002194:	0021      	movs	r1, r4
 8002196:	1a12      	subs	r2, r2, r0
 8002198:	40d1      	lsrs	r1, r2
 800219a:	3015      	adds	r0, #21
 800219c:	030a      	lsls	r2, r1, #12
 800219e:	055b      	lsls	r3, r3, #21
 80021a0:	4084      	lsls	r4, r0
 80021a2:	0b12      	lsrs	r2, r2, #12
 80021a4:	0d5b      	lsrs	r3, r3, #21
 80021a6:	e001      	b.n	80021ac <__aeabi_ui2d+0x2c>
 80021a8:	2300      	movs	r3, #0
 80021aa:	2200      	movs	r2, #0
 80021ac:	051b      	lsls	r3, r3, #20
 80021ae:	4313      	orrs	r3, r2
 80021b0:	0020      	movs	r0, r4
 80021b2:	0019      	movs	r1, r3
 80021b4:	bd10      	pop	{r4, pc}
 80021b6:	0022      	movs	r2, r4
 80021b8:	380b      	subs	r0, #11
 80021ba:	4082      	lsls	r2, r0
 80021bc:	055b      	lsls	r3, r3, #21
 80021be:	0312      	lsls	r2, r2, #12
 80021c0:	2400      	movs	r4, #0
 80021c2:	0b12      	lsrs	r2, r2, #12
 80021c4:	0d5b      	lsrs	r3, r3, #21
 80021c6:	e7f1      	b.n	80021ac <__aeabi_ui2d+0x2c>
 80021c8:	0000041e 	.word	0x0000041e

080021cc <__aeabi_f2d>:
 80021cc:	b570      	push	{r4, r5, r6, lr}
 80021ce:	0043      	lsls	r3, r0, #1
 80021d0:	0246      	lsls	r6, r0, #9
 80021d2:	0fc4      	lsrs	r4, r0, #31
 80021d4:	20fe      	movs	r0, #254	; 0xfe
 80021d6:	0e1b      	lsrs	r3, r3, #24
 80021d8:	1c59      	adds	r1, r3, #1
 80021da:	0a75      	lsrs	r5, r6, #9
 80021dc:	4208      	tst	r0, r1
 80021de:	d00c      	beq.n	80021fa <__aeabi_f2d+0x2e>
 80021e0:	22e0      	movs	r2, #224	; 0xe0
 80021e2:	0092      	lsls	r2, r2, #2
 80021e4:	4694      	mov	ip, r2
 80021e6:	076d      	lsls	r5, r5, #29
 80021e8:	0b36      	lsrs	r6, r6, #12
 80021ea:	4463      	add	r3, ip
 80021ec:	051b      	lsls	r3, r3, #20
 80021ee:	4333      	orrs	r3, r6
 80021f0:	07e4      	lsls	r4, r4, #31
 80021f2:	4323      	orrs	r3, r4
 80021f4:	0028      	movs	r0, r5
 80021f6:	0019      	movs	r1, r3
 80021f8:	bd70      	pop	{r4, r5, r6, pc}
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d114      	bne.n	8002228 <__aeabi_f2d+0x5c>
 80021fe:	2d00      	cmp	r5, #0
 8002200:	d01b      	beq.n	800223a <__aeabi_f2d+0x6e>
 8002202:	0028      	movs	r0, r5
 8002204:	f000 f8b2 	bl	800236c <__clzsi2>
 8002208:	280a      	cmp	r0, #10
 800220a:	dc1c      	bgt.n	8002246 <__aeabi_f2d+0x7a>
 800220c:	230b      	movs	r3, #11
 800220e:	002a      	movs	r2, r5
 8002210:	1a1b      	subs	r3, r3, r0
 8002212:	40da      	lsrs	r2, r3
 8002214:	0003      	movs	r3, r0
 8002216:	3315      	adds	r3, #21
 8002218:	409d      	lsls	r5, r3
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <__aeabi_f2d+0x88>)
 800221c:	0312      	lsls	r2, r2, #12
 800221e:	1a1b      	subs	r3, r3, r0
 8002220:	055b      	lsls	r3, r3, #21
 8002222:	0b16      	lsrs	r6, r2, #12
 8002224:	0d5b      	lsrs	r3, r3, #21
 8002226:	e7e1      	b.n	80021ec <__aeabi_f2d+0x20>
 8002228:	2d00      	cmp	r5, #0
 800222a:	d009      	beq.n	8002240 <__aeabi_f2d+0x74>
 800222c:	0b32      	lsrs	r2, r6, #12
 800222e:	2680      	movs	r6, #128	; 0x80
 8002230:	0336      	lsls	r6, r6, #12
 8002232:	4b09      	ldr	r3, [pc, #36]	; (8002258 <__aeabi_f2d+0x8c>)
 8002234:	076d      	lsls	r5, r5, #29
 8002236:	4316      	orrs	r6, r2
 8002238:	e7d8      	b.n	80021ec <__aeabi_f2d+0x20>
 800223a:	2300      	movs	r3, #0
 800223c:	2600      	movs	r6, #0
 800223e:	e7d5      	b.n	80021ec <__aeabi_f2d+0x20>
 8002240:	2600      	movs	r6, #0
 8002242:	4b05      	ldr	r3, [pc, #20]	; (8002258 <__aeabi_f2d+0x8c>)
 8002244:	e7d2      	b.n	80021ec <__aeabi_f2d+0x20>
 8002246:	0003      	movs	r3, r0
 8002248:	002a      	movs	r2, r5
 800224a:	3b0b      	subs	r3, #11
 800224c:	409a      	lsls	r2, r3
 800224e:	2500      	movs	r5, #0
 8002250:	e7e3      	b.n	800221a <__aeabi_f2d+0x4e>
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	00000389 	.word	0x00000389
 8002258:	000007ff 	.word	0x000007ff

0800225c <__aeabi_d2f>:
 800225c:	0002      	movs	r2, r0
 800225e:	004b      	lsls	r3, r1, #1
 8002260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002262:	0308      	lsls	r0, r1, #12
 8002264:	0d5b      	lsrs	r3, r3, #21
 8002266:	4e3d      	ldr	r6, [pc, #244]	; (800235c <__aeabi_d2f+0x100>)
 8002268:	0fcc      	lsrs	r4, r1, #31
 800226a:	0a40      	lsrs	r0, r0, #9
 800226c:	0f51      	lsrs	r1, r2, #29
 800226e:	1c5f      	adds	r7, r3, #1
 8002270:	4308      	orrs	r0, r1
 8002272:	00d5      	lsls	r5, r2, #3
 8002274:	4237      	tst	r7, r6
 8002276:	d00a      	beq.n	800228e <__aeabi_d2f+0x32>
 8002278:	4939      	ldr	r1, [pc, #228]	; (8002360 <__aeabi_d2f+0x104>)
 800227a:	185e      	adds	r6, r3, r1
 800227c:	2efe      	cmp	r6, #254	; 0xfe
 800227e:	dd16      	ble.n	80022ae <__aeabi_d2f+0x52>
 8002280:	23ff      	movs	r3, #255	; 0xff
 8002282:	2100      	movs	r1, #0
 8002284:	05db      	lsls	r3, r3, #23
 8002286:	430b      	orrs	r3, r1
 8002288:	07e0      	lsls	r0, r4, #31
 800228a:	4318      	orrs	r0, r3
 800228c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800228e:	2b00      	cmp	r3, #0
 8002290:	d106      	bne.n	80022a0 <__aeabi_d2f+0x44>
 8002292:	4328      	orrs	r0, r5
 8002294:	d027      	beq.n	80022e6 <__aeabi_d2f+0x8a>
 8002296:	2105      	movs	r1, #5
 8002298:	0189      	lsls	r1, r1, #6
 800229a:	0a49      	lsrs	r1, r1, #9
 800229c:	b2db      	uxtb	r3, r3
 800229e:	e7f1      	b.n	8002284 <__aeabi_d2f+0x28>
 80022a0:	4305      	orrs	r5, r0
 80022a2:	d0ed      	beq.n	8002280 <__aeabi_d2f+0x24>
 80022a4:	2180      	movs	r1, #128	; 0x80
 80022a6:	03c9      	lsls	r1, r1, #15
 80022a8:	23ff      	movs	r3, #255	; 0xff
 80022aa:	4301      	orrs	r1, r0
 80022ac:	e7ea      	b.n	8002284 <__aeabi_d2f+0x28>
 80022ae:	2e00      	cmp	r6, #0
 80022b0:	dd1c      	ble.n	80022ec <__aeabi_d2f+0x90>
 80022b2:	0192      	lsls	r2, r2, #6
 80022b4:	0011      	movs	r1, r2
 80022b6:	1e4a      	subs	r2, r1, #1
 80022b8:	4191      	sbcs	r1, r2
 80022ba:	00c0      	lsls	r0, r0, #3
 80022bc:	0f6d      	lsrs	r5, r5, #29
 80022be:	4301      	orrs	r1, r0
 80022c0:	4329      	orrs	r1, r5
 80022c2:	074b      	lsls	r3, r1, #29
 80022c4:	d048      	beq.n	8002358 <__aeabi_d2f+0xfc>
 80022c6:	230f      	movs	r3, #15
 80022c8:	400b      	ands	r3, r1
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d000      	beq.n	80022d0 <__aeabi_d2f+0x74>
 80022ce:	3104      	adds	r1, #4
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	04db      	lsls	r3, r3, #19
 80022d4:	400b      	ands	r3, r1
 80022d6:	d03f      	beq.n	8002358 <__aeabi_d2f+0xfc>
 80022d8:	1c72      	adds	r2, r6, #1
 80022da:	2efe      	cmp	r6, #254	; 0xfe
 80022dc:	d0d0      	beq.n	8002280 <__aeabi_d2f+0x24>
 80022de:	0189      	lsls	r1, r1, #6
 80022e0:	0a49      	lsrs	r1, r1, #9
 80022e2:	b2d3      	uxtb	r3, r2
 80022e4:	e7ce      	b.n	8002284 <__aeabi_d2f+0x28>
 80022e6:	2300      	movs	r3, #0
 80022e8:	2100      	movs	r1, #0
 80022ea:	e7cb      	b.n	8002284 <__aeabi_d2f+0x28>
 80022ec:	0032      	movs	r2, r6
 80022ee:	3217      	adds	r2, #23
 80022f0:	db22      	blt.n	8002338 <__aeabi_d2f+0xdc>
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	221e      	movs	r2, #30
 80022f6:	0409      	lsls	r1, r1, #16
 80022f8:	4308      	orrs	r0, r1
 80022fa:	1b92      	subs	r2, r2, r6
 80022fc:	2a1f      	cmp	r2, #31
 80022fe:	dd1d      	ble.n	800233c <__aeabi_d2f+0xe0>
 8002300:	2102      	movs	r1, #2
 8002302:	4249      	negs	r1, r1
 8002304:	1b8e      	subs	r6, r1, r6
 8002306:	0001      	movs	r1, r0
 8002308:	40f1      	lsrs	r1, r6
 800230a:	000e      	movs	r6, r1
 800230c:	2a20      	cmp	r2, #32
 800230e:	d004      	beq.n	800231a <__aeabi_d2f+0xbe>
 8002310:	4a14      	ldr	r2, [pc, #80]	; (8002364 <__aeabi_d2f+0x108>)
 8002312:	4694      	mov	ip, r2
 8002314:	4463      	add	r3, ip
 8002316:	4098      	lsls	r0, r3
 8002318:	4305      	orrs	r5, r0
 800231a:	0029      	movs	r1, r5
 800231c:	1e4d      	subs	r5, r1, #1
 800231e:	41a9      	sbcs	r1, r5
 8002320:	4331      	orrs	r1, r6
 8002322:	2600      	movs	r6, #0
 8002324:	074b      	lsls	r3, r1, #29
 8002326:	d1ce      	bne.n	80022c6 <__aeabi_d2f+0x6a>
 8002328:	2080      	movs	r0, #128	; 0x80
 800232a:	000b      	movs	r3, r1
 800232c:	04c0      	lsls	r0, r0, #19
 800232e:	2201      	movs	r2, #1
 8002330:	4003      	ands	r3, r0
 8002332:	4201      	tst	r1, r0
 8002334:	d1d3      	bne.n	80022de <__aeabi_d2f+0x82>
 8002336:	e7af      	b.n	8002298 <__aeabi_d2f+0x3c>
 8002338:	2300      	movs	r3, #0
 800233a:	e7ac      	b.n	8002296 <__aeabi_d2f+0x3a>
 800233c:	490a      	ldr	r1, [pc, #40]	; (8002368 <__aeabi_d2f+0x10c>)
 800233e:	468c      	mov	ip, r1
 8002340:	0029      	movs	r1, r5
 8002342:	4463      	add	r3, ip
 8002344:	40d1      	lsrs	r1, r2
 8002346:	409d      	lsls	r5, r3
 8002348:	000a      	movs	r2, r1
 800234a:	0029      	movs	r1, r5
 800234c:	4098      	lsls	r0, r3
 800234e:	1e4d      	subs	r5, r1, #1
 8002350:	41a9      	sbcs	r1, r5
 8002352:	4301      	orrs	r1, r0
 8002354:	4311      	orrs	r1, r2
 8002356:	e7e4      	b.n	8002322 <__aeabi_d2f+0xc6>
 8002358:	0033      	movs	r3, r6
 800235a:	e79d      	b.n	8002298 <__aeabi_d2f+0x3c>
 800235c:	000007fe 	.word	0x000007fe
 8002360:	fffffc80 	.word	0xfffffc80
 8002364:	fffffca2 	.word	0xfffffca2
 8002368:	fffffc82 	.word	0xfffffc82

0800236c <__clzsi2>:
 800236c:	211c      	movs	r1, #28
 800236e:	2301      	movs	r3, #1
 8002370:	041b      	lsls	r3, r3, #16
 8002372:	4298      	cmp	r0, r3
 8002374:	d301      	bcc.n	800237a <__clzsi2+0xe>
 8002376:	0c00      	lsrs	r0, r0, #16
 8002378:	3910      	subs	r1, #16
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	4298      	cmp	r0, r3
 800237e:	d301      	bcc.n	8002384 <__clzsi2+0x18>
 8002380:	0a00      	lsrs	r0, r0, #8
 8002382:	3908      	subs	r1, #8
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	4298      	cmp	r0, r3
 8002388:	d301      	bcc.n	800238e <__clzsi2+0x22>
 800238a:	0900      	lsrs	r0, r0, #4
 800238c:	3904      	subs	r1, #4
 800238e:	a202      	add	r2, pc, #8	; (adr r2, 8002398 <__clzsi2+0x2c>)
 8002390:	5c10      	ldrb	r0, [r2, r0]
 8002392:	1840      	adds	r0, r0, r1
 8002394:	4770      	bx	lr
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	02020304 	.word	0x02020304
 800239c:	01010101 	.word	0x01010101
	...

080023a8 <motor_wheel_init>:
};

typedef struct motor_wheel Motor_Wheel ;

void motor_wheel_init(Motor_Wheel *str, uint8_t motor_num)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	000a      	movs	r2, r1
 80023b2:	1cfb      	adds	r3, r7, #3
 80023b4:	701a      	strb	r2, [r3, #0]
	str->id = motor_num;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	1cfa      	adds	r2, r7, #3
 80023ba:	7812      	ldrb	r2, [r2, #0]
 80023bc:	701a      	strb	r2, [r3, #0]
	str->inverse_q = 0;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	70da      	strb	r2, [r3, #3]
	str->break_q = 0;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	709a      	strb	r2, [r3, #2]
	str->dir_q = 0;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	705a      	strb	r2, [r3, #1]
	str->duty_cycle = 0.0;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	605a      	str	r2, [r3, #4]
	// BREAK PIN
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET); // Set LOW
 80023d6:	2380      	movs	r3, #128	; 0x80
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4818      	ldr	r0, [pc, #96]	; (800243c <motor_wheel_init+0x94>)
 80023dc:	2201      	movs	r2, #1
 80023de:	0019      	movs	r1, r3
 80023e0:	f002 fbac 	bl	8004b3c <HAL_GPIO_WritePin>
	// DIRECTION PIN
	if (str->id == 1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d106      	bne.n	80023fa <motor_wheel_init+0x52>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET); // Set LOW
 80023ec:	4b13      	ldr	r3, [pc, #76]	; (800243c <motor_wheel_init+0x94>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	2101      	movs	r1, #1
 80023f2:	0018      	movs	r0, r3
 80023f4:	f002 fba2 	bl	8004b3c <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET); // Set HIGH
	}
}
 80023f8:	e01b      	b.n	8002432 <motor_wheel_init+0x8a>
	else if (str->id == 2)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d106      	bne.n	8002410 <motor_wheel_init+0x68>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET); // Set LOW
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <motor_wheel_init+0x94>)
 8002404:	2200      	movs	r2, #0
 8002406:	2101      	movs	r1, #1
 8002408:	0018      	movs	r0, r3
 800240a:	f002 fb97 	bl	8004b3c <HAL_GPIO_WritePin>
}
 800240e:	e010      	b.n	8002432 <motor_wheel_init+0x8a>
	else if (str->id == 3)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b03      	cmp	r3, #3
 8002416:	d106      	bne.n	8002426 <motor_wheel_init+0x7e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET); // Set LOW
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <motor_wheel_init+0x94>)
 800241a:	2201      	movs	r2, #1
 800241c:	2101      	movs	r1, #1
 800241e:	0018      	movs	r0, r3
 8002420:	f002 fb8c 	bl	8004b3c <HAL_GPIO_WritePin>
}
 8002424:	e005      	b.n	8002432 <motor_wheel_init+0x8a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET); // Set HIGH
 8002426:	4b05      	ldr	r3, [pc, #20]	; (800243c <motor_wheel_init+0x94>)
 8002428:	2200      	movs	r2, #0
 800242a:	2102      	movs	r1, #2
 800242c:	0018      	movs	r0, r3
 800242e:	f002 fb85 	bl	8004b3c <HAL_GPIO_WritePin>
}
 8002432:	46c0      	nop			; (mov r8, r8)
 8002434:	46bd      	mov	sp, r7
 8002436:	b002      	add	sp, #8
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	48000800 	.word	0x48000800

08002440 <motorPWM_pulse>:


void motorPWM_pulse(TIM_HandleTypeDef* timer_handle, Motor_Wheel *str, uint8_t LPU) // PWM Velocity Control
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	701a      	strb	r2, [r3, #0]
	uint8_t throttle = LPU;//fabs(LPU) * 100;
 800244e:	2117      	movs	r1, #23
 8002450:	187b      	adds	r3, r7, r1
 8002452:	1dfa      	adds	r2, r7, #7
 8002454:	7812      	ldrb	r2, [r2, #0]
 8002456:	701a      	strb	r2, [r3, #0]
	if (str->id == 1)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d105      	bne.n	800246c <motorPWM_pulse+0x2c>
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_1, throttle);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	187a      	adds	r2, r7, r1
 8002466:	7812      	ldrb	r2, [r2, #0]
 8002468:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_2, throttle);
	else if (str->id == 3)
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_3, throttle);
	else if (str->id == 4)
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_4, throttle);
};
 800246a:	e01f      	b.n	80024ac <motorPWM_pulse+0x6c>
	else if (str->id == 2)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d106      	bne.n	8002482 <motorPWM_pulse+0x42>
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_2, throttle);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2217      	movs	r2, #23
 800247a:	18ba      	adds	r2, r7, r2
 800247c:	7812      	ldrb	r2, [r2, #0]
 800247e:	639a      	str	r2, [r3, #56]	; 0x38
};
 8002480:	e014      	b.n	80024ac <motorPWM_pulse+0x6c>
	else if (str->id == 3)
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b03      	cmp	r3, #3
 8002488:	d106      	bne.n	8002498 <motorPWM_pulse+0x58>
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_3, throttle);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2217      	movs	r2, #23
 8002490:	18ba      	adds	r2, r7, r2
 8002492:	7812      	ldrb	r2, [r2, #0]
 8002494:	63da      	str	r2, [r3, #60]	; 0x3c
};
 8002496:	e009      	b.n	80024ac <motorPWM_pulse+0x6c>
	else if (str->id == 4)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b04      	cmp	r3, #4
 800249e:	d105      	bne.n	80024ac <motorPWM_pulse+0x6c>
		__HAL_TIM_SET_COMPARE(timer_handle, TIM_CHANNEL_4, throttle);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2217      	movs	r2, #23
 80024a6:	18ba      	adds	r2, r7, r2
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	641a      	str	r2, [r3, #64]	; 0x40
};
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b006      	add	sp, #24
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <motor_break>:
	str->inverse_q = abs(str->inverse_q - 1);
	//if (abs(str->dir_q - str->inverse_q) == 1)
}

void motor_break(Motor_Wheel *str, uint8_t br) // Send break signal
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	000a      	movs	r2, r1
 80024be:	1cfb      	adds	r3, r7, #3
 80024c0:	701a      	strb	r2, [r3, #0]
  str->break_q = br;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	1cfa      	adds	r2, r7, #3
 80024c6:	7812      	ldrb	r2, [r2, #0]
 80024c8:	709a      	strb	r2, [r3, #2]
  // BREAK PIN
  if (str->break_q == 1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	789b      	ldrb	r3, [r3, #2]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d10a      	bne.n	80024e8 <motor_break+0x34>
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET); // Set HIGH
 80024d2:	2380      	movs	r3, #128	; 0x80
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	480a      	ldr	r0, [pc, #40]	; (8002500 <motor_break+0x4c>)
 80024d8:	2201      	movs	r2, #1
 80024da:	0019      	movs	r1, r3
 80024dc:	f002 fb2e 	bl	8004b3c <HAL_GPIO_WritePin>
	  str->duty_cycle = 0.0;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	605a      	str	r2, [r3, #4]
  }
  else
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); // Set LOW
  }
}
 80024e6:	e006      	b.n	80024f6 <motor_break+0x42>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); // Set LOW
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4804      	ldr	r0, [pc, #16]	; (8002500 <motor_break+0x4c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	0019      	movs	r1, r3
 80024f2:	f002 fb23 	bl	8004b3c <HAL_GPIO_WritePin>
}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b002      	add	sp, #8
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	46c0      	nop			; (mov r8, r8)
 8002500:	48000800 	.word	0x48000800

08002504 <linear_motor_init>:
};

typedef struct linear_motor Linear_Motor ;

void linear_motor_init(Linear_Motor *str, uint8_t motor_num, uint8_t inverse)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	0008      	movs	r0, r1
 800250e:	0011      	movs	r1, r2
 8002510:	1cfb      	adds	r3, r7, #3
 8002512:	1c02      	adds	r2, r0, #0
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	1cbb      	adds	r3, r7, #2
 8002518:	1c0a      	adds	r2, r1, #0
 800251a:	701a      	strb	r2, [r3, #0]
	str->id = motor_num;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	1cfa      	adds	r2, r7, #3
 8002520:	7812      	ldrb	r2, [r2, #0]
 8002522:	701a      	strb	r2, [r3, #0]
	str->inverse_q = inverse;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	1cba      	adds	r2, r7, #2
 8002528:	7812      	ldrb	r2, [r2, #0]
 800252a:	709a      	strb	r2, [r3, #2]
	str->current_position = 0;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	605a      	str	r2, [r3, #4]
	str->target_position = 0;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
	str->dir_q = 0;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	705a      	strb	r2, [r3, #1]
}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <linear_motor_set_target>:


void linear_motor_set_target(Linear_Motor *str, int32_t target)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
	if (target > POSITION_MAX)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	4a09      	ldr	r2, [pc, #36]	; (800257c <linear_motor_set_target+0x34>)
 8002556:	4293      	cmp	r3, r2
 8002558:	dd02      	ble.n	8002560 <linear_motor_set_target+0x18>
	{
		target = POSITION_MAX;
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <linear_motor_set_target+0x34>)
 800255c:	603b      	str	r3, [r7, #0]
 800255e:	e005      	b.n	800256c <linear_motor_set_target+0x24>
	}
	else if (target < POSITION_MIN)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	4a07      	ldr	r2, [pc, #28]	; (8002580 <linear_motor_set_target+0x38>)
 8002564:	4293      	cmp	r3, r2
 8002566:	da01      	bge.n	800256c <linear_motor_set_target+0x24>
	{
		target = POSITION_MIN;
 8002568:	4b05      	ldr	r3, [pc, #20]	; (8002580 <linear_motor_set_target+0x38>)
 800256a:	603b      	str	r3, [r7, #0]
	}
	str->target_position = target;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	609a      	str	r2, [r3, #8]
}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	46bd      	mov	sp, r7
 8002576:	b002      	add	sp, #8
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	0000280a 	.word	0x0000280a
 8002580:	ffffd7f6 	.word	0xffffd7f6

08002584 <linear_motor_pulse>:
  * @param  timer_handle timer handle associated with linear motors
  * @param  counter_handle counter pointer to track number of pulses sent via interupt callback
  * @retval if(errors_occurred)
  */
uint8_t linear_motor_pulse(Linear_Motor *str, TIM_HandleTypeDef* timer_handle, uint32_t* counter_handle)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
	if (str->id == 1 && TIM_CHANNEL_STATE_GET(timer_handle, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d107      	bne.n	80025a8 <linear_motor_pulse+0x24>
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	223e      	movs	r2, #62	; 0x3e
 800259c:	5c9b      	ldrb	r3, [r3, r2]
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d101      	bne.n	80025a8 <linear_motor_pulse+0x24>
	{
		return 1; // error occurred
 80025a4:	2301      	movs	r3, #1
 80025a6:	e075      	b.n	8002694 <linear_motor_pulse+0x110>
	}
	else if (str->id == 2 && TIM_CHANNEL_STATE_GET(timer_handle, TIM_CHANNEL_2) == HAL_TIM_CHANNEL_STATE_BUSY)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d107      	bne.n	80025c0 <linear_motor_pulse+0x3c>
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	223f      	movs	r2, #63	; 0x3f
 80025b4:	5c9b      	ldrb	r3, [r3, r2]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d101      	bne.n	80025c0 <linear_motor_pulse+0x3c>
	{
		return 1; // error occurred
 80025bc:	2301      	movs	r3, #1
 80025be:	e069      	b.n	8002694 <linear_motor_pulse+0x110>
	}
	uint32_t shift = abs(str->target_position - str->current_position);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	17da      	asrs	r2, r3, #31
 80025cc:	189b      	adds	r3, r3, r2
 80025ce:	4053      	eors	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]
	if (shift == 0)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <linear_motor_pulse+0x58>
	{
		return 1;
 80025d8:	2301      	movs	r3, #1
 80025da:	e05b      	b.n	8002694 <linear_motor_pulse+0x110>
	}
	if (str->target_position - str->current_position > 0)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	dd03      	ble.n	80025f2 <linear_motor_pulse+0x6e>
	{
		str->dir_q = 1;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2201      	movs	r2, #1
 80025ee:	705a      	strb	r2, [r3, #1]
 80025f0:	e002      	b.n	80025f8 <linear_motor_pulse+0x74>
	}
	else
	{
		str->dir_q = 0;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	705a      	strb	r2, [r3, #1]
	}
	if (str->id == 1)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d120      	bne.n	8002642 <linear_motor_pulse+0xbe>
	{
		*counter_handle = shift;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	601a      	str	r2, [r3, #0]
		// TODO: SET DIRECTION GPIO
		//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // Set LOW
		if (abs(str->dir_q - str->inverse_q) == 1)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	785b      	ldrb	r3, [r3, #1]
 800260a:	001a      	movs	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	789b      	ldrb	r3, [r3, #2]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	17da      	asrs	r2, r3, #31
 8002614:	189b      	adds	r3, r3, r2
 8002616:	4053      	eors	r3, r2
 8002618:	2b01      	cmp	r3, #1
 800261a:	d106      	bne.n	800262a <linear_motor_pulse+0xa6>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // Set HIGH
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <linear_motor_pulse+0x118>)
 800261e:	2201      	movs	r2, #1
 8002620:	2104      	movs	r1, #4
 8002622:	0018      	movs	r0, r3
 8002624:	f002 fa8a 	bl	8004b3c <HAL_GPIO_WritePin>
 8002628:	e005      	b.n	8002636 <linear_motor_pulse+0xb2>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // Set LOW
 800262a:	4b1c      	ldr	r3, [pc, #112]	; (800269c <linear_motor_pulse+0x118>)
 800262c:	2200      	movs	r2, #0
 800262e:	2104      	movs	r1, #4
 8002630:	0018      	movs	r0, r3
 8002632:	f002 fa83 	bl	8004b3c <HAL_GPIO_WritePin>
		}
		HAL_TIM_PWM_Start_IT(timer_handle, TIM_CHANNEL_1);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2100      	movs	r1, #0
 800263a:	0018      	movs	r0, r3
 800263c:	f003 f868 	bl	8005710 <HAL_TIM_PWM_Start_IT>
 8002640:	e023      	b.n	800268a <linear_motor_pulse+0x106>
	}
	else if (str->id == 2)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b02      	cmp	r3, #2
 8002648:	d11f      	bne.n	800268a <linear_motor_pulse+0x106>
	{
		*counter_handle = shift;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	601a      	str	r2, [r3, #0]
		if (abs(str->dir_q - str->inverse_q) == 1)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	785b      	ldrb	r3, [r3, #1]
 8002654:	001a      	movs	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	789b      	ldrb	r3, [r3, #2]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	17da      	asrs	r2, r3, #31
 800265e:	189b      	adds	r3, r3, r2
 8002660:	4053      	eors	r3, r2
 8002662:	2b01      	cmp	r3, #1
 8002664:	d106      	bne.n	8002674 <linear_motor_pulse+0xf0>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // Set HIGH
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <linear_motor_pulse+0x118>)
 8002668:	2201      	movs	r2, #1
 800266a:	2108      	movs	r1, #8
 800266c:	0018      	movs	r0, r3
 800266e:	f002 fa65 	bl	8004b3c <HAL_GPIO_WritePin>
 8002672:	e005      	b.n	8002680 <linear_motor_pulse+0xfc>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // Set LOW
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <linear_motor_pulse+0x118>)
 8002676:	2200      	movs	r2, #0
 8002678:	2108      	movs	r1, #8
 800267a:	0018      	movs	r0, r3
 800267c:	f002 fa5e 	bl	8004b3c <HAL_GPIO_WritePin>
		}
		HAL_TIM_PWM_Start_IT(timer_handle, TIM_CHANNEL_2);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2104      	movs	r1, #4
 8002684:	0018      	movs	r0, r3
 8002686:	f003 f843 	bl	8005710 <HAL_TIM_PWM_Start_IT>
	}
	str->current_position = str->target_position;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	605a      	str	r2, [r3, #4]
	return 0;
 8002692:	2300      	movs	r3, #0
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b006      	add	sp, #24
 800269a:	bd80      	pop	{r7, pc}
 800269c:	48000800 	.word	0x48000800

080026a0 <UART_Send>:
#define UART_PACKET_OK 0
#define UART_PACKET_TOO_LONG 1

volatile uint8_t UART_TX_Busy = 0;
void UART_Send(const char message[])
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
	while(UART_TX_Busy){};
 80026a8:	46c0      	nop			; (mov r8, r8)
 80026aa:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <UART_Send+0x38>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1fa      	bne.n	80026aa <UART_Send+0xa>
	UART_TX_Busy = 1;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <UART_Send+0x38>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)message, strlen(message));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	0018      	movs	r0, r3
 80026be:	f7fd fd2d 	bl	800011c <strlen>
 80026c2:	0003      	movs	r3, r0
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4b04      	ldr	r3, [pc, #16]	; (80026dc <UART_Send+0x3c>)
 80026ca:	0018      	movs	r0, r3
 80026cc:	f004 fcea 	bl	80070a4 <HAL_UART_Transmit_DMA>
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b002      	add	sp, #8
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20000300 	.word	0x20000300
 80026dc:	2000052c 	.word	0x2000052c

080026e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026e2:	46c6      	mov	lr, r8
 80026e4:	b500      	push	{lr}
 80026e6:	b0d4      	sub	sp, #336	; 0x150
 80026e8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ea:	f001 fd3b 	bl	8004164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026ee:	f000 fc09 	bl	8002f04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026f2:	f000 fea3 	bl	800343c <MX_GPIO_Init>
  MX_TIM3_Init();
 80026f6:	f000 fd19 	bl	800312c <MX_TIM3_Init>
  MX_TIM1_Init();
 80026fa:	f000 fc43 	bl	8002f84 <MX_TIM1_Init>
  MX_TIM15_Init();
 80026fe:	f000 fd91 	bl	8003224 <MX_TIM15_Init>
  MX_DMA_Init();
 8002702:	f000 fe7d 	bl	8003400 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002706:	f000 fe4b 	bl	80033a0 <MX_USART2_UART_Init>
	  NVIC_SetPriority( TIM15_IRQn, my_priority + 1 );
	  }*/
  // --------------------------------------
  // ENCODERS READING
  // --------------------------------------
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800270a:	4b7f      	ldr	r3, [pc, #508]	; (8002908 <main+0x228>)
 800270c:	2100      	movs	r1, #0
 800270e:	0018      	movs	r0, r3
 8002710:	f003 fa0c 	bl	8005b2c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8002714:	4b7c      	ldr	r3, [pc, #496]	; (8002908 <main+0x228>)
 8002716:	2104      	movs	r1, #4
 8002718:	0018      	movs	r0, r3
 800271a:	f003 fa07 	bl	8005b2c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 800271e:	4b7a      	ldr	r3, [pc, #488]	; (8002908 <main+0x228>)
 8002720:	2108      	movs	r1, #8
 8002722:	0018      	movs	r0, r3
 8002724:	f003 fa02 	bl	8005b2c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8002728:	4b77      	ldr	r3, [pc, #476]	; (8002908 <main+0x228>)
 800272a:	210c      	movs	r1, #12
 800272c:	0018      	movs	r0, r3
 800272e:	f003 f9fd 	bl	8005b2c <HAL_TIM_IC_Start_IT>
  uint8_t MSG[65] = {'\0'};
 8002732:	23b4      	movs	r3, #180	; 0xb4
 8002734:	2210      	movs	r2, #16
 8002736:	4694      	mov	ip, r2
 8002738:	44bc      	add	ip, r7
 800273a:	4463      	add	r3, ip
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	3304      	adds	r3, #4
 8002742:	223d      	movs	r2, #61	; 0x3d
 8002744:	2100      	movs	r1, #0
 8002746:	0018      	movs	r0, r3
 8002748:	f005 fe8c 	bl	8008464 <memset>
  //uint8_t number1[8] = {'\0'};
  //uint8_t number2[8] = {'\0'};
  //uint8_t number3[8] = {'\0'};
  //uint8_t number4[8] = {'\0'};
  float speed1 = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	2292      	movs	r2, #146	; 0x92
 8002750:	0052      	lsls	r2, r2, #1
 8002752:	2110      	movs	r1, #16
 8002754:	468c      	mov	ip, r1
 8002756:	44bc      	add	ip, r7
 8002758:	4462      	add	r2, ip
 800275a:	6013      	str	r3, [r2, #0]
  float speed2 = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	2290      	movs	r2, #144	; 0x90
 8002760:	0052      	lsls	r2, r2, #1
 8002762:	2110      	movs	r1, #16
 8002764:	468c      	mov	ip, r1
 8002766:	44bc      	add	ip, r7
 8002768:	4462      	add	r2, ip
 800276a:	6013      	str	r3, [r2, #0]
  float speed3 = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	228e      	movs	r2, #142	; 0x8e
 8002770:	0052      	lsls	r2, r2, #1
 8002772:	2110      	movs	r1, #16
 8002774:	468c      	mov	ip, r1
 8002776:	44bc      	add	ip, r7
 8002778:	4462      	add	r2, ip
 800277a:	6013      	str	r3, [r2, #0]
  float speed4 = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	228c      	movs	r2, #140	; 0x8c
 8002780:	0052      	lsls	r2, r2, #1
 8002782:	2110      	movs	r1, #16
 8002784:	468c      	mov	ip, r1
 8002786:	44bc      	add	ip, r7
 8002788:	4462      	add	r2, ip
 800278a:	6013      	str	r3, [r2, #0]
  uint8_t cycleCounter = 0;
 800278c:	2318      	movs	r3, #24
 800278e:	33ff      	adds	r3, #255	; 0xff
 8002790:	2210      	movs	r2, #16
 8002792:	4694      	mov	ip, r2
 8002794:	44bc      	add	ip, r7
 8002796:	4463      	add	r3, ip
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]

  uint32_t sumVect = 0.0;
 800279c:	2300      	movs	r3, #0
 800279e:	2288      	movs	r2, #136	; 0x88
 80027a0:	0052      	lsls	r2, r2, #1
 80027a2:	2110      	movs	r1, #16
 80027a4:	468c      	mov	ip, r1
 80027a6:	44bc      	add	ip, r7
 80027a8:	4462      	add	r2, ip
 80027aa:	6013      	str	r3, [r2, #0]
  uint32_t vect[4][5] = { 0.0 };
 80027ac:	2364      	movs	r3, #100	; 0x64
 80027ae:	2210      	movs	r2, #16
 80027b0:	4694      	mov	ip, r2
 80027b2:	44bc      	add	ip, r7
 80027b4:	4463      	add	r3, ip
 80027b6:	0018      	movs	r0, r3
 80027b8:	2350      	movs	r3, #80	; 0x50
 80027ba:	001a      	movs	r2, r3
 80027bc:	2100      	movs	r1, #0
 80027be:	f005 fe51 	bl	8008464 <memset>

  // --------------------------------------
  // MOTORS CONTROL
  // --------------------------------------
  int pulse_counter = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	22fc      	movs	r2, #252	; 0xfc
 80027c6:	2110      	movs	r1, #16
 80027c8:	468c      	mov	ip, r1
 80027ca:	44bc      	add	ip, r7
 80027cc:	4462      	add	r2, ip
 80027ce:	6013      	str	r3, [r2, #0]
  int stage = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	22f8      	movs	r2, #248	; 0xf8
 80027d4:	2110      	movs	r1, #16
 80027d6:	468c      	mov	ip, r1
 80027d8:	44bc      	add	ip, r7
 80027da:	4462      	add	r2, ip
 80027dc:	6013      	str	r3, [r2, #0]
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80027de:	4b4b      	ldr	r3, [pc, #300]	; (800290c <main+0x22c>)
 80027e0:	2100      	movs	r1, #0
 80027e2:	0018      	movs	r0, r3
 80027e4:	f002 fee2 	bl	80055ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80027e8:	4b48      	ldr	r3, [pc, #288]	; (800290c <main+0x22c>)
 80027ea:	2104      	movs	r1, #4
 80027ec:	0018      	movs	r0, r3
 80027ee:	f002 fedd 	bl	80055ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80027f2:	4b46      	ldr	r3, [pc, #280]	; (800290c <main+0x22c>)
 80027f4:	2108      	movs	r1, #8
 80027f6:	0018      	movs	r0, r3
 80027f8:	f002 fed8 	bl	80055ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80027fc:	4b43      	ldr	r3, [pc, #268]	; (800290c <main+0x22c>)
 80027fe:	210c      	movs	r1, #12
 8002800:	0018      	movs	r0, r3
 8002802:	f002 fed3 	bl	80055ac <HAL_TIM_PWM_Start>

  //HAL_TIM_Base_Start_IT(&htim15);
  //HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1);
  //HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_2);
  //HAL_TIM_OnePulse_Start(&htim15, TIM_CHANNEL_2);
  __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 2);
 8002806:	4b42      	ldr	r3, [pc, #264]	; (8002910 <main+0x230>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2202      	movs	r2, #2
 800280c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2, 2);
 800280e:	4b40      	ldr	r3, [pc, #256]	; (8002910 <main+0x230>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2202      	movs	r2, #2
 8002814:	639a      	str	r2, [r3, #56]	; 0x38
  //HAL_TIM_Base_Start(&htim16);
  // Serial OUT temp string
  uint8_t info[100] = {'\0'};
 8002816:	4b3f      	ldr	r3, [pc, #252]	; (8002914 <main+0x234>)
 8002818:	2294      	movs	r2, #148	; 0x94
 800281a:	0052      	lsls	r2, r2, #1
 800281c:	4694      	mov	ip, r2
 800281e:	2210      	movs	r2, #16
 8002820:	4690      	mov	r8, r2
 8002822:	44b8      	add	r8, r7
 8002824:	44c4      	add	ip, r8
 8002826:	4463      	add	r3, ip
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	3304      	adds	r3, #4
 800282e:	2260      	movs	r2, #96	; 0x60
 8002830:	2100      	movs	r1, #0
 8002832:	0018      	movs	r0, r3
 8002834:	f005 fe16 	bl	8008464 <memset>

  // SETUP
  for (int i = 0; i < 4; i++)
 8002838:	2300      	movs	r3, #0
 800283a:	2286      	movs	r2, #134	; 0x86
 800283c:	0052      	lsls	r2, r2, #1
 800283e:	2110      	movs	r1, #16
 8002840:	468c      	mov	ip, r1
 8002842:	44bc      	add	ip, r7
 8002844:	4462      	add	r2, ip
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e03a      	b.n	80028c0 <main+0x1e0>
  {
	  pMW[i] = &MW[i];
 800284a:	2486      	movs	r4, #134	; 0x86
 800284c:	0064      	lsls	r4, r4, #1
 800284e:	2510      	movs	r5, #16
 8002850:	197b      	adds	r3, r7, r5
 8002852:	191b      	adds	r3, r3, r4
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	00da      	lsls	r2, r3, #3
 8002858:	4b2f      	ldr	r3, [pc, #188]	; (8002918 <main+0x238>)
 800285a:	18d1      	adds	r1, r2, r3
 800285c:	4b2f      	ldr	r3, [pc, #188]	; (800291c <main+0x23c>)
 800285e:	197a      	adds	r2, r7, r5
 8002860:	1912      	adds	r2, r2, r4
 8002862:	6812      	ldr	r2, [r2, #0]
 8002864:	0092      	lsls	r2, r2, #2
 8002866:	50d1      	str	r1, [r2, r3]
	  motor_wheel_init(pMW[i], i+1); // init structure
 8002868:	4b2c      	ldr	r3, [pc, #176]	; (800291c <main+0x23c>)
 800286a:	197a      	adds	r2, r7, r5
 800286c:	1912      	adds	r2, r2, r4
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	0092      	lsls	r2, r2, #2
 8002872:	58d2      	ldr	r2, [r2, r3]
 8002874:	197b      	adds	r3, r7, r5
 8002876:	191b      	adds	r3, r3, r4
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	b2db      	uxtb	r3, r3
 800287c:	3301      	adds	r3, #1
 800287e:	b2db      	uxtb	r3, r3
 8002880:	0019      	movs	r1, r3
 8002882:	0010      	movs	r0, r2
 8002884:	f7ff fd90 	bl	80023a8 <motor_wheel_init>
	  motorPWM_pulse(&htim1, pMW[i], 0.0); // send zero velocities
 8002888:	4b24      	ldr	r3, [pc, #144]	; (800291c <main+0x23c>)
 800288a:	197a      	adds	r2, r7, r5
 800288c:	1912      	adds	r2, r2, r4
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	0092      	lsls	r2, r2, #2
 8002892:	58d1      	ldr	r1, [r2, r3]
 8002894:	4b1d      	ldr	r3, [pc, #116]	; (800290c <main+0x22c>)
 8002896:	2200      	movs	r2, #0
 8002898:	0018      	movs	r0, r3
 800289a:	f7ff fdd1 	bl	8002440 <motorPWM_pulse>
	  motor_break(pMW[i], 0);  // set brake to false
 800289e:	4b1f      	ldr	r3, [pc, #124]	; (800291c <main+0x23c>)
 80028a0:	197a      	adds	r2, r7, r5
 80028a2:	1912      	adds	r2, r2, r4
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	0092      	lsls	r2, r2, #2
 80028a8:	58d3      	ldr	r3, [r2, r3]
 80028aa:	2100      	movs	r1, #0
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7ff fe01 	bl	80024b4 <motor_break>
  for (int i = 0; i < 4; i++)
 80028b2:	197b      	adds	r3, r7, r5
 80028b4:	191b      	adds	r3, r3, r4
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	3301      	adds	r3, #1
 80028ba:	197a      	adds	r2, r7, r5
 80028bc:	1912      	adds	r2, r2, r4
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	2386      	movs	r3, #134	; 0x86
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	2210      	movs	r2, #16
 80028c6:	4694      	mov	ip, r2
 80028c8:	44bc      	add	ip, r7
 80028ca:	4463      	add	r3, ip
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b03      	cmp	r3, #3
 80028d0:	ddbb      	ble.n	800284a <main+0x16a>


  // basicly - clear all uart queues
  //__HAL_UART_FLUSH_DRREGISTER(&huart2);

  HAL_UART_Receive_DMA(&huart2, &UART2_rxBuffer, 1);
 80028d2:	4913      	ldr	r1, [pc, #76]	; (8002920 <main+0x240>)
 80028d4:	4b13      	ldr	r3, [pc, #76]	; (8002924 <main+0x244>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	0018      	movs	r0, r3
 80028da:	f004 fc85 	bl	80071e8 <HAL_UART_Receive_DMA>
  HAL_UART_Transmit(&huart2, info, strlen(info), 100);
 80028de:	2410      	movs	r4, #16
 80028e0:	193b      	adds	r3, r7, r4
 80028e2:	0018      	movs	r0, r3
 80028e4:	f7fd fc1a 	bl	800011c <strlen>
 80028e8:	0003      	movs	r3, r0
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	1939      	adds	r1, r7, r4
 80028ee:	480d      	ldr	r0, [pc, #52]	; (8002924 <main+0x244>)
 80028f0:	2364      	movs	r3, #100	; 0x64
 80028f2:	f004 fb2d 	bl	8006f50 <HAL_UART_Transmit>

  //uint8_t UART1_rxBuffer[12] = {0};
  //HAL_UART_Receive (&huart1, UART1_rxBuffer, 12, 5000); // read 12 bytes, 5000 ms timeout
  //HAL_UART_Receive_IT(&huart2, &rxChar, 1);

  for (int i = 0; i < 2; i++)
 80028f6:	2300      	movs	r3, #0
 80028f8:	2284      	movs	r2, #132	; 0x84
 80028fa:	0052      	lsls	r2, r2, #1
 80028fc:	2110      	movs	r1, #16
 80028fe:	468c      	mov	ip, r1
 8002900:	44bc      	add	ip, r7
 8002902:	4462      	add	r2, ip
 8002904:	6013      	str	r3, [r2, #0]
 8002906:	e040      	b.n	800298a <main+0x2aa>
 8002908:	20000410 	.word	0x20000410
 800290c:	200004e4 	.word	0x200004e4
 8002910:	200003c4 	.word	0x200003c4
 8002914:	fffffed8 	.word	0xfffffed8
 8002918:	200004ac 	.word	0x200004ac
 800291c:	2000049c 	.word	0x2000049c
 8002920:	2000028c 	.word	0x2000028c
 8002924:	2000052c 	.word	0x2000052c
   {
 	  pLM[i] = &LM[i];
 8002928:	2084      	movs	r0, #132	; 0x84
 800292a:	0040      	lsls	r0, r0, #1
 800292c:	2510      	movs	r5, #16
 800292e:	197b      	adds	r3, r7, r5
 8002930:	181b      	adds	r3, r3, r0
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	0013      	movs	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	189b      	adds	r3, r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4aea      	ldr	r2, [pc, #936]	; (8002ce8 <main+0x608>)
 800293e:	1899      	adds	r1, r3, r2
 8002940:	4bea      	ldr	r3, [pc, #936]	; (8002cec <main+0x60c>)
 8002942:	197a      	adds	r2, r7, r5
 8002944:	1812      	adds	r2, r2, r0
 8002946:	6812      	ldr	r2, [r2, #0]
 8002948:	0092      	lsls	r2, r2, #2
 800294a:	50d1      	str	r1, [r2, r3]
 	  linear_motor_init(pLM[i], i+1, i); // init structure
 800294c:	4be7      	ldr	r3, [pc, #924]	; (8002cec <main+0x60c>)
 800294e:	0001      	movs	r1, r0
 8002950:	197a      	adds	r2, r7, r5
 8002952:	1852      	adds	r2, r2, r1
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	0092      	lsls	r2, r2, #2
 8002958:	58d0      	ldr	r0, [r2, r3]
 800295a:	000a      	movs	r2, r1
 800295c:	197b      	adds	r3, r7, r5
 800295e:	189b      	adds	r3, r3, r2
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	3301      	adds	r3, #1
 8002966:	b2db      	uxtb	r3, r3
 8002968:	0014      	movs	r4, r2
 800296a:	2110      	movs	r1, #16
 800296c:	468c      	mov	ip, r1
 800296e:	44bc      	add	ip, r7
 8002970:	4462      	add	r2, ip
 8002972:	6812      	ldr	r2, [r2, #0]
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	0019      	movs	r1, r3
 8002978:	f7ff fdc4 	bl	8002504 <linear_motor_init>
  for (int i = 0; i < 2; i++)
 800297c:	197b      	adds	r3, r7, r5
 800297e:	191b      	adds	r3, r3, r4
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	3301      	adds	r3, #1
 8002984:	197a      	adds	r2, r7, r5
 8002986:	1912      	adds	r2, r2, r4
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	2384      	movs	r3, #132	; 0x84
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	2210      	movs	r2, #16
 8002990:	4694      	mov	ip, r2
 8002992:	44bc      	add	ip, r7
 8002994:	4463      	add	r3, ip
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b01      	cmp	r3, #1
 800299a:	ddc5      	ble.n	8002928 <main+0x248>
   }
  //linear_motor_set_target(pLM[1], 10000);
  //linear_motor_pulse(pLM[1], &htim15, &linearPulse_1);
  //set_linear_motor(10050, 0);
  Init_Done = 1;
 800299c:	4bd4      	ldr	r3, [pc, #848]	; (8002cf0 <main+0x610>)
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
	  //HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 30);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	cycleCounter++;
 80029a2:	2118      	movs	r1, #24
 80029a4:	31ff      	adds	r1, #255	; 0xff
 80029a6:	2010      	movs	r0, #16
 80029a8:	183b      	adds	r3, r7, r0
 80029aa:	185b      	adds	r3, r3, r1
 80029ac:	781a      	ldrb	r2, [r3, #0]
 80029ae:	183b      	adds	r3, r7, r0
 80029b0:	185b      	adds	r3, r3, r1
 80029b2:	3201      	adds	r2, #1
 80029b4:	701a      	strb	r2, [r3, #0]
	if (cycleCounter == 255)
 80029b6:	183b      	adds	r3, r7, r0
 80029b8:	185b      	adds	r3, r3, r1
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2bff      	cmp	r3, #255	; 0xff
 80029be:	d103      	bne.n	80029c8 <main+0x2e8>
	{
		cycleCounter = 1;
 80029c0:	183b      	adds	r3, r7, r0
 80029c2:	185b      	adds	r3, r3, r1
 80029c4:	2201      	movs	r2, #1
 80029c6:	701a      	strb	r2, [r3, #0]
	// --------------------------------------
	// ENCODERS READING
	// --------------------------------------
    if (cycleCounter % 1 == 0) // send odometry every second cycle
	 {
		 speed1 = 0.0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	2492      	movs	r4, #146	; 0x92
 80029cc:	0064      	lsls	r4, r4, #1
 80029ce:	2510      	movs	r5, #16
 80029d0:	197a      	adds	r2, r7, r5
 80029d2:	1912      	adds	r2, r2, r4
 80029d4:	6013      	str	r3, [r2, #0]
		 speed2 = 0.0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	2290      	movs	r2, #144	; 0x90
 80029da:	0052      	lsls	r2, r2, #1
 80029dc:	2110      	movs	r1, #16
 80029de:	468c      	mov	ip, r1
 80029e0:	44bc      	add	ip, r7
 80029e2:	4462      	add	r2, ip
 80029e4:	6013      	str	r3, [r2, #0]
		 speed3 = 0.0;
 80029e6:	2300      	movs	r3, #0
 80029e8:	228e      	movs	r2, #142	; 0x8e
 80029ea:	0052      	lsls	r2, r2, #1
 80029ec:	2110      	movs	r1, #16
 80029ee:	468c      	mov	ip, r1
 80029f0:	44bc      	add	ip, r7
 80029f2:	4462      	add	r2, ip
 80029f4:	6013      	str	r3, [r2, #0]
		 speed4 = 0.0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	228c      	movs	r2, #140	; 0x8c
 80029fa:	0052      	lsls	r2, r2, #1
 80029fc:	2110      	movs	r1, #16
 80029fe:	468c      	mov	ip, r1
 8002a00:	44bc      	add	ip, r7
 8002a02:	4462      	add	r2, ip
 8002a04:	6013      	str	r3, [r2, #0]

		 if (T31pulseWidth < 30000 && T31pulseWidth != 0)
 8002a06:	4bbb      	ldr	r3, [pc, #748]	; (8002cf4 <main+0x614>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4abb      	ldr	r2, [pc, #748]	; (8002cf8 <main+0x618>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d818      	bhi.n	8002a42 <main+0x362>
 8002a10:	4bb8      	ldr	r3, [pc, #736]	; (8002cf4 <main+0x614>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d014      	beq.n	8002a42 <main+0x362>
		 {
			 speed1 = 13850.4 / T31pulseWidth;
 8002a18:	4bb6      	ldr	r3, [pc, #728]	; (8002cf4 <main+0x614>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7ff fbaf 	bl	8002180 <__aeabi_ui2d>
 8002a22:	0002      	movs	r2, r0
 8002a24:	000b      	movs	r3, r1
 8002a26:	48b5      	ldr	r0, [pc, #724]	; (8002cfc <main+0x61c>)
 8002a28:	49b5      	ldr	r1, [pc, #724]	; (8002d00 <main+0x620>)
 8002a2a:	f7fe f921 	bl	8000c70 <__aeabi_ddiv>
 8002a2e:	0002      	movs	r2, r0
 8002a30:	000b      	movs	r3, r1
 8002a32:	0010      	movs	r0, r2
 8002a34:	0019      	movs	r1, r3
 8002a36:	f7ff fc11 	bl	800225c <__aeabi_d2f>
 8002a3a:	1c03      	adds	r3, r0, #0
 8002a3c:	197a      	adds	r2, r7, r5
 8002a3e:	1912      	adds	r2, r2, r4
 8002a40:	6013      	str	r3, [r2, #0]
		 }
		 if (T32pulseWidth < 30000 && T32pulseWidth != 0)
 8002a42:	4bb0      	ldr	r3, [pc, #704]	; (8002d04 <main+0x624>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4aac      	ldr	r2, [pc, #688]	; (8002cf8 <main+0x618>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d81c      	bhi.n	8002a86 <main+0x3a6>
 8002a4c:	4bad      	ldr	r3, [pc, #692]	; (8002d04 <main+0x624>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d018      	beq.n	8002a86 <main+0x3a6>
		 {
			 speed2 = 13850.4 / T32pulseWidth;
 8002a54:	4bab      	ldr	r3, [pc, #684]	; (8002d04 <main+0x624>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7ff fb91 	bl	8002180 <__aeabi_ui2d>
 8002a5e:	0002      	movs	r2, r0
 8002a60:	000b      	movs	r3, r1
 8002a62:	48a6      	ldr	r0, [pc, #664]	; (8002cfc <main+0x61c>)
 8002a64:	49a6      	ldr	r1, [pc, #664]	; (8002d00 <main+0x620>)
 8002a66:	f7fe f903 	bl	8000c70 <__aeabi_ddiv>
 8002a6a:	0002      	movs	r2, r0
 8002a6c:	000b      	movs	r3, r1
 8002a6e:	0010      	movs	r0, r2
 8002a70:	0019      	movs	r1, r3
 8002a72:	f7ff fbf3 	bl	800225c <__aeabi_d2f>
 8002a76:	1c03      	adds	r3, r0, #0
 8002a78:	2290      	movs	r2, #144	; 0x90
 8002a7a:	0052      	lsls	r2, r2, #1
 8002a7c:	2110      	movs	r1, #16
 8002a7e:	468c      	mov	ip, r1
 8002a80:	44bc      	add	ip, r7
 8002a82:	4462      	add	r2, ip
 8002a84:	6013      	str	r3, [r2, #0]
		 }
		 if (T33pulseWidth < 30000 && T33pulseWidth != 0)
 8002a86:	4ba0      	ldr	r3, [pc, #640]	; (8002d08 <main+0x628>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a9b      	ldr	r2, [pc, #620]	; (8002cf8 <main+0x618>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d81c      	bhi.n	8002aca <main+0x3ea>
 8002a90:	4b9d      	ldr	r3, [pc, #628]	; (8002d08 <main+0x628>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d018      	beq.n	8002aca <main+0x3ea>
		 {
			 speed3 = 13850.4 / T33pulseWidth;
 8002a98:	4b9b      	ldr	r3, [pc, #620]	; (8002d08 <main+0x628>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f7ff fb6f 	bl	8002180 <__aeabi_ui2d>
 8002aa2:	0002      	movs	r2, r0
 8002aa4:	000b      	movs	r3, r1
 8002aa6:	4895      	ldr	r0, [pc, #596]	; (8002cfc <main+0x61c>)
 8002aa8:	4995      	ldr	r1, [pc, #596]	; (8002d00 <main+0x620>)
 8002aaa:	f7fe f8e1 	bl	8000c70 <__aeabi_ddiv>
 8002aae:	0002      	movs	r2, r0
 8002ab0:	000b      	movs	r3, r1
 8002ab2:	0010      	movs	r0, r2
 8002ab4:	0019      	movs	r1, r3
 8002ab6:	f7ff fbd1 	bl	800225c <__aeabi_d2f>
 8002aba:	1c03      	adds	r3, r0, #0
 8002abc:	228e      	movs	r2, #142	; 0x8e
 8002abe:	0052      	lsls	r2, r2, #1
 8002ac0:	2110      	movs	r1, #16
 8002ac2:	468c      	mov	ip, r1
 8002ac4:	44bc      	add	ip, r7
 8002ac6:	4462      	add	r2, ip
 8002ac8:	6013      	str	r3, [r2, #0]
		 }
		 if (T34pulseWidth < 30000 && T34pulseWidth != 0)
 8002aca:	4b90      	ldr	r3, [pc, #576]	; (8002d0c <main+0x62c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a8a      	ldr	r2, [pc, #552]	; (8002cf8 <main+0x618>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d81c      	bhi.n	8002b0e <main+0x42e>
 8002ad4:	4b8d      	ldr	r3, [pc, #564]	; (8002d0c <main+0x62c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d018      	beq.n	8002b0e <main+0x42e>
		 {
			 speed4 = 13850.4 / T34pulseWidth;
 8002adc:	4b8b      	ldr	r3, [pc, #556]	; (8002d0c <main+0x62c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f7ff fb4d 	bl	8002180 <__aeabi_ui2d>
 8002ae6:	0002      	movs	r2, r0
 8002ae8:	000b      	movs	r3, r1
 8002aea:	4884      	ldr	r0, [pc, #528]	; (8002cfc <main+0x61c>)
 8002aec:	4984      	ldr	r1, [pc, #528]	; (8002d00 <main+0x620>)
 8002aee:	f7fe f8bf 	bl	8000c70 <__aeabi_ddiv>
 8002af2:	0002      	movs	r2, r0
 8002af4:	000b      	movs	r3, r1
 8002af6:	0010      	movs	r0, r2
 8002af8:	0019      	movs	r1, r3
 8002afa:	f7ff fbaf 	bl	800225c <__aeabi_d2f>
 8002afe:	1c03      	adds	r3, r0, #0
 8002b00:	228c      	movs	r2, #140	; 0x8c
 8002b02:	0052      	lsls	r2, r2, #1
 8002b04:	2110      	movs	r1, #16
 8002b06:	468c      	mov	ip, r1
 8002b08:	44bc      	add	ip, r7
 8002b0a:	4462      	add	r2, ip
 8002b0c:	6013      	str	r3, [r2, #0]
		 }
		 memset(MSG, 0, sizeof(MSG));
 8002b0e:	26b4      	movs	r6, #180	; 0xb4
 8002b10:	2010      	movs	r0, #16
 8002b12:	183a      	adds	r2, r7, r0
 8002b14:	1993      	adds	r3, r2, r6
 8002b16:	2241      	movs	r2, #65	; 0x41
 8002b18:	2100      	movs	r1, #0
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f005 fca2 	bl	8008464 <memset>
		 sprintf(MSG, "[enc] %.2f %.2f %.2f %.2f\n", speed1, speed2, speed3, speed4);
 8002b20:	2392      	movs	r3, #146	; 0x92
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2210      	movs	r2, #16
 8002b26:	4694      	mov	ip, r2
 8002b28:	44bc      	add	ip, r7
 8002b2a:	4463      	add	r3, ip
 8002b2c:	6818      	ldr	r0, [r3, #0]
 8002b2e:	f7ff fb4d 	bl	80021cc <__aeabi_f2d>
 8002b32:	60b8      	str	r0, [r7, #8]
 8002b34:	60f9      	str	r1, [r7, #12]
 8002b36:	2390      	movs	r3, #144	; 0x90
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	2210      	movs	r2, #16
 8002b3c:	4694      	mov	ip, r2
 8002b3e:	44bc      	add	ip, r7
 8002b40:	4463      	add	r3, ip
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	f7ff fb42 	bl	80021cc <__aeabi_f2d>
 8002b48:	0004      	movs	r4, r0
 8002b4a:	000d      	movs	r5, r1
 8002b4c:	238e      	movs	r3, #142	; 0x8e
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	2210      	movs	r2, #16
 8002b52:	4694      	mov	ip, r2
 8002b54:	44bc      	add	ip, r7
 8002b56:	4463      	add	r3, ip
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	f7ff fb37 	bl	80021cc <__aeabi_f2d>
 8002b5e:	6038      	str	r0, [r7, #0]
 8002b60:	6079      	str	r1, [r7, #4]
 8002b62:	238c      	movs	r3, #140	; 0x8c
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	2210      	movs	r2, #16
 8002b68:	4694      	mov	ip, r2
 8002b6a:	44bc      	add	ip, r7
 8002b6c:	4463      	add	r3, ip
 8002b6e:	6818      	ldr	r0, [r3, #0]
 8002b70:	f7ff fb2c 	bl	80021cc <__aeabi_f2d>
 8002b74:	0002      	movs	r2, r0
 8002b76:	000b      	movs	r3, r1
 8002b78:	4965      	ldr	r1, [pc, #404]	; (8002d10 <main+0x630>)
 8002b7a:	2010      	movs	r0, #16
 8002b7c:	1838      	adds	r0, r7, r0
 8002b7e:	1980      	adds	r0, r0, r6
 8002b80:	9204      	str	r2, [sp, #16]
 8002b82:	9305      	str	r3, [sp, #20]
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	9202      	str	r2, [sp, #8]
 8002b8a:	9303      	str	r3, [sp, #12]
 8002b8c:	9400      	str	r4, [sp, #0]
 8002b8e:	9501      	str	r5, [sp, #4]
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f006 faf4 	bl	8009180 <siprintf>
		 //sprintf(MSG, "[enc] %d %d %d %d\n", T31pulseWidth, T32pulseWidth, T33pulseWidth, T34pulseWidth);
		 //HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 30);
		 UART_Send(MSG);
 8002b98:	2310      	movs	r3, #16
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	199b      	adds	r3, r3, r6
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f7ff fd7e 	bl	80026a0 <UART_Send>
	 }

	 for (int i=0; i < 4; i++)
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	228a      	movs	r2, #138	; 0x8a
 8002ba8:	0052      	lsls	r2, r2, #1
 8002baa:	18ba      	adds	r2, r7, r2
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	e182      	b.n	8002eb6 <main+0x7d6>
	 {
		 sumVect = 0.0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	2288      	movs	r2, #136	; 0x88
 8002bb4:	0052      	lsls	r2, r2, #1
 8002bb6:	2110      	movs	r1, #16
 8002bb8:	468c      	mov	ip, r1
 8002bba:	44bc      	add	ip, r7
 8002bbc:	4462      	add	r2, ip
 8002bbe:	6013      	str	r3, [r2, #0]
		 for (int j=0; j < 4; j++)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	2288      	movs	r2, #136	; 0x88
 8002bc4:	0052      	lsls	r2, r2, #1
 8002bc6:	18ba      	adds	r2, r7, r2
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e042      	b.n	8002c52 <main+0x572>
		 {
			 vect[i][j] = vect[i][j+1];
 8002bcc:	2588      	movs	r5, #136	; 0x88
 8002bce:	006d      	lsls	r5, r5, #1
 8002bd0:	197b      	adds	r3, r7, r5
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	1c58      	adds	r0, r3, #1
 8002bd6:	2464      	movs	r4, #100	; 0x64
 8002bd8:	2610      	movs	r6, #16
 8002bda:	19bb      	adds	r3, r7, r6
 8002bdc:	1919      	adds	r1, r3, r4
 8002bde:	238a      	movs	r3, #138	; 0x8a
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	18fb      	adds	r3, r7, r3
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	0013      	movs	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	189b      	adds	r3, r3, r2
 8002bec:	181b      	adds	r3, r3, r0
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	5858      	ldr	r0, [r3, r1]
 8002bf2:	19ba      	adds	r2, r7, r6
 8002bf4:	1911      	adds	r1, r2, r4
 8002bf6:	238a      	movs	r3, #138	; 0x8a
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	18fb      	adds	r3, r7, r3
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	0013      	movs	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	189b      	adds	r3, r3, r2
 8002c04:	197a      	adds	r2, r7, r5
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	189b      	adds	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	5058      	str	r0, [r3, r1]
			 sumVect += vect[i][j] / 5;
 8002c0e:	19ba      	adds	r2, r7, r6
 8002c10:	1911      	adds	r1, r2, r4
 8002c12:	238a      	movs	r3, #138	; 0x8a
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	18fb      	adds	r3, r7, r3
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	0013      	movs	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	189b      	adds	r3, r3, r2
 8002c20:	197a      	adds	r2, r7, r5
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	189b      	adds	r3, r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	585b      	ldr	r3, [r3, r1]
 8002c2a:	2105      	movs	r1, #5
 8002c2c:	0018      	movs	r0, r3
 8002c2e:	f7fd fa91 	bl	8000154 <__udivsi3>
 8002c32:	0003      	movs	r3, r0
 8002c34:	001a      	movs	r2, r3
 8002c36:	2188      	movs	r1, #136	; 0x88
 8002c38:	0049      	lsls	r1, r1, #1
 8002c3a:	19bb      	adds	r3, r7, r6
 8002c3c:	185b      	adds	r3, r3, r1
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	189b      	adds	r3, r3, r2
 8002c42:	19ba      	adds	r2, r7, r6
 8002c44:	1852      	adds	r2, r2, r1
 8002c46:	6013      	str	r3, [r2, #0]
		 for (int j=0; j < 4; j++)
 8002c48:	197b      	adds	r3, r7, r5
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	197a      	adds	r2, r7, r5
 8002c50:	6013      	str	r3, [r2, #0]
 8002c52:	2388      	movs	r3, #136	; 0x88
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	18fb      	adds	r3, r7, r3
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	ddb6      	ble.n	8002bcc <main+0x4ec>
		 }
		 if (i==0)
 8002c5e:	268a      	movs	r6, #138	; 0x8a
 8002c60:	0076      	lsls	r6, r6, #1
 8002c62:	19bb      	adds	r3, r7, r6
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d154      	bne.n	8002d14 <main+0x634>
		 {
			 vect[i][4] = T31pulseWidth;
 8002c6a:	4b22      	ldr	r3, [pc, #136]	; (8002cf4 <main+0x614>)
 8002c6c:	6819      	ldr	r1, [r3, #0]
 8002c6e:	2464      	movs	r4, #100	; 0x64
 8002c70:	2510      	movs	r5, #16
 8002c72:	197b      	adds	r3, r7, r5
 8002c74:	1918      	adds	r0, r3, r4
 8002c76:	19bb      	adds	r3, r7, r6
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	0013      	movs	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	189b      	adds	r3, r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	18c3      	adds	r3, r0, r3
 8002c84:	3310      	adds	r3, #16
 8002c86:	6019      	str	r1, [r3, #0]
			 sumVect += vect[i][4] / 5;
 8002c88:	197b      	adds	r3, r7, r5
 8002c8a:	1919      	adds	r1, r3, r4
 8002c8c:	19bb      	adds	r3, r7, r6
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	0013      	movs	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	189b      	adds	r3, r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	18cb      	adds	r3, r1, r3
 8002c9a:	3310      	adds	r3, #16
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2105      	movs	r1, #5
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f7fd fa57 	bl	8000154 <__udivsi3>
 8002ca6:	0003      	movs	r3, r0
 8002ca8:	001a      	movs	r2, r3
 8002caa:	2188      	movs	r1, #136	; 0x88
 8002cac:	0049      	lsls	r1, r1, #1
 8002cae:	197b      	adds	r3, r7, r5
 8002cb0:	185b      	adds	r3, r3, r1
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	189b      	adds	r3, r3, r2
 8002cb6:	197a      	adds	r2, r7, r5
 8002cb8:	1852      	adds	r2, r2, r1
 8002cba:	6013      	str	r3, [r2, #0]
			 if (abs(T31pulseWidth - sumVect) <= 5) // exact match may differ by 5 or less
 8002cbc:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <main+0x614>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	197b      	adds	r3, r7, r5
 8002cc2:	185b      	adds	r3, r3, r1
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	3305      	adds	r3, #5
 8002cca:	da00      	bge.n	8002cce <main+0x5ee>
 8002ccc:	e0ec      	b.n	8002ea8 <main+0x7c8>
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <main+0x614>)
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	197b      	adds	r3, r7, r5
 8002cd4:	185b      	adds	r3, r3, r1
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b05      	cmp	r3, #5
 8002cdc:	dd00      	ble.n	8002ce0 <main+0x600>
 8002cde:	e0e3      	b.n	8002ea8 <main+0x7c8>
				 T31pulseWidth = 0;
 8002ce0:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <main+0x614>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	e0df      	b.n	8002ea8 <main+0x7c8>
 8002ce8:	200005b4 	.word	0x200005b4
 8002cec:	20000378 	.word	0x20000378
 8002cf0:	20000298 	.word	0x20000298
 8002cf4:	200001fc 	.word	0x200001fc
 8002cf8:	0000752f 	.word	0x0000752f
 8002cfc:	33333333 	.word	0x33333333
 8002d00:	40cb0d33 	.word	0x40cb0d33
 8002d04:	20000220 	.word	0x20000220
 8002d08:	20000244 	.word	0x20000244
 8002d0c:	20000268 	.word	0x20000268
 8002d10:	0800d74c 	.word	0x0800d74c
		 }
		 else if (i==1)
 8002d14:	268a      	movs	r6, #138	; 0x8a
 8002d16:	0076      	lsls	r6, r6, #1
 8002d18:	19bb      	adds	r3, r7, r6
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d13e      	bne.n	8002d9e <main+0x6be>
		 {
			 vect[i][4] = T32pulseWidth;
 8002d20:	4b73      	ldr	r3, [pc, #460]	; (8002ef0 <main+0x810>)
 8002d22:	6819      	ldr	r1, [r3, #0]
 8002d24:	2464      	movs	r4, #100	; 0x64
 8002d26:	2510      	movs	r5, #16
 8002d28:	197b      	adds	r3, r7, r5
 8002d2a:	1918      	adds	r0, r3, r4
 8002d2c:	19bb      	adds	r3, r7, r6
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	0013      	movs	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	189b      	adds	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	18c3      	adds	r3, r0, r3
 8002d3a:	3310      	adds	r3, #16
 8002d3c:	6019      	str	r1, [r3, #0]
			 sumVect += vect[i][4] / 5;
 8002d3e:	197b      	adds	r3, r7, r5
 8002d40:	1919      	adds	r1, r3, r4
 8002d42:	19bb      	adds	r3, r7, r6
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	0013      	movs	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	189b      	adds	r3, r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	18cb      	adds	r3, r1, r3
 8002d50:	3310      	adds	r3, #16
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2105      	movs	r1, #5
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7fd f9fc 	bl	8000154 <__udivsi3>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	001a      	movs	r2, r3
 8002d60:	2188      	movs	r1, #136	; 0x88
 8002d62:	0049      	lsls	r1, r1, #1
 8002d64:	197b      	adds	r3, r7, r5
 8002d66:	185b      	adds	r3, r3, r1
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	189b      	adds	r3, r3, r2
 8002d6c:	197a      	adds	r2, r7, r5
 8002d6e:	1852      	adds	r2, r2, r1
 8002d70:	6013      	str	r3, [r2, #0]
			 if (abs(T32pulseWidth - sumVect) <= 5)
 8002d72:	4b5f      	ldr	r3, [pc, #380]	; (8002ef0 <main+0x810>)
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	197b      	adds	r3, r7, r5
 8002d78:	185b      	adds	r3, r3, r1
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	3305      	adds	r3, #5
 8002d80:	da00      	bge.n	8002d84 <main+0x6a4>
 8002d82:	e091      	b.n	8002ea8 <main+0x7c8>
 8002d84:	4b5a      	ldr	r3, [pc, #360]	; (8002ef0 <main+0x810>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	197b      	adds	r3, r7, r5
 8002d8a:	185b      	adds	r3, r3, r1
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b05      	cmp	r3, #5
 8002d92:	dd00      	ble.n	8002d96 <main+0x6b6>
 8002d94:	e088      	b.n	8002ea8 <main+0x7c8>
				 T32pulseWidth = 0;
 8002d96:	4b56      	ldr	r3, [pc, #344]	; (8002ef0 <main+0x810>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e084      	b.n	8002ea8 <main+0x7c8>
		 }
		 else if (i==2)
 8002d9e:	268a      	movs	r6, #138	; 0x8a
 8002da0:	0076      	lsls	r6, r6, #1
 8002da2:	19bb      	adds	r3, r7, r6
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d13c      	bne.n	8002e24 <main+0x744>
		 {
			 vect[i][4] = T33pulseWidth;
 8002daa:	4b52      	ldr	r3, [pc, #328]	; (8002ef4 <main+0x814>)
 8002dac:	6819      	ldr	r1, [r3, #0]
 8002dae:	2464      	movs	r4, #100	; 0x64
 8002db0:	2510      	movs	r5, #16
 8002db2:	197b      	adds	r3, r7, r5
 8002db4:	1918      	adds	r0, r3, r4
 8002db6:	19bb      	adds	r3, r7, r6
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	0013      	movs	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	189b      	adds	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	18c3      	adds	r3, r0, r3
 8002dc4:	3310      	adds	r3, #16
 8002dc6:	6019      	str	r1, [r3, #0]
			 sumVect += vect[i][4] / 5;
 8002dc8:	197b      	adds	r3, r7, r5
 8002dca:	1919      	adds	r1, r3, r4
 8002dcc:	19bb      	adds	r3, r7, r6
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	0013      	movs	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	189b      	adds	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	18cb      	adds	r3, r1, r3
 8002dda:	3310      	adds	r3, #16
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2105      	movs	r1, #5
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7fd f9b7 	bl	8000154 <__udivsi3>
 8002de6:	0003      	movs	r3, r0
 8002de8:	001a      	movs	r2, r3
 8002dea:	2188      	movs	r1, #136	; 0x88
 8002dec:	0049      	lsls	r1, r1, #1
 8002dee:	197b      	adds	r3, r7, r5
 8002df0:	185b      	adds	r3, r3, r1
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	189b      	adds	r3, r3, r2
 8002df6:	197a      	adds	r2, r7, r5
 8002df8:	1852      	adds	r2, r2, r1
 8002dfa:	6013      	str	r3, [r2, #0]
			 if (abs(T33pulseWidth - sumVect) <= 5)
 8002dfc:	4b3d      	ldr	r3, [pc, #244]	; (8002ef4 <main+0x814>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	197b      	adds	r3, r7, r5
 8002e02:	185b      	adds	r3, r3, r1
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	3305      	adds	r3, #5
 8002e0a:	db4d      	blt.n	8002ea8 <main+0x7c8>
 8002e0c:	4b39      	ldr	r3, [pc, #228]	; (8002ef4 <main+0x814>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	197b      	adds	r3, r7, r5
 8002e12:	185b      	adds	r3, r3, r1
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	dc45      	bgt.n	8002ea8 <main+0x7c8>
				 T33pulseWidth = 0;
 8002e1c:	4b35      	ldr	r3, [pc, #212]	; (8002ef4 <main+0x814>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e041      	b.n	8002ea8 <main+0x7c8>
		 }
		 else if (i==3)
 8002e24:	268a      	movs	r6, #138	; 0x8a
 8002e26:	0076      	lsls	r6, r6, #1
 8002e28:	19bb      	adds	r3, r7, r6
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b03      	cmp	r3, #3
 8002e2e:	d13b      	bne.n	8002ea8 <main+0x7c8>
		 {
			 vect[i][4] = T34pulseWidth;
 8002e30:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <main+0x818>)
 8002e32:	6819      	ldr	r1, [r3, #0]
 8002e34:	2464      	movs	r4, #100	; 0x64
 8002e36:	2510      	movs	r5, #16
 8002e38:	197b      	adds	r3, r7, r5
 8002e3a:	1918      	adds	r0, r3, r4
 8002e3c:	19bb      	adds	r3, r7, r6
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	0013      	movs	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	189b      	adds	r3, r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	18c3      	adds	r3, r0, r3
 8002e4a:	3310      	adds	r3, #16
 8002e4c:	6019      	str	r1, [r3, #0]
			 sumVect += vect[i][4] / 5;
 8002e4e:	197b      	adds	r3, r7, r5
 8002e50:	1919      	adds	r1, r3, r4
 8002e52:	19bb      	adds	r3, r7, r6
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	0013      	movs	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	189b      	adds	r3, r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	18cb      	adds	r3, r1, r3
 8002e60:	3310      	adds	r3, #16
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2105      	movs	r1, #5
 8002e66:	0018      	movs	r0, r3
 8002e68:	f7fd f974 	bl	8000154 <__udivsi3>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	001a      	movs	r2, r3
 8002e70:	2188      	movs	r1, #136	; 0x88
 8002e72:	0049      	lsls	r1, r1, #1
 8002e74:	197b      	adds	r3, r7, r5
 8002e76:	185b      	adds	r3, r3, r1
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	189b      	adds	r3, r3, r2
 8002e7c:	197a      	adds	r2, r7, r5
 8002e7e:	1852      	adds	r2, r2, r1
 8002e80:	6013      	str	r3, [r2, #0]
			 if (abs(T34pulseWidth - sumVect) <= 5)
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <main+0x818>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	197b      	adds	r3, r7, r5
 8002e88:	185b      	adds	r3, r3, r1
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	3305      	adds	r3, #5
 8002e90:	db0a      	blt.n	8002ea8 <main+0x7c8>
 8002e92:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <main+0x818>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	197b      	adds	r3, r7, r5
 8002e98:	185b      	adds	r3, r3, r1
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b05      	cmp	r3, #5
 8002ea0:	dc02      	bgt.n	8002ea8 <main+0x7c8>
				 T34pulseWidth = 0;
 8002ea2:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <main+0x818>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
	 for (int i=0; i < 4; i++)
 8002ea8:	228a      	movs	r2, #138	; 0x8a
 8002eaa:	0052      	lsls	r2, r2, #1
 8002eac:	18bb      	adds	r3, r7, r2
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	18ba      	adds	r2, r7, r2
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	238a      	movs	r3, #138	; 0x8a
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	18fb      	adds	r3, r7, r3
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	dc00      	bgt.n	8002ec4 <main+0x7e4>
 8002ec2:	e675      	b.n	8002bb0 <main+0x4d0>
		 }
	 }

	 HAL_Delay(100);
 8002ec4:	2064      	movs	r0, #100	; 0x64
 8002ec6:	f001 f9b1 	bl	800422c <HAL_Delay>
	// --------------------------------------
	// MOTORS CONTROL
	// --------------------------------------
	 //HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer, 1);
	 if (UART_newMessage == 1)
 8002eca:	4b0c      	ldr	r3, [pc, #48]	; (8002efc <main+0x81c>)
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d000      	beq.n	8002ed4 <main+0x7f4>
 8002ed2:	e566      	b.n	80029a2 <main+0x2c2>
	 {

		 drv_messageCheck(rxString);
 8002ed4:	4b0a      	ldr	r3, [pc, #40]	; (8002f00 <main+0x820>)
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 fcde 	bl	8003898 <drv_messageCheck>
		 memset(rxString, 0, sizeof(rxString));
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <main+0x820>)
 8002ede:	2264      	movs	r2, #100	; 0x64
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f005 fabe 	bl	8008464 <memset>
		 UART_newMessage = 0;
 8002ee8:	4b04      	ldr	r3, [pc, #16]	; (8002efc <main+0x81c>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]
	cycleCounter++;
 8002eee:	e558      	b.n	80029a2 <main+0x2c2>
 8002ef0:	20000220 	.word	0x20000220
 8002ef4:	20000244 	.word	0x20000244
 8002ef8:	20000268 	.word	0x20000268
 8002efc:	20000299 	.word	0x20000299
 8002f00:	2000029c 	.word	0x2000029c

08002f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f04:	b590      	push	{r4, r7, lr}
 8002f06:	b091      	sub	sp, #68	; 0x44
 8002f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f0a:	2410      	movs	r4, #16
 8002f0c:	193b      	adds	r3, r7, r4
 8002f0e:	0018      	movs	r0, r3
 8002f10:	2330      	movs	r3, #48	; 0x30
 8002f12:	001a      	movs	r2, r3
 8002f14:	2100      	movs	r1, #0
 8002f16:	f005 faa5 	bl	8008464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f1a:	003b      	movs	r3, r7
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	2310      	movs	r3, #16
 8002f20:	001a      	movs	r2, r3
 8002f22:	2100      	movs	r1, #0
 8002f24:	f005 fa9e 	bl	8008464 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f28:	0021      	movs	r1, r4
 8002f2a:	187b      	adds	r3, r7, r1
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f30:	187b      	adds	r3, r7, r1
 8002f32:	2201      	movs	r2, #1
 8002f34:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f36:	187b      	adds	r3, r7, r1
 8002f38:	2210      	movs	r2, #16
 8002f3a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f3c:	187b      	adds	r3, r7, r1
 8002f3e:	2200      	movs	r2, #0
 8002f40:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f42:	187b      	adds	r3, r7, r1
 8002f44:	0018      	movs	r0, r3
 8002f46:	f001 fe17 	bl	8004b78 <HAL_RCC_OscConfig>
 8002f4a:	1e03      	subs	r3, r0, #0
 8002f4c:	d001      	beq.n	8002f52 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8002f4e:	f000 fdd3 	bl	8003af8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f52:	003b      	movs	r3, r7
 8002f54:	2207      	movs	r2, #7
 8002f56:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f58:	003b      	movs	r3, r7
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f5e:	003b      	movs	r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f64:	003b      	movs	r3, r7
 8002f66:	2200      	movs	r2, #0
 8002f68:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002f6a:	003b      	movs	r3, r7
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f002 f920 	bl	80051b4 <HAL_RCC_ClockConfig>
 8002f74:	1e03      	subs	r3, r0, #0
 8002f76:	d001      	beq.n	8002f7c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002f78:	f000 fdbe 	bl	8003af8 <Error_Handler>
  }
}
 8002f7c:	46c0      	nop			; (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b011      	add	sp, #68	; 0x44
 8002f82:	bd90      	pop	{r4, r7, pc}

08002f84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b096      	sub	sp, #88	; 0x58
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f8a:	2348      	movs	r3, #72	; 0x48
 8002f8c:	18fb      	adds	r3, r7, r3
 8002f8e:	0018      	movs	r0, r3
 8002f90:	2310      	movs	r3, #16
 8002f92:	001a      	movs	r2, r3
 8002f94:	2100      	movs	r1, #0
 8002f96:	f005 fa65 	bl	8008464 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f9a:	2340      	movs	r3, #64	; 0x40
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	2308      	movs	r3, #8
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	f005 fa5d 	bl	8008464 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002faa:	2324      	movs	r3, #36	; 0x24
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	0018      	movs	r0, r3
 8002fb0:	231c      	movs	r3, #28
 8002fb2:	001a      	movs	r2, r3
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	f005 fa55 	bl	8008464 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fba:	1d3b      	adds	r3, r7, #4
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	2320      	movs	r3, #32
 8002fc0:	001a      	movs	r2, r3
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	f005 fa4e 	bl	8008464 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002fc8:	4b56      	ldr	r3, [pc, #344]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fca:	4a57      	ldr	r2, [pc, #348]	; (8003128 <MX_TIM1_Init+0x1a4>)
 8002fcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 8002fce:	4b55      	ldr	r3, [pc, #340]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fd0:	229f      	movs	r2, #159	; 0x9f
 8002fd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd4:	4b53      	ldr	r3, [pc, #332]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002fda:	4b52      	ldr	r3, [pc, #328]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fdc:	2263      	movs	r2, #99	; 0x63
 8002fde:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fe0:	4b50      	ldr	r3, [pc, #320]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002fe6:	4b4f      	ldr	r3, [pc, #316]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fec:	4b4d      	ldr	r3, [pc, #308]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ff2:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f002 fa31 	bl	800545c <HAL_TIM_Base_Init>
 8002ffa:	1e03      	subs	r3, r0, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002ffe:	f000 fd7b 	bl	8003af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003002:	2148      	movs	r1, #72	; 0x48
 8003004:	187b      	adds	r3, r7, r1
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	0152      	lsls	r2, r2, #5
 800300a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800300c:	187a      	adds	r2, r7, r1
 800300e:	4b45      	ldr	r3, [pc, #276]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003010:	0011      	movs	r1, r2
 8003012:	0018      	movs	r0, r3
 8003014:	f003 f912 	bl	800623c <HAL_TIM_ConfigClockSource>
 8003018:	1e03      	subs	r3, r0, #0
 800301a:	d001      	beq.n	8003020 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800301c:	f000 fd6c 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003020:	4b40      	ldr	r3, [pc, #256]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003022:	0018      	movs	r0, r3
 8003024:	f002 fa6a 	bl	80054fc <HAL_TIM_PWM_Init>
 8003028:	1e03      	subs	r3, r0, #0
 800302a:	d001      	beq.n	8003030 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800302c:	f000 fd64 	bl	8003af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003030:	2140      	movs	r1, #64	; 0x40
 8003032:	187b      	adds	r3, r7, r1
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003038:	187b      	adds	r3, r7, r1
 800303a:	2200      	movs	r2, #0
 800303c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800303e:	187a      	adds	r2, r7, r1
 8003040:	4b38      	ldr	r3, [pc, #224]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003042:	0011      	movs	r1, r2
 8003044:	0018      	movs	r0, r3
 8003046:	f003 fe69 	bl	8006d1c <HAL_TIMEx_MasterConfigSynchronization>
 800304a:	1e03      	subs	r3, r0, #0
 800304c:	d001      	beq.n	8003052 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 800304e:	f000 fd53 	bl	8003af8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003052:	2124      	movs	r1, #36	; 0x24
 8003054:	187b      	adds	r3, r7, r1
 8003056:	2260      	movs	r2, #96	; 0x60
 8003058:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800305a:	187b      	adds	r3, r7, r1
 800305c:	2200      	movs	r2, #0
 800305e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003060:	187b      	adds	r3, r7, r1
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003066:	187b      	adds	r3, r7, r1
 8003068:	2200      	movs	r2, #0
 800306a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800306c:	187b      	adds	r3, r7, r1
 800306e:	2200      	movs	r2, #0
 8003070:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003072:	187b      	adds	r3, r7, r1
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003078:	187b      	adds	r3, r7, r1
 800307a:	2200      	movs	r2, #0
 800307c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800307e:	1879      	adds	r1, r7, r1
 8003080:	4b28      	ldr	r3, [pc, #160]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003082:	2200      	movs	r2, #0
 8003084:	0018      	movs	r0, r3
 8003086:	f003 f813 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 800308a:	1e03      	subs	r3, r0, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800308e:	f000 fd33 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003092:	2324      	movs	r3, #36	; 0x24
 8003094:	18f9      	adds	r1, r7, r3
 8003096:	4b23      	ldr	r3, [pc, #140]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003098:	2204      	movs	r2, #4
 800309a:	0018      	movs	r0, r3
 800309c:	f003 f808 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 80030a0:	1e03      	subs	r3, r0, #0
 80030a2:	d001      	beq.n	80030a8 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 80030a4:	f000 fd28 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030a8:	2324      	movs	r3, #36	; 0x24
 80030aa:	18f9      	adds	r1, r7, r3
 80030ac:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <MX_TIM1_Init+0x1a0>)
 80030ae:	2208      	movs	r2, #8
 80030b0:	0018      	movs	r0, r3
 80030b2:	f002 fffd 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 80030b6:	1e03      	subs	r3, r0, #0
 80030b8:	d001      	beq.n	80030be <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80030ba:	f000 fd1d 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80030be:	2324      	movs	r3, #36	; 0x24
 80030c0:	18f9      	adds	r1, r7, r3
 80030c2:	4b18      	ldr	r3, [pc, #96]	; (8003124 <MX_TIM1_Init+0x1a0>)
 80030c4:	220c      	movs	r2, #12
 80030c6:	0018      	movs	r0, r3
 80030c8:	f002 fff2 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 80030cc:	1e03      	subs	r3, r0, #0
 80030ce:	d001      	beq.n	80030d4 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 80030d0:	f000 fd12 	bl	8003af8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	2200      	movs	r2, #0
 80030d8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030da:	1d3b      	adds	r3, r7, #4
 80030dc:	2200      	movs	r2, #0
 80030de:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030e0:	1d3b      	adds	r3, r7, #4
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	2200      	movs	r2, #0
 80030ea:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030ec:	1d3b      	adds	r3, r7, #4
 80030ee:	2200      	movs	r2, #0
 80030f0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030f2:	1d3b      	adds	r3, r7, #4
 80030f4:	2280      	movs	r2, #128	; 0x80
 80030f6:	0192      	lsls	r2, r2, #6
 80030f8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030fa:	1d3b      	adds	r3, r7, #4
 80030fc:	2200      	movs	r2, #0
 80030fe:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003100:	1d3a      	adds	r2, r7, #4
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003104:	0011      	movs	r1, r2
 8003106:	0018      	movs	r0, r3
 8003108:	f003 fe60 	bl	8006dcc <HAL_TIMEx_ConfigBreakDeadTime>
 800310c:	1e03      	subs	r3, r0, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8003110:	f000 fcf2 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003114:	4b03      	ldr	r3, [pc, #12]	; (8003124 <MX_TIM1_Init+0x1a0>)
 8003116:	0018      	movs	r0, r3
 8003118:	f000 fdd0 	bl	8003cbc <HAL_TIM_MspPostInit>

}
 800311c:	46c0      	nop			; (mov r8, r8)
 800311e:	46bd      	mov	sp, r7
 8003120:	b016      	add	sp, #88	; 0x58
 8003122:	bd80      	pop	{r7, pc}
 8003124:	200004e4 	.word	0x200004e4
 8003128:	40012c00 	.word	0x40012c00

0800312c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003132:	2310      	movs	r3, #16
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	0018      	movs	r0, r3
 8003138:	2308      	movs	r3, #8
 800313a:	001a      	movs	r2, r3
 800313c:	2100      	movs	r1, #0
 800313e:	f005 f991 	bl	8008464 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003142:	003b      	movs	r3, r7
 8003144:	0018      	movs	r0, r3
 8003146:	2310      	movs	r3, #16
 8003148:	001a      	movs	r2, r3
 800314a:	2100      	movs	r1, #0
 800314c:	f005 f98a 	bl	8008464 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003150:	4b31      	ldr	r3, [pc, #196]	; (8003218 <MX_TIM3_Init+0xec>)
 8003152:	4a32      	ldr	r2, [pc, #200]	; (800321c <MX_TIM3_Init+0xf0>)
 8003154:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8003156:	4b30      	ldr	r3, [pc, #192]	; (8003218 <MX_TIM3_Init+0xec>)
 8003158:	224f      	movs	r2, #79	; 0x4f
 800315a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800315c:	4b2e      	ldr	r3, [pc, #184]	; (8003218 <MX_TIM3_Init+0xec>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8003162:	4b2d      	ldr	r3, [pc, #180]	; (8003218 <MX_TIM3_Init+0xec>)
 8003164:	4a2e      	ldr	r2, [pc, #184]	; (8003220 <MX_TIM3_Init+0xf4>)
 8003166:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003168:	4b2b      	ldr	r3, [pc, #172]	; (8003218 <MX_TIM3_Init+0xec>)
 800316a:	2200      	movs	r2, #0
 800316c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800316e:	4b2a      	ldr	r3, [pc, #168]	; (8003218 <MX_TIM3_Init+0xec>)
 8003170:	2200      	movs	r2, #0
 8003172:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003174:	4b28      	ldr	r3, [pc, #160]	; (8003218 <MX_TIM3_Init+0xec>)
 8003176:	0018      	movs	r0, r3
 8003178:	f002 fc88 	bl	8005a8c <HAL_TIM_IC_Init>
 800317c:	1e03      	subs	r3, r0, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003180:	f000 fcba 	bl	8003af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003184:	2110      	movs	r1, #16
 8003186:	187b      	adds	r3, r7, r1
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800318c:	187b      	adds	r3, r7, r1
 800318e:	2200      	movs	r2, #0
 8003190:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003192:	187a      	adds	r2, r7, r1
 8003194:	4b20      	ldr	r3, [pc, #128]	; (8003218 <MX_TIM3_Init+0xec>)
 8003196:	0011      	movs	r1, r2
 8003198:	0018      	movs	r0, r3
 800319a:	f003 fdbf 	bl	8006d1c <HAL_TIMEx_MasterConfigSynchronization>
 800319e:	1e03      	subs	r3, r0, #0
 80031a0:	d001      	beq.n	80031a6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80031a2:	f000 fca9 	bl	8003af8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80031a6:	003b      	movs	r3, r7
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80031ac:	003b      	movs	r3, r7
 80031ae:	2201      	movs	r2, #1
 80031b0:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80031b2:	003b      	movs	r3, r7
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 3;
 80031b8:	003b      	movs	r3, r7
 80031ba:	2203      	movs	r2, #3
 80031bc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80031be:	0039      	movs	r1, r7
 80031c0:	4b15      	ldr	r3, [pc, #84]	; (8003218 <MX_TIM3_Init+0xec>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	0018      	movs	r0, r3
 80031c6:	f002 fecf 	bl	8005f68 <HAL_TIM_IC_ConfigChannel>
 80031ca:	1e03      	subs	r3, r0, #0
 80031cc:	d001      	beq.n	80031d2 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80031ce:	f000 fc93 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80031d2:	0039      	movs	r1, r7
 80031d4:	4b10      	ldr	r3, [pc, #64]	; (8003218 <MX_TIM3_Init+0xec>)
 80031d6:	2204      	movs	r2, #4
 80031d8:	0018      	movs	r0, r3
 80031da:	f002 fec5 	bl	8005f68 <HAL_TIM_IC_ConfigChannel>
 80031de:	1e03      	subs	r3, r0, #0
 80031e0:	d001      	beq.n	80031e6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80031e2:	f000 fc89 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80031e6:	0039      	movs	r1, r7
 80031e8:	4b0b      	ldr	r3, [pc, #44]	; (8003218 <MX_TIM3_Init+0xec>)
 80031ea:	2208      	movs	r2, #8
 80031ec:	0018      	movs	r0, r3
 80031ee:	f002 febb 	bl	8005f68 <HAL_TIM_IC_ConfigChannel>
 80031f2:	1e03      	subs	r3, r0, #0
 80031f4:	d001      	beq.n	80031fa <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 80031f6:	f000 fc7f 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80031fa:	0039      	movs	r1, r7
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <MX_TIM3_Init+0xec>)
 80031fe:	220c      	movs	r2, #12
 8003200:	0018      	movs	r0, r3
 8003202:	f002 feb1 	bl	8005f68 <HAL_TIM_IC_ConfigChannel>
 8003206:	1e03      	subs	r3, r0, #0
 8003208:	d001      	beq.n	800320e <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 800320a:	f000 fc75 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	46bd      	mov	sp, r7
 8003212:	b006      	add	sp, #24
 8003214:	bd80      	pop	{r7, pc}
 8003216:	46c0      	nop			; (mov r8, r8)
 8003218:	20000410 	.word	0x20000410
 800321c:	40000400 	.word	0x40000400
 8003220:	0000c34f 	.word	0x0000c34f

08003224 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b096      	sub	sp, #88	; 0x58
 8003228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800322a:	2348      	movs	r3, #72	; 0x48
 800322c:	18fb      	adds	r3, r7, r3
 800322e:	0018      	movs	r0, r3
 8003230:	2310      	movs	r3, #16
 8003232:	001a      	movs	r2, r3
 8003234:	2100      	movs	r1, #0
 8003236:	f005 f915 	bl	8008464 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800323a:	2340      	movs	r3, #64	; 0x40
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	0018      	movs	r0, r3
 8003240:	2308      	movs	r3, #8
 8003242:	001a      	movs	r2, r3
 8003244:	2100      	movs	r1, #0
 8003246:	f005 f90d 	bl	8008464 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800324a:	2324      	movs	r3, #36	; 0x24
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	0018      	movs	r0, r3
 8003250:	231c      	movs	r3, #28
 8003252:	001a      	movs	r2, r3
 8003254:	2100      	movs	r1, #0
 8003256:	f005 f905 	bl	8008464 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800325a:	1d3b      	adds	r3, r7, #4
 800325c:	0018      	movs	r0, r3
 800325e:	2320      	movs	r3, #32
 8003260:	001a      	movs	r2, r3
 8003262:	2100      	movs	r1, #0
 8003264:	f005 f8fe 	bl	8008464 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003268:	4b4b      	ldr	r3, [pc, #300]	; (8003398 <MX_TIM15_Init+0x174>)
 800326a:	4a4c      	ldr	r2, [pc, #304]	; (800339c <MX_TIM15_Init+0x178>)
 800326c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 40-1;
 800326e:	4b4a      	ldr	r3, [pc, #296]	; (8003398 <MX_TIM15_Init+0x174>)
 8003270:	2227      	movs	r2, #39	; 0x27
 8003272:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003274:	4b48      	ldr	r3, [pc, #288]	; (8003398 <MX_TIM15_Init+0x174>)
 8003276:	2200      	movs	r2, #0
 8003278:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 5-1;
 800327a:	4b47      	ldr	r3, [pc, #284]	; (8003398 <MX_TIM15_Init+0x174>)
 800327c:	2204      	movs	r2, #4
 800327e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003280:	4b45      	ldr	r3, [pc, #276]	; (8003398 <MX_TIM15_Init+0x174>)
 8003282:	2200      	movs	r2, #0
 8003284:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 100;
 8003286:	4b44      	ldr	r3, [pc, #272]	; (8003398 <MX_TIM15_Init+0x174>)
 8003288:	2264      	movs	r2, #100	; 0x64
 800328a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800328c:	4b42      	ldr	r3, [pc, #264]	; (8003398 <MX_TIM15_Init+0x174>)
 800328e:	2200      	movs	r2, #0
 8003290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003292:	4b41      	ldr	r3, [pc, #260]	; (8003398 <MX_TIM15_Init+0x174>)
 8003294:	0018      	movs	r0, r3
 8003296:	f002 f8e1 	bl	800545c <HAL_TIM_Base_Init>
 800329a:	1e03      	subs	r3, r0, #0
 800329c:	d001      	beq.n	80032a2 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800329e:	f000 fc2b 	bl	8003af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032a2:	2148      	movs	r1, #72	; 0x48
 80032a4:	187b      	adds	r3, r7, r1
 80032a6:	2280      	movs	r2, #128	; 0x80
 80032a8:	0152      	lsls	r2, r2, #5
 80032aa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80032ac:	187a      	adds	r2, r7, r1
 80032ae:	4b3a      	ldr	r3, [pc, #232]	; (8003398 <MX_TIM15_Init+0x174>)
 80032b0:	0011      	movs	r1, r2
 80032b2:	0018      	movs	r0, r3
 80032b4:	f002 ffc2 	bl	800623c <HAL_TIM_ConfigClockSource>
 80032b8:	1e03      	subs	r3, r0, #0
 80032ba:	d001      	beq.n	80032c0 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 80032bc:	f000 fc1c 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80032c0:	4b35      	ldr	r3, [pc, #212]	; (8003398 <MX_TIM15_Init+0x174>)
 80032c2:	0018      	movs	r0, r3
 80032c4:	f002 f91a 	bl	80054fc <HAL_TIM_PWM_Init>
 80032c8:	1e03      	subs	r3, r0, #0
 80032ca:	d001      	beq.n	80032d0 <MX_TIM15_Init+0xac>
  {
    Error_Handler();
 80032cc:	f000 fc14 	bl	8003af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032d0:	2140      	movs	r1, #64	; 0x40
 80032d2:	187b      	adds	r3, r7, r1
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d8:	187b      	adds	r3, r7, r1
 80032da:	2200      	movs	r2, #0
 80032dc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80032de:	187a      	adds	r2, r7, r1
 80032e0:	4b2d      	ldr	r3, [pc, #180]	; (8003398 <MX_TIM15_Init+0x174>)
 80032e2:	0011      	movs	r1, r2
 80032e4:	0018      	movs	r0, r3
 80032e6:	f003 fd19 	bl	8006d1c <HAL_TIMEx_MasterConfigSynchronization>
 80032ea:	1e03      	subs	r3, r0, #0
 80032ec:	d001      	beq.n	80032f2 <MX_TIM15_Init+0xce>
  {
    Error_Handler();
 80032ee:	f000 fc03 	bl	8003af8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032f2:	2124      	movs	r1, #36	; 0x24
 80032f4:	187b      	adds	r3, r7, r1
 80032f6:	2260      	movs	r2, #96	; 0x60
 80032f8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80032fa:	187b      	adds	r3, r7, r1
 80032fc:	2200      	movs	r2, #0
 80032fe:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003300:	187b      	adds	r3, r7, r1
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003306:	187b      	adds	r3, r7, r1
 8003308:	2200      	movs	r2, #0
 800330a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800330c:	187b      	adds	r3, r7, r1
 800330e:	2200      	movs	r2, #0
 8003310:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003312:	187b      	adds	r3, r7, r1
 8003314:	2200      	movs	r2, #0
 8003316:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003318:	187b      	adds	r3, r7, r1
 800331a:	2200      	movs	r2, #0
 800331c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800331e:	1879      	adds	r1, r7, r1
 8003320:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <MX_TIM15_Init+0x174>)
 8003322:	2200      	movs	r2, #0
 8003324:	0018      	movs	r0, r3
 8003326:	f002 fec3 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 800332a:	1e03      	subs	r3, r0, #0
 800332c:	d001      	beq.n	8003332 <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 800332e:	f000 fbe3 	bl	8003af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003332:	2324      	movs	r3, #36	; 0x24
 8003334:	18f9      	adds	r1, r7, r3
 8003336:	4b18      	ldr	r3, [pc, #96]	; (8003398 <MX_TIM15_Init+0x174>)
 8003338:	2204      	movs	r2, #4
 800333a:	0018      	movs	r0, r3
 800333c:	f002 feb8 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 8003340:	1e03      	subs	r3, r0, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM15_Init+0x124>
  {
    Error_Handler();
 8003344:	f000 fbd8 	bl	8003af8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800334e:	1d3b      	adds	r3, r7, #4
 8003350:	2200      	movs	r2, #0
 8003352:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003354:	1d3b      	adds	r3, r7, #4
 8003356:	2200      	movs	r2, #0
 8003358:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800335a:	1d3b      	adds	r3, r7, #4
 800335c:	2200      	movs	r2, #0
 800335e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003360:	1d3b      	adds	r3, r7, #4
 8003362:	2200      	movs	r2, #0
 8003364:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	2280      	movs	r2, #128	; 0x80
 800336a:	0192      	lsls	r2, r2, #6
 800336c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800336e:	1d3b      	adds	r3, r7, #4
 8003370:	2200      	movs	r2, #0
 8003372:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8003374:	1d3a      	adds	r2, r7, #4
 8003376:	4b08      	ldr	r3, [pc, #32]	; (8003398 <MX_TIM15_Init+0x174>)
 8003378:	0011      	movs	r1, r2
 800337a:	0018      	movs	r0, r3
 800337c:	f003 fd26 	bl	8006dcc <HAL_TIMEx_ConfigBreakDeadTime>
 8003380:	1e03      	subs	r3, r0, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM15_Init+0x164>
  {
    Error_Handler();
 8003384:	f000 fbb8 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8003388:	4b03      	ldr	r3, [pc, #12]	; (8003398 <MX_TIM15_Init+0x174>)
 800338a:	0018      	movs	r0, r3
 800338c:	f000 fc96 	bl	8003cbc <HAL_TIM_MspPostInit>

}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	46bd      	mov	sp, r7
 8003394:	b016      	add	sp, #88	; 0x58
 8003396:	bd80      	pop	{r7, pc}
 8003398:	200003c4 	.word	0x200003c4
 800339c:	40014000 	.word	0x40014000

080033a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80033a4:	4b14      	ldr	r3, [pc, #80]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033a6:	4a15      	ldr	r2, [pc, #84]	; (80033fc <MX_USART2_UART_Init+0x5c>)
 80033a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80033aa:	4b13      	ldr	r3, [pc, #76]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033ac:	22e1      	movs	r2, #225	; 0xe1
 80033ae:	0252      	lsls	r2, r2, #9
 80033b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033b2:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80033b8:	4b0f      	ldr	r3, [pc, #60]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80033be:	4b0e      	ldr	r3, [pc, #56]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033c4:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033c6:	220c      	movs	r2, #12
 80033c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033ca:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033d0:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033d6:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033d8:	2200      	movs	r2, #0
 80033da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033de:	2200      	movs	r2, #0
 80033e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033e2:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <MX_USART2_UART_Init+0x58>)
 80033e4:	0018      	movs	r0, r3
 80033e6:	f003 fd5f 	bl	8006ea8 <HAL_UART_Init>
 80033ea:	1e03      	subs	r3, r0, #0
 80033ec:	d001      	beq.n	80033f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80033ee:	f000 fb83 	bl	8003af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	2000052c 	.word	0x2000052c
 80033fc:	40004400 	.word	0x40004400

08003400 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003406:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <MX_DMA_Init+0x38>)
 8003408:	695a      	ldr	r2, [r3, #20]
 800340a:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <MX_DMA_Init+0x38>)
 800340c:	2101      	movs	r1, #1
 800340e:	430a      	orrs	r2, r1
 8003410:	615a      	str	r2, [r3, #20]
 8003412:	4b09      	ldr	r3, [pc, #36]	; (8003438 <MX_DMA_Init+0x38>)
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	2201      	movs	r2, #1
 8003418:	4013      	ands	r3, r2
 800341a:	607b      	str	r3, [r7, #4]
 800341c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800341e:	2200      	movs	r2, #0
 8003420:	2100      	movs	r1, #0
 8003422:	200b      	movs	r0, #11
 8003424:	f000 ffd2 	bl	80043cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8003428:	200b      	movs	r0, #11
 800342a:	f000 ffe4 	bl	80043f6 <HAL_NVIC_EnableIRQ>

}
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	46bd      	mov	sp, r7
 8003432:	b002      	add	sp, #8
 8003434:	bd80      	pop	{r7, pc}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	40021000 	.word	0x40021000

0800343c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800343c:	b590      	push	{r4, r7, lr}
 800343e:	b08b      	sub	sp, #44	; 0x2c
 8003440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003442:	2414      	movs	r4, #20
 8003444:	193b      	adds	r3, r7, r4
 8003446:	0018      	movs	r0, r3
 8003448:	2314      	movs	r3, #20
 800344a:	001a      	movs	r2, r3
 800344c:	2100      	movs	r1, #0
 800344e:	f005 f809 	bl	8008464 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003452:	4b2a      	ldr	r3, [pc, #168]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003454:	695a      	ldr	r2, [r3, #20]
 8003456:	4b29      	ldr	r3, [pc, #164]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003458:	2180      	movs	r1, #128	; 0x80
 800345a:	03c9      	lsls	r1, r1, #15
 800345c:	430a      	orrs	r2, r1
 800345e:	615a      	str	r2, [r3, #20]
 8003460:	4b26      	ldr	r3, [pc, #152]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003462:	695a      	ldr	r2, [r3, #20]
 8003464:	2380      	movs	r3, #128	; 0x80
 8003466:	03db      	lsls	r3, r3, #15
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
 800346c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800346e:	4b23      	ldr	r3, [pc, #140]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003470:	695a      	ldr	r2, [r3, #20]
 8003472:	4b22      	ldr	r3, [pc, #136]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003474:	2180      	movs	r1, #128	; 0x80
 8003476:	0309      	lsls	r1, r1, #12
 8003478:	430a      	orrs	r2, r1
 800347a:	615a      	str	r2, [r3, #20]
 800347c:	4b1f      	ldr	r3, [pc, #124]	; (80034fc <MX_GPIO_Init+0xc0>)
 800347e:	695a      	ldr	r2, [r3, #20]
 8003480:	2380      	movs	r3, #128	; 0x80
 8003482:	031b      	lsls	r3, r3, #12
 8003484:	4013      	ands	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800348a:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <MX_GPIO_Init+0xc0>)
 800348c:	695a      	ldr	r2, [r3, #20]
 800348e:	4b1b      	ldr	r3, [pc, #108]	; (80034fc <MX_GPIO_Init+0xc0>)
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	0289      	lsls	r1, r1, #10
 8003494:	430a      	orrs	r2, r1
 8003496:	615a      	str	r2, [r3, #20]
 8003498:	4b18      	ldr	r3, [pc, #96]	; (80034fc <MX_GPIO_Init+0xc0>)
 800349a:	695a      	ldr	r2, [r3, #20]
 800349c:	2380      	movs	r3, #128	; 0x80
 800349e:	029b      	lsls	r3, r3, #10
 80034a0:	4013      	ands	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
 80034a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a6:	4b15      	ldr	r3, [pc, #84]	; (80034fc <MX_GPIO_Init+0xc0>)
 80034a8:	695a      	ldr	r2, [r3, #20]
 80034aa:	4b14      	ldr	r3, [pc, #80]	; (80034fc <MX_GPIO_Init+0xc0>)
 80034ac:	2180      	movs	r1, #128	; 0x80
 80034ae:	02c9      	lsls	r1, r1, #11
 80034b0:	430a      	orrs	r2, r1
 80034b2:	615a      	str	r2, [r3, #20]
 80034b4:	4b11      	ldr	r3, [pc, #68]	; (80034fc <MX_GPIO_Init+0xc0>)
 80034b6:	695a      	ldr	r2, [r3, #20]
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	02db      	lsls	r3, r3, #11
 80034bc:	4013      	ands	r3, r2
 80034be:	607b      	str	r3, [r7, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_LEFT_Pin|DIR_RIGHT_Pin|DIR_FRONT_Pin|DIR_REAR_Pin
 80034c2:	490f      	ldr	r1, [pc, #60]	; (8003500 <MX_GPIO_Init+0xc4>)
 80034c4:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <MX_GPIO_Init+0xc8>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	0018      	movs	r0, r3
 80034ca:	f001 fb37 	bl	8004b3c <HAL_GPIO_WritePin>
                          |BREAK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DIR_LEFT_Pin DIR_RIGHT_Pin DIR_FRONT_Pin DIR_REAR_Pin
                           BREAK_Pin */
  GPIO_InitStruct.Pin = DIR_LEFT_Pin|DIR_RIGHT_Pin|DIR_FRONT_Pin|DIR_REAR_Pin
 80034ce:	0021      	movs	r1, r4
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	4a0b      	ldr	r2, [pc, #44]	; (8003500 <MX_GPIO_Init+0xc4>)
 80034d4:	601a      	str	r2, [r3, #0]
                          |BREAK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034d6:	187b      	adds	r3, r7, r1
 80034d8:	2201      	movs	r2, #1
 80034da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e2:	187b      	adds	r3, r7, r1
 80034e4:	2200      	movs	r2, #0
 80034e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	4a06      	ldr	r2, [pc, #24]	; (8003504 <MX_GPIO_Init+0xc8>)
 80034ec:	0019      	movs	r1, r3
 80034ee:	0010      	movs	r0, r2
 80034f0:	f001 f9b4 	bl	800485c <HAL_GPIO_Init>

}
 80034f4:	46c0      	nop			; (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b00b      	add	sp, #44	; 0x2c
 80034fa:	bd90      	pop	{r4, r7, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	0000040f 	.word	0x0000040f
 8003504:	48000800 	.word	0x48000800

08003508 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */
// --------------------------------------
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
	if (htim == &htim15)
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8003514:	429a      	cmp	r2, r3
 8003516:	d12e      	bne.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
	{
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7f1b      	ldrb	r3, [r3, #28]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d113      	bne.n	8003548 <HAL_TIM_PWM_PulseFinishedCallback+0x40>
		{
			if (linearPulse_1 > 0)
 8003520:	4b18      	ldr	r3, [pc, #96]	; (8003584 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
			{
				linearPulse_1--;
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	1e5a      	subs	r2, r3, #1
 800352e:	4b15      	ldr	r3, [pc, #84]	; (8003584 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 8003530:	601a      	str	r2, [r3, #0]
			{
				HAL_TIM_PWM_Stop_IT(&htim15, TIM_CHANNEL_2);
			}
		}
	}
}
 8003532:	e020      	b.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
			else if (linearPulse_1 == 0)
 8003534:	4b13      	ldr	r3, [pc, #76]	; (8003584 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d11c      	bne.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
				HAL_TIM_PWM_Stop_IT(&htim15, TIM_CHANNEL_1);
 800353c:	4b10      	ldr	r3, [pc, #64]	; (8003580 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800353e:	2100      	movs	r1, #0
 8003540:	0018      	movs	r0, r3
 8003542:	f002 f9df 	bl	8005904 <HAL_TIM_PWM_Stop_IT>
}
 8003546:	e016      	b.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
		else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	7f1b      	ldrb	r3, [r3, #28]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d112      	bne.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
			if (linearPulse_2 > 0)
 8003550:	4b0d      	ldr	r3, [pc, #52]	; (8003588 <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>
				linearPulse_2--;
 8003558:	4b0b      	ldr	r3, [pc, #44]	; (8003588 <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	1e5a      	subs	r2, r3, #1
 800355e:	4b0a      	ldr	r3, [pc, #40]	; (8003588 <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8003560:	601a      	str	r2, [r3, #0]
}
 8003562:	e008      	b.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
			else if (linearPulse_2 == 0)
 8003564:	4b08      	ldr	r3, [pc, #32]	; (8003588 <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d104      	bne.n	8003576 <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
				HAL_TIM_PWM_Stop_IT(&htim15, TIM_CHANNEL_2);
 800356c:	4b04      	ldr	r3, [pc, #16]	; (8003580 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800356e:	2104      	movs	r1, #4
 8003570:	0018      	movs	r0, r3
 8003572:	f002 f9c7 	bl	8005904 <HAL_TIM_PWM_Stop_IT>
}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	46bd      	mov	sp, r7
 800357a:	b002      	add	sp, #8
 800357c:	bd80      	pop	{r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	200003c4 	.word	0x200003c4
 8003584:	20000290 	.word	0x20000290
 8003588:	20000294 	.word	0x20000294

0800358c <HAL_TIM_IC_CaptureCallback>:
// ENCODERS READING
// --------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4aa9      	ldr	r2, [pc, #676]	; (8003840 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d000      	beq.n	80035a0 <HAL_TIM_IC_CaptureCallback+0x14>
 800359e:	e14a      	b.n	8003836 <HAL_TIM_IC_CaptureCallback+0x2aa>
    {
    	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	7f1b      	ldrb	r3, [r3, #28]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d14e      	bne.n	8003646 <HAL_TIM_IC_CaptureCallback+0xba>
		{
			T31Tick = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 80035a8:	4ba6      	ldr	r3, [pc, #664]	; (8003844 <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80035aa:	2100      	movs	r1, #0
 80035ac:	0018      	movs	r0, r3
 80035ae:	f002 ff19 	bl	80063e4 <HAL_TIM_ReadCapturedValue>
 80035b2:	0002      	movs	r2, r0
 80035b4:	4ba4      	ldr	r3, [pc, #656]	; (8003848 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 80035b6:	601a      	str	r2, [r3, #0]
			if (T31Tick > T31Rising)
 80035b8:	4ba3      	ldr	r3, [pc, #652]	; (8003848 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4ba3      	ldr	r3, [pc, #652]	; (800384c <HAL_TIM_IC_CaptureCallback+0x2c0>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d93b      	bls.n	800363c <HAL_TIM_IC_CaptureCallback+0xb0>
			{
				T31vectSum = 0;
 80035c4:	4ba2      	ldr	r3, [pc, #648]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 80035ca:	2300      	movs	r3, #0
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	e01a      	b.n	8003606 <HAL_TIM_IC_CaptureCallback+0x7a>
				{
					T31vect[i] = T31vect[i+1];
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	4b9f      	ldr	r3, [pc, #636]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	58d1      	ldr	r1, [r2, r3]
 80035da:	4b9e      	ldr	r3, [pc, #632]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	0092      	lsls	r2, r2, #2
 80035e0:	50d1      	str	r1, [r2, r3]
					T31vectSum += T31vect[i] / 5;
 80035e2:	4b9c      	ldr	r3, [pc, #624]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	0092      	lsls	r2, r2, #2
 80035e8:	58d3      	ldr	r3, [r2, r3]
 80035ea:	2105      	movs	r1, #5
 80035ec:	0018      	movs	r0, r3
 80035ee:	f7fc fdb1 	bl	8000154 <__udivsi3>
 80035f2:	0003      	movs	r3, r0
 80035f4:	001a      	movs	r2, r3
 80035f6:	4b96      	ldr	r3, [pc, #600]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	18d2      	adds	r2, r2, r3
 80035fc:	4b94      	ldr	r3, [pc, #592]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 80035fe:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	3301      	adds	r3, #1
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2b03      	cmp	r3, #3
 800360a:	dde1      	ble.n	80035d0 <HAL_TIM_IC_CaptureCallback+0x44>
				}
				T31vect[4] = T31Tick - T31Rising;
 800360c:	4b8e      	ldr	r3, [pc, #568]	; (8003848 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4b8e      	ldr	r3, [pc, #568]	; (800384c <HAL_TIM_IC_CaptureCallback+0x2c0>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	1ad2      	subs	r2, r2, r3
 8003616:	4b8f      	ldr	r3, [pc, #572]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 8003618:	611a      	str	r2, [r3, #16]
				T31vectSum += T31vect[4] / 5;
 800361a:	4b8e      	ldr	r3, [pc, #568]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	2105      	movs	r1, #5
 8003620:	0018      	movs	r0, r3
 8003622:	f7fc fd97 	bl	8000154 <__udivsi3>
 8003626:	0003      	movs	r3, r0
 8003628:	001a      	movs	r2, r3
 800362a:	4b89      	ldr	r3, [pc, #548]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	18d2      	adds	r2, r2, r3
 8003630:	4b87      	ldr	r3, [pc, #540]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 8003632:	601a      	str	r2, [r3, #0]
				T31pulseWidth = T31vectSum;
 8003634:	4b86      	ldr	r3, [pc, #536]	; (8003850 <HAL_TIM_IC_CaptureCallback+0x2c4>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	4b87      	ldr	r3, [pc, #540]	; (8003858 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 800363a:	601a      	str	r2, [r3, #0]
			}
			T31Rising = T31Tick;
 800363c:	4b82      	ldr	r3, [pc, #520]	; (8003848 <HAL_TIM_IC_CaptureCallback+0x2bc>)
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4b82      	ldr	r3, [pc, #520]	; (800384c <HAL_TIM_IC_CaptureCallback+0x2c0>)
 8003642:	601a      	str	r2, [r3, #0]
				T34pulseWidth = T34vectSum;
			}
			T34Rising = T34Tick;
		}
    }
}
 8003644:	e0f7      	b.n	8003836 <HAL_TIM_IC_CaptureCallback+0x2aa>
    	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	7f1b      	ldrb	r3, [r3, #28]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d14e      	bne.n	80036ec <HAL_TIM_IC_CaptureCallback+0x160>
    		T32Tick = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 800364e:	4b7d      	ldr	r3, [pc, #500]	; (8003844 <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8003650:	2104      	movs	r1, #4
 8003652:	0018      	movs	r0, r3
 8003654:	f002 fec6 	bl	80063e4 <HAL_TIM_ReadCapturedValue>
 8003658:	0002      	movs	r2, r0
 800365a:	4b80      	ldr	r3, [pc, #512]	; (800385c <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800365c:	601a      	str	r2, [r3, #0]
			if (T32Tick > T32Rising)
 800365e:	4b7f      	ldr	r3, [pc, #508]	; (800385c <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	4b7f      	ldr	r3, [pc, #508]	; (8003860 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	429a      	cmp	r2, r3
 8003668:	d93b      	bls.n	80036e2 <HAL_TIM_IC_CaptureCallback+0x156>
				T32vectSum = 0;
 800366a:	4b7e      	ldr	r3, [pc, #504]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 8003670:	2300      	movs	r3, #0
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	e01a      	b.n	80036ac <HAL_TIM_IC_CaptureCallback+0x120>
					T32vect[i] = T32vect[i+1];
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	4b7b      	ldr	r3, [pc, #492]	; (8003868 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 800367c:	0092      	lsls	r2, r2, #2
 800367e:	58d1      	ldr	r1, [r2, r3]
 8003680:	4b79      	ldr	r3, [pc, #484]	; (8003868 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	0092      	lsls	r2, r2, #2
 8003686:	50d1      	str	r1, [r2, r3]
					T32vectSum += T32vect[i] / 5;
 8003688:	4b77      	ldr	r3, [pc, #476]	; (8003868 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	0092      	lsls	r2, r2, #2
 800368e:	58d3      	ldr	r3, [r2, r3]
 8003690:	2105      	movs	r1, #5
 8003692:	0018      	movs	r0, r3
 8003694:	f7fc fd5e 	bl	8000154 <__udivsi3>
 8003698:	0003      	movs	r3, r0
 800369a:	001a      	movs	r2, r3
 800369c:	4b71      	ldr	r3, [pc, #452]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	18d2      	adds	r2, r2, r3
 80036a2:	4b70      	ldr	r3, [pc, #448]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80036a4:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	3301      	adds	r3, #1
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	dde1      	ble.n	8003676 <HAL_TIM_IC_CaptureCallback+0xea>
				T32vect[4] = T32Tick - T32Rising;
 80036b2:	4b6a      	ldr	r3, [pc, #424]	; (800385c <HAL_TIM_IC_CaptureCallback+0x2d0>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4b6a      	ldr	r3, [pc, #424]	; (8003860 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	1ad2      	subs	r2, r2, r3
 80036bc:	4b6a      	ldr	r3, [pc, #424]	; (8003868 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80036be:	611a      	str	r2, [r3, #16]
				T32vectSum += T32vect[4] / 5;
 80036c0:	4b69      	ldr	r3, [pc, #420]	; (8003868 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	2105      	movs	r1, #5
 80036c6:	0018      	movs	r0, r3
 80036c8:	f7fc fd44 	bl	8000154 <__udivsi3>
 80036cc:	0003      	movs	r3, r0
 80036ce:	001a      	movs	r2, r3
 80036d0:	4b64      	ldr	r3, [pc, #400]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	18d2      	adds	r2, r2, r3
 80036d6:	4b63      	ldr	r3, [pc, #396]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80036d8:	601a      	str	r2, [r3, #0]
				T32pulseWidth = T32vectSum;
 80036da:	4b62      	ldr	r3, [pc, #392]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4b63      	ldr	r3, [pc, #396]	; (800386c <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80036e0:	601a      	str	r2, [r3, #0]
			T32Rising = T32Tick;
 80036e2:	4b5e      	ldr	r3, [pc, #376]	; (800385c <HAL_TIM_IC_CaptureCallback+0x2d0>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	4b5e      	ldr	r3, [pc, #376]	; (8003860 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80036e8:	601a      	str	r2, [r3, #0]
}
 80036ea:	e0a4      	b.n	8003836 <HAL_TIM_IC_CaptureCallback+0x2aa>
    	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7f1b      	ldrb	r3, [r3, #28]
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d14e      	bne.n	8003792 <HAL_TIM_IC_CaptureCallback+0x206>
    		T33Tick = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_3);
 80036f4:	4b53      	ldr	r3, [pc, #332]	; (8003844 <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80036f6:	2108      	movs	r1, #8
 80036f8:	0018      	movs	r0, r3
 80036fa:	f002 fe73 	bl	80063e4 <HAL_TIM_ReadCapturedValue>
 80036fe:	0002      	movs	r2, r0
 8003700:	4b5b      	ldr	r3, [pc, #364]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8003702:	601a      	str	r2, [r3, #0]
			if (T33Tick > T33Rising)
 8003704:	4b5a      	ldr	r3, [pc, #360]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	4b5a      	ldr	r3, [pc, #360]	; (8003874 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d93b      	bls.n	8003788 <HAL_TIM_IC_CaptureCallback+0x1fc>
				T33vectSum = 0;
 8003710:	4b59      	ldr	r3, [pc, #356]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	e01a      	b.n	8003752 <HAL_TIM_IC_CaptureCallback+0x1c6>
					T33vect[i] = T33vect[i+1];
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	4b56      	ldr	r3, [pc, #344]	; (800387c <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8003722:	0092      	lsls	r2, r2, #2
 8003724:	58d1      	ldr	r1, [r2, r3]
 8003726:	4b55      	ldr	r3, [pc, #340]	; (800387c <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	0092      	lsls	r2, r2, #2
 800372c:	50d1      	str	r1, [r2, r3]
					T33vectSum += T33vect[i] / 5;
 800372e:	4b53      	ldr	r3, [pc, #332]	; (800387c <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	0092      	lsls	r2, r2, #2
 8003734:	58d3      	ldr	r3, [r2, r3]
 8003736:	2105      	movs	r1, #5
 8003738:	0018      	movs	r0, r3
 800373a:	f7fc fd0b 	bl	8000154 <__udivsi3>
 800373e:	0003      	movs	r3, r0
 8003740:	001a      	movs	r2, r3
 8003742:	4b4d      	ldr	r3, [pc, #308]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	18d2      	adds	r2, r2, r3
 8003748:	4b4b      	ldr	r3, [pc, #300]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800374a:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	3301      	adds	r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b03      	cmp	r3, #3
 8003756:	dde1      	ble.n	800371c <HAL_TIM_IC_CaptureCallback+0x190>
				T33vect[4] = T33Tick - T33Rising;
 8003758:	4b45      	ldr	r3, [pc, #276]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b45      	ldr	r3, [pc, #276]	; (8003874 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	1ad2      	subs	r2, r2, r3
 8003762:	4b46      	ldr	r3, [pc, #280]	; (800387c <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8003764:	611a      	str	r2, [r3, #16]
				T33vectSum += T33vect[4] / 5;
 8003766:	4b45      	ldr	r3, [pc, #276]	; (800387c <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2105      	movs	r1, #5
 800376c:	0018      	movs	r0, r3
 800376e:	f7fc fcf1 	bl	8000154 <__udivsi3>
 8003772:	0003      	movs	r3, r0
 8003774:	001a      	movs	r2, r3
 8003776:	4b40      	ldr	r3, [pc, #256]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	18d2      	adds	r2, r2, r3
 800377c:	4b3e      	ldr	r3, [pc, #248]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800377e:	601a      	str	r2, [r3, #0]
				T33pulseWidth = T33vectSum;
 8003780:	4b3d      	ldr	r3, [pc, #244]	; (8003878 <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	4b3e      	ldr	r3, [pc, #248]	; (8003880 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8003786:	601a      	str	r2, [r3, #0]
			T33Rising = T33Tick;
 8003788:	4b39      	ldr	r3, [pc, #228]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4b39      	ldr	r3, [pc, #228]	; (8003874 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800378e:	601a      	str	r2, [r3, #0]
}
 8003790:	e051      	b.n	8003836 <HAL_TIM_IC_CaptureCallback+0x2aa>
    	else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7f1b      	ldrb	r3, [r3, #28]
 8003796:	2b08      	cmp	r3, #8
 8003798:	d14d      	bne.n	8003836 <HAL_TIM_IC_CaptureCallback+0x2aa>
    		T34Tick = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_4);
 800379a:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800379c:	210c      	movs	r1, #12
 800379e:	0018      	movs	r0, r3
 80037a0:	f002 fe20 	bl	80063e4 <HAL_TIM_ReadCapturedValue>
 80037a4:	0002      	movs	r2, r0
 80037a6:	4b37      	ldr	r3, [pc, #220]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80037a8:	601a      	str	r2, [r3, #0]
			if (T34Tick > T34Rising)
 80037aa:	4b36      	ldr	r3, [pc, #216]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	4b36      	ldr	r3, [pc, #216]	; (8003888 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d93b      	bls.n	800382e <HAL_TIM_IC_CaptureCallback+0x2a2>
				T34vectSum = 0;
 80037b6:	4b35      	ldr	r3, [pc, #212]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 80037bc:	2300      	movs	r3, #0
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	e01a      	b.n	80037f8 <HAL_TIM_IC_CaptureCallback+0x26c>
					T34vect[i] = T34vect[i+1];
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	4b32      	ldr	r3, [pc, #200]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x304>)
 80037c8:	0092      	lsls	r2, r2, #2
 80037ca:	58d1      	ldr	r1, [r2, r3]
 80037cc:	4b30      	ldr	r3, [pc, #192]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x304>)
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	0092      	lsls	r2, r2, #2
 80037d2:	50d1      	str	r1, [r2, r3]
					T34vectSum += T34vect[i] / 5;
 80037d4:	4b2e      	ldr	r3, [pc, #184]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x304>)
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	0092      	lsls	r2, r2, #2
 80037da:	58d3      	ldr	r3, [r2, r3]
 80037dc:	2105      	movs	r1, #5
 80037de:	0018      	movs	r0, r3
 80037e0:	f7fc fcb8 	bl	8000154 <__udivsi3>
 80037e4:	0003      	movs	r3, r0
 80037e6:	001a      	movs	r2, r3
 80037e8:	4b28      	ldr	r3, [pc, #160]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	18d2      	adds	r2, r2, r3
 80037ee:	4b27      	ldr	r3, [pc, #156]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 80037f0:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < 4; i++)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	3301      	adds	r3, #1
 80037f6:	60bb      	str	r3, [r7, #8]
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2b03      	cmp	r3, #3
 80037fc:	dde1      	ble.n	80037c2 <HAL_TIM_IC_CaptureCallback+0x236>
				T34vect[4] = T34Tick - T34Rising;
 80037fe:	4b21      	ldr	r3, [pc, #132]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	4b21      	ldr	r3, [pc, #132]	; (8003888 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	1ad2      	subs	r2, r2, r3
 8003808:	4b21      	ldr	r3, [pc, #132]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x304>)
 800380a:	611a      	str	r2, [r3, #16]
				T34vectSum += T34vect[4] / 5;
 800380c:	4b20      	ldr	r3, [pc, #128]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x304>)
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	2105      	movs	r1, #5
 8003812:	0018      	movs	r0, r3
 8003814:	f7fc fc9e 	bl	8000154 <__udivsi3>
 8003818:	0003      	movs	r3, r0
 800381a:	001a      	movs	r2, r3
 800381c:	4b1b      	ldr	r3, [pc, #108]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	18d2      	adds	r2, r2, r3
 8003822:	4b1a      	ldr	r3, [pc, #104]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 8003824:	601a      	str	r2, [r3, #0]
				T34pulseWidth = T34vectSum;
 8003826:	4b19      	ldr	r3, [pc, #100]	; (800388c <HAL_TIM_IC_CaptureCallback+0x300>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	4b1a      	ldr	r3, [pc, #104]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x308>)
 800382c:	601a      	str	r2, [r3, #0]
			T34Rising = T34Tick;
 800382e:	4b15      	ldr	r3, [pc, #84]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	4b15      	ldr	r3, [pc, #84]	; (8003888 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 8003834:	601a      	str	r2, [r3, #0]
}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	46bd      	mov	sp, r7
 800383a:	b006      	add	sp, #24
 800383c:	bd80      	pop	{r7, pc}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	40000400 	.word	0x40000400
 8003844:	20000410 	.word	0x20000410
 8003848:	20000204 	.word	0x20000204
 800384c:	20000200 	.word	0x20000200
 8003850:	20000208 	.word	0x20000208
 8003854:	2000020c 	.word	0x2000020c
 8003858:	200001fc 	.word	0x200001fc
 800385c:	20000228 	.word	0x20000228
 8003860:	20000224 	.word	0x20000224
 8003864:	2000022c 	.word	0x2000022c
 8003868:	20000230 	.word	0x20000230
 800386c:	20000220 	.word	0x20000220
 8003870:	2000024c 	.word	0x2000024c
 8003874:	20000248 	.word	0x20000248
 8003878:	20000250 	.word	0x20000250
 800387c:	20000254 	.word	0x20000254
 8003880:	20000244 	.word	0x20000244
 8003884:	20000270 	.word	0x20000270
 8003888:	2000026c 	.word	0x2000026c
 800388c:	20000274 	.word	0x20000274
 8003890:	20000278 	.word	0x20000278
 8003894:	20000268 	.word	0x20000268

08003898 <drv_messageCheck>:
// MOTORS CONTROL
// --------------------------------------


void drv_messageCheck(const char message[])
{
 8003898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800389a:	b09b      	sub	sp, #108	; 0x6c
 800389c:	af06      	add	r7, sp, #24
 800389e:	6078      	str	r0, [r7, #4]
	static char cmd_buf[100];
	strcpy(cmd_buf, message);
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <drv_messageCheck+0x14c>)
 80038a4:	0011      	movs	r1, r2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f005 fd00 	bl	80092ac <strcpy>
	uint8_t MSG[5] = {'\0'};
 80038ac:	2548      	movs	r5, #72	; 0x48
 80038ae:	197b      	adds	r3, r7, r5
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	2200      	movs	r2, #0
 80038b6:	711a      	strb	r2, [r3, #4]
	int arw1=0, arw2=0, arw3=0, arw4=0, motor_brk=0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	647b      	str	r3, [r7, #68]	; 0x44
 80038bc:	2300      	movs	r3, #0
 80038be:	643b      	str	r3, [r7, #64]	; 0x40
 80038c0:	2300      	movs	r3, #0
 80038c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038c4:	2300      	movs	r3, #0
 80038c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80038c8:	2300      	movs	r3, #0
 80038ca:	637b      	str	r3, [r7, #52]	; 0x34
	int turn=0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	633b      	str	r3, [r7, #48]	; 0x30
	sscanf(cmd_buf, "%s %d %d %d %d %d %d", &MSG, &arw1, &arw2, &arw3, &arw4, &turn, &motor_brk);
 80038d0:	2344      	movs	r3, #68	; 0x44
 80038d2:	18fc      	adds	r4, r7, r3
 80038d4:	197a      	adds	r2, r7, r5
 80038d6:	4944      	ldr	r1, [pc, #272]	; (80039e8 <drv_messageCheck+0x150>)
 80038d8:	4842      	ldr	r0, [pc, #264]	; (80039e4 <drv_messageCheck+0x14c>)
 80038da:	2334      	movs	r3, #52	; 0x34
 80038dc:	18fb      	adds	r3, r7, r3
 80038de:	9304      	str	r3, [sp, #16]
 80038e0:	2330      	movs	r3, #48	; 0x30
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	9303      	str	r3, [sp, #12]
 80038e6:	2338      	movs	r3, #56	; 0x38
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	9302      	str	r3, [sp, #8]
 80038ec:	233c      	movs	r3, #60	; 0x3c
 80038ee:	18fb      	adds	r3, r7, r3
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	2340      	movs	r3, #64	; 0x40
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	0023      	movs	r3, r4
 80038fa:	f005 fc61 	bl	80091c0 <siscanf>
	if (!strcmp(MSG, "[drv]")) // returns 0 if strings are equal
 80038fe:	4a3b      	ldr	r2, [pc, #236]	; (80039ec <drv_messageCheck+0x154>)
 8003900:	197b      	adds	r3, r7, r5
 8003902:	0011      	movs	r1, r2
 8003904:	0018      	movs	r0, r3
 8003906:	f7fc fbff 	bl	8000108 <strcmp>
 800390a:	1e03      	subs	r3, r0, #0
 800390c:	d165      	bne.n	80039da <drv_messageCheck+0x142>
	{
		uint8_t reply[40] = {'\0'};
 800390e:	2408      	movs	r4, #8
 8003910:	193b      	adds	r3, r7, r4
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	3304      	adds	r3, #4
 8003918:	2224      	movs	r2, #36	; 0x24
 800391a:	2100      	movs	r1, #0
 800391c:	0018      	movs	r0, r3
 800391e:	f004 fda1 	bl	8008464 <memset>
		sprintf(reply, "received: %d %d %d %d %d %d \n", arw1, arw2, arw3, arw4, turn, motor_brk);
 8003922:	6c7e      	ldr	r6, [r7, #68]	; 0x44
 8003924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003926:	469c      	mov	ip, r3
 8003928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800392a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800392c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800392e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003930:	4d2f      	ldr	r5, [pc, #188]	; (80039f0 <drv_messageCheck+0x158>)
 8003932:	193c      	adds	r4, r7, r4
 8003934:	9003      	str	r0, [sp, #12]
 8003936:	9102      	str	r1, [sp, #8]
 8003938:	9201      	str	r2, [sp, #4]
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	4663      	mov	r3, ip
 800393e:	0032      	movs	r2, r6
 8003940:	0029      	movs	r1, r5
 8003942:	0020      	movs	r0, r4
 8003944:	f005 fc1c 	bl	8009180 <siprintf>
		UART_Send(reply);
 8003948:	2408      	movs	r4, #8
 800394a:	193b      	adds	r3, r7, r4
 800394c:	0018      	movs	r0, r3
 800394e:	f7fe fea7 	bl	80026a0 <UART_Send>
		motorPWM_pulse(&htim1, pMW[0], arw1 );
 8003952:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <drv_messageCheck+0x15c>)
 8003954:	6819      	ldr	r1, [r3, #0]
 8003956:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003958:	b2da      	uxtb	r2, r3
 800395a:	4b27      	ldr	r3, [pc, #156]	; (80039f8 <drv_messageCheck+0x160>)
 800395c:	0018      	movs	r0, r3
 800395e:	f7fe fd6f 	bl	8002440 <motorPWM_pulse>
		motorPWM_pulse(&htim1, pMW[1], arw2 );
 8003962:	4b24      	ldr	r3, [pc, #144]	; (80039f4 <drv_messageCheck+0x15c>)
 8003964:	6859      	ldr	r1, [r3, #4]
 8003966:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003968:	b2da      	uxtb	r2, r3
 800396a:	4b23      	ldr	r3, [pc, #140]	; (80039f8 <drv_messageCheck+0x160>)
 800396c:	0018      	movs	r0, r3
 800396e:	f7fe fd67 	bl	8002440 <motorPWM_pulse>
		motorPWM_pulse(&htim1, pMW[2], arw3 );
 8003972:	4b20      	ldr	r3, [pc, #128]	; (80039f4 <drv_messageCheck+0x15c>)
 8003974:	6899      	ldr	r1, [r3, #8]
 8003976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003978:	b2da      	uxtb	r2, r3
 800397a:	4b1f      	ldr	r3, [pc, #124]	; (80039f8 <drv_messageCheck+0x160>)
 800397c:	0018      	movs	r0, r3
 800397e:	f7fe fd5f 	bl	8002440 <motorPWM_pulse>
		motorPWM_pulse(&htim1, pMW[3], arw4 );
 8003982:	4b1c      	ldr	r3, [pc, #112]	; (80039f4 <drv_messageCheck+0x15c>)
 8003984:	68d9      	ldr	r1, [r3, #12]
 8003986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003988:	b2da      	uxtb	r2, r3
 800398a:	4b1b      	ldr	r3, [pc, #108]	; (80039f8 <drv_messageCheck+0x160>)
 800398c:	0018      	movs	r0, r3
 800398e:	f7fe fd57 	bl	8002440 <motorPWM_pulse>
		motor_break(pMW[0], motor_brk);
 8003992:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <drv_messageCheck+0x15c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	0011      	movs	r1, r2
 800399c:	0018      	movs	r0, r3
 800399e:	f7fe fd89 	bl	80024b4 <motor_break>
		//motor_break(pMW[1], motor_brk);
		//motor_break(pMW[2], motor_brk);
		//motor_break(pMW[3], motor_brk);
		linear_motor_set_target(pLM[0], turn);
 80039a2:	4b16      	ldr	r3, [pc, #88]	; (80039fc <drv_messageCheck+0x164>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039a8:	0011      	movs	r1, r2
 80039aa:	0018      	movs	r0, r3
 80039ac:	f7fe fdcc 	bl	8002548 <linear_motor_set_target>
		linear_motor_set_target(pLM[1], turn);
 80039b0:	4b12      	ldr	r3, [pc, #72]	; (80039fc <drv_messageCheck+0x164>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039b6:	0011      	movs	r1, r2
 80039b8:	0018      	movs	r0, r3
 80039ba:	f7fe fdc5 	bl	8002548 <linear_motor_set_target>
		linear_motor_pulse(pLM[0], &htim15, &linearPulse_1);
 80039be:	4b0f      	ldr	r3, [pc, #60]	; (80039fc <drv_messageCheck+0x164>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a0f      	ldr	r2, [pc, #60]	; (8003a00 <drv_messageCheck+0x168>)
 80039c4:	490f      	ldr	r1, [pc, #60]	; (8003a04 <drv_messageCheck+0x16c>)
 80039c6:	0018      	movs	r0, r3
 80039c8:	f7fe fddc 	bl	8002584 <linear_motor_pulse>
		linear_motor_pulse(pLM[1], &htim15, &linearPulse_2);
 80039cc:	4b0b      	ldr	r3, [pc, #44]	; (80039fc <drv_messageCheck+0x164>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	4a0d      	ldr	r2, [pc, #52]	; (8003a08 <drv_messageCheck+0x170>)
 80039d2:	490c      	ldr	r1, [pc, #48]	; (8003a04 <drv_messageCheck+0x16c>)
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7fe fdd5 	bl	8002584 <linear_motor_pulse>
	}
}
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	46bd      	mov	sp, r7
 80039de:	b015      	add	sp, #84	; 0x54
 80039e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039e2:	46c0      	nop			; (mov r8, r8)
 80039e4:	20000304 	.word	0x20000304
 80039e8:	0800d768 	.word	0x0800d768
 80039ec:	0800d780 	.word	0x0800d780
 80039f0:	0800d788 	.word	0x0800d788
 80039f4:	2000049c 	.word	0x2000049c
 80039f8:	200004e4 	.word	0x200004e4
 80039fc:	20000378 	.word	0x20000378
 8003a00:	20000290 	.word	0x20000290
 8003a04:	200003c4 	.word	0x200003c4
 8003a08:	20000294 	.word	0x20000294

08003a0c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart1)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
	UART_TX_Busy = 0;
 8003a14:	4b03      	ldr	r3, [pc, #12]	; (8003a24 <HAL_UART_TxCpltCallback+0x18>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b002      	add	sp, #8
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	20000300 	.word	0x20000300

08003a28 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2 && UART_newMessage != 1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <HAL_UART_RxCpltCallback+0xb8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d14d      	bne.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
 8003a3a:	4b2a      	ldr	r3, [pc, #168]	; (8003ae4 <HAL_UART_RxCpltCallback+0xbc>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d049      	beq.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
	{ // Current UART
		static short int UART2_rxindex = 0;
		static uint8_t UART2_ErrorFlag = UART_PACKET_OK;

		if (UART2_rxBuffer == '\n') // If Enter
 8003a42:	4b29      	ldr	r3, [pc, #164]	; (8003ae8 <HAL_UART_RxCpltCallback+0xc0>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	2b0a      	cmp	r3, #10
 8003a48:	d11a      	bne.n	8003a80 <HAL_UART_RxCpltCallback+0x58>
		{
			if (UART2_ErrorFlag == UART_PACKET_OK && UART2_rxindex)
 8003a4a:	4b28      	ldr	r3, [pc, #160]	; (8003aec <HAL_UART_RxCpltCallback+0xc4>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d112      	bne.n	8003a78 <HAL_UART_RxCpltCallback+0x50>
 8003a52:	4b27      	ldr	r3, [pc, #156]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	5e9b      	ldrsh	r3, [r3, r2]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00d      	beq.n	8003a78 <HAL_UART_RxCpltCallback+0x50>
			{
				rxString[UART2_rxindex] = 0;
 8003a5c:	4b24      	ldr	r3, [pc, #144]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	5e9b      	ldrsh	r3, [r3, r2]
 8003a62:	001a      	movs	r2, r3
 8003a64:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <HAL_UART_RxCpltCallback+0xcc>)
 8003a66:	2100      	movs	r1, #0
 8003a68:	5499      	strb	r1, [r3, r2]
				UART2_rxindex = 0;
 8003a6a:	4b21      	ldr	r3, [pc, #132]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
				UART_newMessage = 1;
 8003a70:	4b1c      	ldr	r3, [pc, #112]	; (8003ae4 <HAL_UART_RxCpltCallback+0xbc>)
 8003a72:	2201      	movs	r2, #1
 8003a74:	701a      	strb	r2, [r3, #0]



	}

}
 8003a76:	e02e      	b.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
				UART2_ErrorFlag = UART_PACKET_OK; // reset error state
 8003a78:	4b1c      	ldr	r3, [pc, #112]	; (8003aec <HAL_UART_RxCpltCallback+0xc4>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	701a      	strb	r2, [r3, #0]
}
 8003a7e:	e02a      	b.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
			if (UART2_rxBuffer != '\r' && UART2_ErrorFlag == UART_PACKET_OK) // Ignore return
 8003a80:	4b19      	ldr	r3, [pc, #100]	; (8003ae8 <HAL_UART_RxCpltCallback+0xc0>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	2b0d      	cmp	r3, #13
 8003a86:	d026      	beq.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
 8003a88:	4b18      	ldr	r3, [pc, #96]	; (8003aec <HAL_UART_RxCpltCallback+0xc4>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d122      	bne.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
				rxString[UART2_rxindex] = UART2_rxBuffer; // Add that character to the string
 8003a90:	4b17      	ldr	r3, [pc, #92]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	5e9b      	ldrsh	r3, [r3, r2]
 8003a96:	001a      	movs	r2, r3
 8003a98:	4b13      	ldr	r3, [pc, #76]	; (8003ae8 <HAL_UART_RxCpltCallback+0xc0>)
 8003a9a:	7819      	ldrb	r1, [r3, #0]
 8003a9c:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <HAL_UART_RxCpltCallback+0xcc>)
 8003a9e:	5499      	strb	r1, [r3, r2]
				UART2_rxindex++;
 8003aa0:	4b13      	ldr	r3, [pc, #76]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	5e9b      	ldrsh	r3, [r3, r2]
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	b21a      	sxth	r2, r3
 8003aae:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003ab0:	801a      	strh	r2, [r3, #0]
				if (UART2_rxindex >= 100) // User typing too much, we can't have commands that big
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	5e9b      	ldrsh	r3, [r3, r2]
 8003ab8:	2b63      	cmp	r3, #99	; 0x63
 8003aba:	dd0c      	ble.n	8003ad6 <HAL_UART_RxCpltCallback+0xae>
					UART2_ErrorFlag = UART_PACKET_TOO_LONG;
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_UART_RxCpltCallback+0xc4>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	701a      	strb	r2, [r3, #0]
					UART2_rxindex = 0;
 8003ac2:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	801a      	strh	r2, [r3, #0]
					rxString[UART2_rxindex] = '\000';
 8003ac8:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_UART_RxCpltCallback+0xc8>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	5e9b      	ldrsh	r3, [r3, r2]
 8003ace:	001a      	movs	r2, r3
 8003ad0:	4b08      	ldr	r3, [pc, #32]	; (8003af4 <HAL_UART_RxCpltCallback+0xcc>)
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	5499      	strb	r1, [r3, r2]
}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b002      	add	sp, #8
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	40004400 	.word	0x40004400
 8003ae4:	20000299 	.word	0x20000299
 8003ae8:	2000028c 	.word	0x2000028c
 8003aec:	20000368 	.word	0x20000368
 8003af0:	2000036a 	.word	0x2000036a
 8003af4:	2000029c 	.word	0x2000029c

08003af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003afc:	b672      	cpsid	i
}
 8003afe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b00:	e7fe      	b.n	8003b00 <Error_Handler+0x8>
	...

08003b04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b0a:	4b0f      	ldr	r3, [pc, #60]	; (8003b48 <HAL_MspInit+0x44>)
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	4b0e      	ldr	r3, [pc, #56]	; (8003b48 <HAL_MspInit+0x44>)
 8003b10:	2101      	movs	r1, #1
 8003b12:	430a      	orrs	r2, r1
 8003b14:	619a      	str	r2, [r3, #24]
 8003b16:	4b0c      	ldr	r3, [pc, #48]	; (8003b48 <HAL_MspInit+0x44>)
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	607b      	str	r3, [r7, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <HAL_MspInit+0x44>)
 8003b24:	69da      	ldr	r2, [r3, #28]
 8003b26:	4b08      	ldr	r3, [pc, #32]	; (8003b48 <HAL_MspInit+0x44>)
 8003b28:	2180      	movs	r1, #128	; 0x80
 8003b2a:	0549      	lsls	r1, r1, #21
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	61da      	str	r2, [r3, #28]
 8003b30:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <HAL_MspInit+0x44>)
 8003b32:	69da      	ldr	r2, [r3, #28]
 8003b34:	2380      	movs	r3, #128	; 0x80
 8003b36:	055b      	lsls	r3, r3, #21
 8003b38:	4013      	ands	r3, r2
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	40021000 	.word	0x40021000

08003b4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a18      	ldr	r2, [pc, #96]	; (8003bbc <HAL_TIM_Base_MspInit+0x70>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d10e      	bne.n	8003b7c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b5e:	4b18      	ldr	r3, [pc, #96]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b60:	699a      	ldr	r2, [r3, #24]
 8003b62:	4b17      	ldr	r3, [pc, #92]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b64:	2180      	movs	r1, #128	; 0x80
 8003b66:	0109      	lsls	r1, r1, #4
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	619a      	str	r2, [r3, #24]
 8003b6c:	4b14      	ldr	r3, [pc, #80]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b6e:	699a      	ldr	r2, [r3, #24]
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	4013      	ands	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003b7a:	e01a      	b.n	8003bb2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM15)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a10      	ldr	r2, [pc, #64]	; (8003bc4 <HAL_TIM_Base_MspInit+0x78>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d115      	bne.n	8003bb2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003b86:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b88:	699a      	ldr	r2, [r3, #24]
 8003b8a:	4b0d      	ldr	r3, [pc, #52]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b8c:	2180      	movs	r1, #128	; 0x80
 8003b8e:	0249      	lsls	r1, r1, #9
 8003b90:	430a      	orrs	r2, r1
 8003b92:	619a      	str	r2, [r3, #24]
 8003b94:	4b0a      	ldr	r3, [pc, #40]	; (8003bc0 <HAL_TIM_Base_MspInit+0x74>)
 8003b96:	699a      	ldr	r2, [r3, #24]
 8003b98:	2380      	movs	r3, #128	; 0x80
 8003b9a:	025b      	lsls	r3, r3, #9
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60bb      	str	r3, [r7, #8]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	2014      	movs	r0, #20
 8003ba8:	f000 fc10 	bl	80043cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8003bac:	2014      	movs	r0, #20
 8003bae:	f000 fc22 	bl	80043f6 <HAL_NVIC_EnableIRQ>
}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	b004      	add	sp, #16
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	46c0      	nop			; (mov r8, r8)
 8003bbc:	40012c00 	.word	0x40012c00
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40014000 	.word	0x40014000

08003bc8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003bc8:	b590      	push	{r4, r7, lr}
 8003bca:	b08b      	sub	sp, #44	; 0x2c
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd0:	2414      	movs	r4, #20
 8003bd2:	193b      	adds	r3, r7, r4
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	2314      	movs	r3, #20
 8003bd8:	001a      	movs	r2, r3
 8003bda:	2100      	movs	r1, #0
 8003bdc:	f004 fc42 	bl	8008464 <memset>
  if(htim_ic->Instance==TIM3)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a31      	ldr	r2, [pc, #196]	; (8003cac <HAL_TIM_IC_MspInit+0xe4>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d15b      	bne.n	8003ca2 <HAL_TIM_IC_MspInit+0xda>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bea:	4b31      	ldr	r3, [pc, #196]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003bec:	69da      	ldr	r2, [r3, #28]
 8003bee:	4b30      	ldr	r3, [pc, #192]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	61da      	str	r2, [r3, #28]
 8003bf6:	4b2e      	ldr	r3, [pc, #184]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c02:	4b2b      	ldr	r3, [pc, #172]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c04:	695a      	ldr	r2, [r3, #20]
 8003c06:	4b2a      	ldr	r3, [pc, #168]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c08:	2180      	movs	r1, #128	; 0x80
 8003c0a:	02c9      	lsls	r1, r1, #11
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	615a      	str	r2, [r3, #20]
 8003c10:	4b27      	ldr	r3, [pc, #156]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c12:	695a      	ldr	r2, [r3, #20]
 8003c14:	2380      	movs	r3, #128	; 0x80
 8003c16:	02db      	lsls	r3, r3, #11
 8003c18:	4013      	ands	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c1e:	4b24      	ldr	r3, [pc, #144]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c20:	695a      	ldr	r2, [r3, #20]
 8003c22:	4b23      	ldr	r3, [pc, #140]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c24:	2180      	movs	r1, #128	; 0x80
 8003c26:	0309      	lsls	r1, r1, #12
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	615a      	str	r2, [r3, #20]
 8003c2c:	4b20      	ldr	r3, [pc, #128]	; (8003cb0 <HAL_TIM_IC_MspInit+0xe8>)
 8003c2e:	695a      	ldr	r2, [r3, #20]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	031b      	lsls	r3, r3, #12
 8003c34:	4013      	ands	r3, r2
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> TIM3_CH3
    PC6     ------> TIM3_CH1
    PC9     ------> TIM3_CH4
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8003c3a:	193b      	adds	r3, r7, r4
 8003c3c:	2221      	movs	r2, #33	; 0x21
 8003c3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c40:	193b      	adds	r3, r7, r4
 8003c42:	2202      	movs	r2, #2
 8003c44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c46:	193b      	adds	r3, r7, r4
 8003c48:	2201      	movs	r2, #1
 8003c4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4c:	193b      	adds	r3, r7, r4
 8003c4e:	2200      	movs	r2, #0
 8003c50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003c52:	193b      	adds	r3, r7, r4
 8003c54:	2201      	movs	r2, #1
 8003c56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c58:	193b      	adds	r3, r7, r4
 8003c5a:	4a16      	ldr	r2, [pc, #88]	; (8003cb4 <HAL_TIM_IC_MspInit+0xec>)
 8003c5c:	0019      	movs	r1, r3
 8003c5e:	0010      	movs	r0, r2
 8003c60:	f000 fdfc 	bl	800485c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003c64:	0021      	movs	r1, r4
 8003c66:	187b      	adds	r3, r7, r1
 8003c68:	2290      	movs	r2, #144	; 0x90
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c6e:	187b      	adds	r3, r7, r1
 8003c70:	2202      	movs	r2, #2
 8003c72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c74:	187b      	adds	r3, r7, r1
 8003c76:	2201      	movs	r2, #1
 8003c78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7a:	187b      	adds	r3, r7, r1
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	2200      	movs	r2, #0
 8003c84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	4a0b      	ldr	r2, [pc, #44]	; (8003cb8 <HAL_TIM_IC_MspInit+0xf0>)
 8003c8a:	0019      	movs	r1, r3
 8003c8c:	0010      	movs	r0, r2
 8003c8e:	f000 fde5 	bl	800485c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003c92:	2200      	movs	r2, #0
 8003c94:	2101      	movs	r1, #1
 8003c96:	2010      	movs	r0, #16
 8003c98:	f000 fb98 	bl	80043cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c9c:	2010      	movs	r0, #16
 8003c9e:	f000 fbaa 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	b00b      	add	sp, #44	; 0x2c
 8003ca8:	bd90      	pop	{r4, r7, pc}
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	40000400 	.word	0x40000400
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	48000400 	.word	0x48000400
 8003cb8:	48000800 	.word	0x48000800

08003cbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b08b      	sub	sp, #44	; 0x2c
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	2414      	movs	r4, #20
 8003cc6:	193b      	adds	r3, r7, r4
 8003cc8:	0018      	movs	r0, r3
 8003cca:	2314      	movs	r3, #20
 8003ccc:	001a      	movs	r2, r3
 8003cce:	2100      	movs	r1, #0
 8003cd0:	f004 fbc8 	bl	8008464 <memset>
  if(htim->Instance==TIM1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a2b      	ldr	r2, [pc, #172]	; (8003d88 <HAL_TIM_MspPostInit+0xcc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d126      	bne.n	8003d2c <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cde:	4b2b      	ldr	r3, [pc, #172]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003ce0:	695a      	ldr	r2, [r3, #20]
 8003ce2:	4b2a      	ldr	r3, [pc, #168]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003ce4:	2180      	movs	r1, #128	; 0x80
 8003ce6:	0289      	lsls	r1, r1, #10
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	615a      	str	r2, [r3, #20]
 8003cec:	4b27      	ldr	r3, [pc, #156]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003cee:	695a      	ldr	r2, [r3, #20]
 8003cf0:	2380      	movs	r3, #128	; 0x80
 8003cf2:	029b      	lsls	r3, r3, #10
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
 8003cf8:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	22f0      	movs	r2, #240	; 0xf0
 8003cfe:	0112      	lsls	r2, r2, #4
 8003d00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d02:	0021      	movs	r1, r4
 8003d04:	187b      	adds	r3, r7, r1
 8003d06:	2202      	movs	r2, #2
 8003d08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0a:	187b      	adds	r3, r7, r1
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d10:	187b      	adds	r3, r7, r1
 8003d12:	2200      	movs	r2, #0
 8003d14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003d16:	187b      	adds	r3, r7, r1
 8003d18:	2202      	movs	r2, #2
 8003d1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d1c:	187a      	adds	r2, r7, r1
 8003d1e:	2390      	movs	r3, #144	; 0x90
 8003d20:	05db      	lsls	r3, r3, #23
 8003d22:	0011      	movs	r1, r2
 8003d24:	0018      	movs	r0, r3
 8003d26:	f000 fd99 	bl	800485c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8003d2a:	e029      	b.n	8003d80 <HAL_TIM_MspPostInit+0xc4>
  else if(htim->Instance==TIM15)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a17      	ldr	r2, [pc, #92]	; (8003d90 <HAL_TIM_MspPostInit+0xd4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d124      	bne.n	8003d80 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d36:	4b15      	ldr	r3, [pc, #84]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003d38:	695a      	ldr	r2, [r3, #20]
 8003d3a:	4b14      	ldr	r3, [pc, #80]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003d3c:	2180      	movs	r1, #128	; 0x80
 8003d3e:	02c9      	lsls	r1, r1, #11
 8003d40:	430a      	orrs	r2, r1
 8003d42:	615a      	str	r2, [r3, #20]
 8003d44:	4b11      	ldr	r3, [pc, #68]	; (8003d8c <HAL_TIM_MspPostInit+0xd0>)
 8003d46:	695a      	ldr	r2, [r3, #20]
 8003d48:	2380      	movs	r3, #128	; 0x80
 8003d4a:	02db      	lsls	r3, r3, #11
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003d52:	2114      	movs	r1, #20
 8003d54:	187b      	adds	r3, r7, r1
 8003d56:	22c0      	movs	r2, #192	; 0xc0
 8003d58:	0212      	lsls	r2, r2, #8
 8003d5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2202      	movs	r2, #2
 8003d60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d62:	187b      	adds	r3, r7, r1
 8003d64:	2200      	movs	r2, #0
 8003d66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d68:	187b      	adds	r3, r7, r1
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8003d6e:	187b      	adds	r3, r7, r1
 8003d70:	2201      	movs	r2, #1
 8003d72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d74:	187b      	adds	r3, r7, r1
 8003d76:	4a07      	ldr	r2, [pc, #28]	; (8003d94 <HAL_TIM_MspPostInit+0xd8>)
 8003d78:	0019      	movs	r1, r3
 8003d7a:	0010      	movs	r0, r2
 8003d7c:	f000 fd6e 	bl	800485c <HAL_GPIO_Init>
}
 8003d80:	46c0      	nop			; (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b00b      	add	sp, #44	; 0x2c
 8003d86:	bd90      	pop	{r4, r7, pc}
 8003d88:	40012c00 	.word	0x40012c00
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	40014000 	.word	0x40014000
 8003d94:	48000400 	.word	0x48000400

08003d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d98:	b590      	push	{r4, r7, lr}
 8003d9a:	b08b      	sub	sp, #44	; 0x2c
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003da0:	2414      	movs	r4, #20
 8003da2:	193b      	adds	r3, r7, r4
 8003da4:	0018      	movs	r0, r3
 8003da6:	2314      	movs	r3, #20
 8003da8:	001a      	movs	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	f004 fb5a 	bl	8008464 <memset>
  if(huart->Instance==USART2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a47      	ldr	r2, [pc, #284]	; (8003ed4 <HAL_UART_MspInit+0x13c>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d000      	beq.n	8003dbc <HAL_UART_MspInit+0x24>
 8003dba:	e086      	b.n	8003eca <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003dbc:	4b46      	ldr	r3, [pc, #280]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	4b45      	ldr	r3, [pc, #276]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003dc2:	2180      	movs	r1, #128	; 0x80
 8003dc4:	0289      	lsls	r1, r1, #10
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	61da      	str	r2, [r3, #28]
 8003dca:	4b43      	ldr	r3, [pc, #268]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003dcc:	69da      	ldr	r2, [r3, #28]
 8003dce:	2380      	movs	r3, #128	; 0x80
 8003dd0:	029b      	lsls	r3, r3, #10
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd8:	4b3f      	ldr	r3, [pc, #252]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003dda:	695a      	ldr	r2, [r3, #20]
 8003ddc:	4b3e      	ldr	r3, [pc, #248]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003dde:	2180      	movs	r1, #128	; 0x80
 8003de0:	0289      	lsls	r1, r1, #10
 8003de2:	430a      	orrs	r2, r1
 8003de4:	615a      	str	r2, [r3, #20]
 8003de6:	4b3c      	ldr	r3, [pc, #240]	; (8003ed8 <HAL_UART_MspInit+0x140>)
 8003de8:	695a      	ldr	r2, [r3, #20]
 8003dea:	2380      	movs	r3, #128	; 0x80
 8003dec:	029b      	lsls	r3, r3, #10
 8003dee:	4013      	ands	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003df4:	0021      	movs	r1, r4
 8003df6:	187b      	adds	r3, r7, r1
 8003df8:	220c      	movs	r2, #12
 8003dfa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2202      	movs	r2, #2
 8003e00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2200      	movs	r2, #0
 8003e06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003e0e:	187b      	adds	r3, r7, r1
 8003e10:	2201      	movs	r2, #1
 8003e12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e14:	187a      	adds	r2, r7, r1
 8003e16:	2390      	movs	r3, #144	; 0x90
 8003e18:	05db      	lsls	r3, r3, #23
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f000 fd1d 	bl	800485c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8003e22:	4b2e      	ldr	r3, [pc, #184]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e24:	4a2e      	ldr	r2, [pc, #184]	; (8003ee0 <HAL_UART_MspInit+0x148>)
 8003e26:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e28:	4b2c      	ldr	r3, [pc, #176]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e2e:	4b2b      	ldr	r3, [pc, #172]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e34:	4b29      	ldr	r3, [pc, #164]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e3a:	4b28      	ldr	r3, [pc, #160]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e40:	4b26      	ldr	r3, [pc, #152]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003e46:	4b25      	ldr	r3, [pc, #148]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e48:	2220      	movs	r2, #32
 8003e4a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e4c:	4b23      	ldr	r3, [pc, #140]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003e52:	4b22      	ldr	r3, [pc, #136]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e54:	0018      	movs	r0, r3
 8003e56:	f000 faeb 	bl	8004430 <HAL_DMA_Init>
 8003e5a:	1e03      	subs	r3, r0, #0
 8003e5c:	d001      	beq.n	8003e62 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003e5e:	f7ff fe4b 	bl	8003af8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a1d      	ldr	r2, [pc, #116]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e66:	671a      	str	r2, [r3, #112]	; 0x70
 8003e68:	4b1c      	ldr	r3, [pc, #112]	; (8003edc <HAL_UART_MspInit+0x144>)
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8003e6e:	4b1d      	ldr	r3, [pc, #116]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e70:	4a1d      	ldr	r2, [pc, #116]	; (8003ee8 <HAL_UART_MspInit+0x150>)
 8003e72:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e76:	2210      	movs	r2, #16
 8003e78:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e80:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e82:	2280      	movs	r2, #128	; 0x80
 8003e84:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e86:	4b17      	ldr	r3, [pc, #92]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e8c:	4b15      	ldr	r3, [pc, #84]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003e92:	4b14      	ldr	r3, [pc, #80]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e98:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003e9e:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	f000 fac5 	bl	8004430 <HAL_DMA_Init>
 8003ea6:	1e03      	subs	r3, r0, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8003eaa:	f7ff fe25 	bl	8003af8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a0c      	ldr	r2, [pc, #48]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003eb2:	66da      	str	r2, [r3, #108]	; 0x6c
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <HAL_UART_MspInit+0x14c>)
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003eba:	2200      	movs	r2, #0
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	201c      	movs	r0, #28
 8003ec0:	f000 fa84 	bl	80043cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003ec4:	201c      	movs	r0, #28
 8003ec6:	f000 fa96 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003eca:	46c0      	nop			; (mov r8, r8)
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	b00b      	add	sp, #44	; 0x2c
 8003ed0:	bd90      	pop	{r4, r7, pc}
 8003ed2:	46c0      	nop			; (mov r8, r8)
 8003ed4:	40004400 	.word	0x40004400
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	20000380 	.word	0x20000380
 8003ee0:	40020058 	.word	0x40020058
 8003ee4:	20000458 	.word	0x20000458
 8003ee8:	40020044 	.word	0x40020044

08003eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ef0:	e7fe      	b.n	8003ef0 <NMI_Handler+0x4>

08003ef2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ef6:	e7fe      	b.n	8003ef6 <HardFault_Handler+0x4>

08003ef8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003efc:	46c0      	nop			; (mov r8, r8)
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f10:	f000 f970 	bl	80041f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f14:	46c0      	nop			; (mov r8, r8)
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
	...

08003f1c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 fbaf 	bl	8004686 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <DMA1_Channel4_5_IRQHandler+0x20>)
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f000 fbab 	bl	8004686 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8003f30:	46c0      	nop			; (mov r8, r8)
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	20000458 	.word	0x20000458
 8003f3c:	20000380 	.word	0x20000380

08003f40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f44:	4b03      	ldr	r3, [pc, #12]	; (8003f54 <TIM3_IRQHandler+0x14>)
 8003f46:	0018      	movs	r0, r3
 8003f48:	f001 fef8 	bl	8005d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003f4c:	46c0      	nop			; (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	20000410 	.word	0x20000410

08003f58 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003f5c:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <TIM15_IRQHandler+0x14>)
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f001 feec 	bl	8005d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8003f64:	46c0      	nop			; (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	46c0      	nop			; (mov r8, r8)
 8003f6c:	200003c4 	.word	0x200003c4

08003f70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f74:	4b03      	ldr	r3, [pc, #12]	; (8003f84 <USART2_IRQHandler+0x14>)
 8003f76:	0018      	movs	r0, r3
 8003f78:	f003 f998 	bl	80072ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003f7c:	46c0      	nop			; (mov r8, r8)
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	2000052c 	.word	0x2000052c

08003f88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
	return 1;
 8003f8c:	2301      	movs	r3, #1
}
 8003f8e:	0018      	movs	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <_kill>:

int _kill(int pid, int sig)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f9e:	f004 fa37 	bl	8008410 <__errno>
 8003fa2:	0003      	movs	r3, r0
 8003fa4:	2216      	movs	r2, #22
 8003fa6:	601a      	str	r2, [r3, #0]
	return -1;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	425b      	negs	r3, r3
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b002      	add	sp, #8
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <_exit>:

void _exit (int status)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	425a      	negs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	0011      	movs	r1, r2
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f7ff ffe5 	bl	8003f94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003fca:	e7fe      	b.n	8003fca <_exit+0x16>

08003fcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd8:	2300      	movs	r3, #0
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	e00a      	b.n	8003ff4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003fde:	e000      	b.n	8003fe2 <_read+0x16>
 8003fe0:	bf00      	nop
 8003fe2:	0001      	movs	r1, r0
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	60ba      	str	r2, [r7, #8]
 8003fea:	b2ca      	uxtb	r2, r1
 8003fec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	dbf0      	blt.n	8003fde <_read+0x12>
	}

return len;
 8003ffc:	687b      	ldr	r3, [r7, #4]
}
 8003ffe:	0018      	movs	r0, r3
 8004000:	46bd      	mov	sp, r7
 8004002:	b006      	add	sp, #24
 8004004:	bd80      	pop	{r7, pc}

08004006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b086      	sub	sp, #24
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
 8004016:	e009      	b.n	800402c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	1c5a      	adds	r2, r3, #1
 800401c:	60ba      	str	r2, [r7, #8]
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	0018      	movs	r0, r3
 8004022:	e000      	b.n	8004026 <_write+0x20>
 8004024:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	3301      	adds	r3, #1
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	429a      	cmp	r2, r3
 8004032:	dbf1      	blt.n	8004018 <_write+0x12>
	}
	return len;
 8004034:	687b      	ldr	r3, [r7, #4]
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b006      	add	sp, #24
 800403c:	bd80      	pop	{r7, pc}

0800403e <_close>:

int _close(int file)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b082      	sub	sp, #8
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
	return -1;
 8004046:	2301      	movs	r3, #1
 8004048:	425b      	negs	r3, r3
}
 800404a:	0018      	movs	r0, r3
 800404c:	46bd      	mov	sp, r7
 800404e:	b002      	add	sp, #8
 8004050:	bd80      	pop	{r7, pc}

08004052 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	2280      	movs	r2, #128	; 0x80
 8004060:	0192      	lsls	r2, r2, #6
 8004062:	605a      	str	r2, [r3, #4]
	return 0;
 8004064:	2300      	movs	r3, #0
}
 8004066:	0018      	movs	r0, r3
 8004068:	46bd      	mov	sp, r7
 800406a:	b002      	add	sp, #8
 800406c:	bd80      	pop	{r7, pc}

0800406e <_isatty>:

int _isatty(int file)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b082      	sub	sp, #8
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
	return 1;
 8004076:	2301      	movs	r3, #1
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}

08004080 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
	return 0;
 800408c:	2300      	movs	r3, #0
}
 800408e:	0018      	movs	r0, r3
 8004090:	46bd      	mov	sp, r7
 8004092:	b004      	add	sp, #16
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040a0:	4a14      	ldr	r2, [pc, #80]	; (80040f4 <_sbrk+0x5c>)
 80040a2:	4b15      	ldr	r3, [pc, #84]	; (80040f8 <_sbrk+0x60>)
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040ac:	4b13      	ldr	r3, [pc, #76]	; (80040fc <_sbrk+0x64>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d102      	bne.n	80040ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040b4:	4b11      	ldr	r3, [pc, #68]	; (80040fc <_sbrk+0x64>)
 80040b6:	4a12      	ldr	r2, [pc, #72]	; (8004100 <_sbrk+0x68>)
 80040b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040ba:	4b10      	ldr	r3, [pc, #64]	; (80040fc <_sbrk+0x64>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	18d3      	adds	r3, r2, r3
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d207      	bcs.n	80040d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040c8:	f004 f9a2 	bl	8008410 <__errno>
 80040cc:	0003      	movs	r3, r0
 80040ce:	220c      	movs	r2, #12
 80040d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040d2:	2301      	movs	r3, #1
 80040d4:	425b      	negs	r3, r3
 80040d6:	e009      	b.n	80040ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040d8:	4b08      	ldr	r3, [pc, #32]	; (80040fc <_sbrk+0x64>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040de:	4b07      	ldr	r3, [pc, #28]	; (80040fc <_sbrk+0x64>)
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	18d2      	adds	r2, r2, r3
 80040e6:	4b05      	ldr	r3, [pc, #20]	; (80040fc <_sbrk+0x64>)
 80040e8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80040ea:	68fb      	ldr	r3, [r7, #12]
}
 80040ec:	0018      	movs	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	b006      	add	sp, #24
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	20004000 	.word	0x20004000
 80040f8:	00000400 	.word	0x00000400
 80040fc:	2000036c 	.word	0x2000036c
 8004100:	200005e0 	.word	0x200005e0

08004104 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004108:	46c0      	nop			; (mov r8, r8)
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004110:	480d      	ldr	r0, [pc, #52]	; (8004148 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004112:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004114:	480d      	ldr	r0, [pc, #52]	; (800414c <LoopForever+0x6>)
  ldr r1, =_edata
 8004116:	490e      	ldr	r1, [pc, #56]	; (8004150 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004118:	4a0e      	ldr	r2, [pc, #56]	; (8004154 <LoopForever+0xe>)
  movs r3, #0
 800411a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800411c:	e002      	b.n	8004124 <LoopCopyDataInit>

0800411e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800411e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004122:	3304      	adds	r3, #4

08004124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004128:	d3f9      	bcc.n	800411e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800412a:	4a0b      	ldr	r2, [pc, #44]	; (8004158 <LoopForever+0x12>)
  ldr r4, =_ebss
 800412c:	4c0b      	ldr	r4, [pc, #44]	; (800415c <LoopForever+0x16>)
  movs r3, #0
 800412e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004130:	e001      	b.n	8004136 <LoopFillZerobss>

08004132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004134:	3204      	adds	r2, #4

08004136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004138:	d3fb      	bcc.n	8004132 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800413a:	f7ff ffe3 	bl	8004104 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800413e:	f004 f96d 	bl	800841c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004142:	f7fe facd 	bl	80026e0 <main>

08004146 <LoopForever>:

LoopForever:
    b LoopForever
 8004146:	e7fe      	b.n	8004146 <LoopForever>
  ldr   r0, =_estack
 8004148:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800414c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004150:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004154:	0800dd3c 	.word	0x0800dd3c
  ldr r2, =_sbss
 8004158:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800415c:	200005e0 	.word	0x200005e0

08004160 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004160:	e7fe      	b.n	8004160 <ADC1_IRQHandler>
	...

08004164 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004168:	4b07      	ldr	r3, [pc, #28]	; (8004188 <HAL_Init+0x24>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b06      	ldr	r3, [pc, #24]	; (8004188 <HAL_Init+0x24>)
 800416e:	2110      	movs	r1, #16
 8004170:	430a      	orrs	r2, r1
 8004172:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004174:	2003      	movs	r0, #3
 8004176:	f000 f809 	bl	800418c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800417a:	f7ff fcc3 	bl	8003b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	0018      	movs	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	46c0      	nop			; (mov r8, r8)
 8004188:	40022000 	.word	0x40022000

0800418c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800418c:	b590      	push	{r4, r7, lr}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004194:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <HAL_InitTick+0x5c>)
 8004196:	681c      	ldr	r4, [r3, #0]
 8004198:	4b14      	ldr	r3, [pc, #80]	; (80041ec <HAL_InitTick+0x60>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	0019      	movs	r1, r3
 800419e:	23fa      	movs	r3, #250	; 0xfa
 80041a0:	0098      	lsls	r0, r3, #2
 80041a2:	f7fb ffd7 	bl	8000154 <__udivsi3>
 80041a6:	0003      	movs	r3, r0
 80041a8:	0019      	movs	r1, r3
 80041aa:	0020      	movs	r0, r4
 80041ac:	f7fb ffd2 	bl	8000154 <__udivsi3>
 80041b0:	0003      	movs	r3, r0
 80041b2:	0018      	movs	r0, r3
 80041b4:	f000 f92f 	bl	8004416 <HAL_SYSTICK_Config>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d001      	beq.n	80041c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e00f      	b.n	80041e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b03      	cmp	r3, #3
 80041c4:	d80b      	bhi.n	80041de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	2301      	movs	r3, #1
 80041ca:	425b      	negs	r3, r3
 80041cc:	2200      	movs	r2, #0
 80041ce:	0018      	movs	r0, r3
 80041d0:	f000 f8fc 	bl	80043cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041d4:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <HAL_InitTick+0x64>)
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	e000      	b.n	80041e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
}
 80041e0:	0018      	movs	r0, r3
 80041e2:	46bd      	mov	sp, r7
 80041e4:	b003      	add	sp, #12
 80041e6:	bd90      	pop	{r4, r7, pc}
 80041e8:	20000000 	.word	0x20000000
 80041ec:	20000008 	.word	0x20000008
 80041f0:	20000004 	.word	0x20000004

080041f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041f8:	4b05      	ldr	r3, [pc, #20]	; (8004210 <HAL_IncTick+0x1c>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	001a      	movs	r2, r3
 80041fe:	4b05      	ldr	r3, [pc, #20]	; (8004214 <HAL_IncTick+0x20>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	18d2      	adds	r2, r2, r3
 8004204:	4b03      	ldr	r3, [pc, #12]	; (8004214 <HAL_IncTick+0x20>)
 8004206:	601a      	str	r2, [r3, #0]
}
 8004208:	46c0      	nop			; (mov r8, r8)
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	20000008 	.word	0x20000008
 8004214:	200005cc 	.word	0x200005cc

08004218 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  return uwTick;
 800421c:	4b02      	ldr	r3, [pc, #8]	; (8004228 <HAL_GetTick+0x10>)
 800421e:	681b      	ldr	r3, [r3, #0]
}
 8004220:	0018      	movs	r0, r3
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	46c0      	nop			; (mov r8, r8)
 8004228:	200005cc 	.word	0x200005cc

0800422c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004234:	f7ff fff0 	bl	8004218 <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	3301      	adds	r3, #1
 8004244:	d005      	beq.n	8004252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004246:	4b0a      	ldr	r3, [pc, #40]	; (8004270 <HAL_Delay+0x44>)
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	001a      	movs	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	189b      	adds	r3, r3, r2
 8004250:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	f7ff ffe0 	bl	8004218 <HAL_GetTick>
 8004258:	0002      	movs	r2, r0
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	429a      	cmp	r2, r3
 8004262:	d8f7      	bhi.n	8004254 <HAL_Delay+0x28>
  {
  }
}
 8004264:	46c0      	nop			; (mov r8, r8)
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	46bd      	mov	sp, r7
 800426a:	b004      	add	sp, #16
 800426c:	bd80      	pop	{r7, pc}
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	20000008 	.word	0x20000008

08004274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	0002      	movs	r2, r0
 800427c:	1dfb      	adds	r3, r7, #7
 800427e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004280:	1dfb      	adds	r3, r7, #7
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b7f      	cmp	r3, #127	; 0x7f
 8004286:	d809      	bhi.n	800429c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004288:	1dfb      	adds	r3, r7, #7
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	001a      	movs	r2, r3
 800428e:	231f      	movs	r3, #31
 8004290:	401a      	ands	r2, r3
 8004292:	4b04      	ldr	r3, [pc, #16]	; (80042a4 <__NVIC_EnableIRQ+0x30>)
 8004294:	2101      	movs	r1, #1
 8004296:	4091      	lsls	r1, r2
 8004298:	000a      	movs	r2, r1
 800429a:	601a      	str	r2, [r3, #0]
  }
}
 800429c:	46c0      	nop			; (mov r8, r8)
 800429e:	46bd      	mov	sp, r7
 80042a0:	b002      	add	sp, #8
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	e000e100 	.word	0xe000e100

080042a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042a8:	b590      	push	{r4, r7, lr}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	0002      	movs	r2, r0
 80042b0:	6039      	str	r1, [r7, #0]
 80042b2:	1dfb      	adds	r3, r7, #7
 80042b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042b6:	1dfb      	adds	r3, r7, #7
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b7f      	cmp	r3, #127	; 0x7f
 80042bc:	d828      	bhi.n	8004310 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042be:	4a2f      	ldr	r2, [pc, #188]	; (800437c <__NVIC_SetPriority+0xd4>)
 80042c0:	1dfb      	adds	r3, r7, #7
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	b25b      	sxtb	r3, r3
 80042c6:	089b      	lsrs	r3, r3, #2
 80042c8:	33c0      	adds	r3, #192	; 0xc0
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	589b      	ldr	r3, [r3, r2]
 80042ce:	1dfa      	adds	r2, r7, #7
 80042d0:	7812      	ldrb	r2, [r2, #0]
 80042d2:	0011      	movs	r1, r2
 80042d4:	2203      	movs	r2, #3
 80042d6:	400a      	ands	r2, r1
 80042d8:	00d2      	lsls	r2, r2, #3
 80042da:	21ff      	movs	r1, #255	; 0xff
 80042dc:	4091      	lsls	r1, r2
 80042de:	000a      	movs	r2, r1
 80042e0:	43d2      	mvns	r2, r2
 80042e2:	401a      	ands	r2, r3
 80042e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	019b      	lsls	r3, r3, #6
 80042ea:	22ff      	movs	r2, #255	; 0xff
 80042ec:	401a      	ands	r2, r3
 80042ee:	1dfb      	adds	r3, r7, #7
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	0018      	movs	r0, r3
 80042f4:	2303      	movs	r3, #3
 80042f6:	4003      	ands	r3, r0
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042fc:	481f      	ldr	r0, [pc, #124]	; (800437c <__NVIC_SetPriority+0xd4>)
 80042fe:	1dfb      	adds	r3, r7, #7
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	b25b      	sxtb	r3, r3
 8004304:	089b      	lsrs	r3, r3, #2
 8004306:	430a      	orrs	r2, r1
 8004308:	33c0      	adds	r3, #192	; 0xc0
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800430e:	e031      	b.n	8004374 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004310:	4a1b      	ldr	r2, [pc, #108]	; (8004380 <__NVIC_SetPriority+0xd8>)
 8004312:	1dfb      	adds	r3, r7, #7
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	0019      	movs	r1, r3
 8004318:	230f      	movs	r3, #15
 800431a:	400b      	ands	r3, r1
 800431c:	3b08      	subs	r3, #8
 800431e:	089b      	lsrs	r3, r3, #2
 8004320:	3306      	adds	r3, #6
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	18d3      	adds	r3, r2, r3
 8004326:	3304      	adds	r3, #4
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	1dfa      	adds	r2, r7, #7
 800432c:	7812      	ldrb	r2, [r2, #0]
 800432e:	0011      	movs	r1, r2
 8004330:	2203      	movs	r2, #3
 8004332:	400a      	ands	r2, r1
 8004334:	00d2      	lsls	r2, r2, #3
 8004336:	21ff      	movs	r1, #255	; 0xff
 8004338:	4091      	lsls	r1, r2
 800433a:	000a      	movs	r2, r1
 800433c:	43d2      	mvns	r2, r2
 800433e:	401a      	ands	r2, r3
 8004340:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	019b      	lsls	r3, r3, #6
 8004346:	22ff      	movs	r2, #255	; 0xff
 8004348:	401a      	ands	r2, r3
 800434a:	1dfb      	adds	r3, r7, #7
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	0018      	movs	r0, r3
 8004350:	2303      	movs	r3, #3
 8004352:	4003      	ands	r3, r0
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004358:	4809      	ldr	r0, [pc, #36]	; (8004380 <__NVIC_SetPriority+0xd8>)
 800435a:	1dfb      	adds	r3, r7, #7
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	001c      	movs	r4, r3
 8004360:	230f      	movs	r3, #15
 8004362:	4023      	ands	r3, r4
 8004364:	3b08      	subs	r3, #8
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	430a      	orrs	r2, r1
 800436a:	3306      	adds	r3, #6
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	18c3      	adds	r3, r0, r3
 8004370:	3304      	adds	r3, #4
 8004372:	601a      	str	r2, [r3, #0]
}
 8004374:	46c0      	nop			; (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b003      	add	sp, #12
 800437a:	bd90      	pop	{r4, r7, pc}
 800437c:	e000e100 	.word	0xe000e100
 8004380:	e000ed00 	.word	0xe000ed00

08004384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	1e5a      	subs	r2, r3, #1
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	045b      	lsls	r3, r3, #17
 8004394:	429a      	cmp	r2, r3
 8004396:	d301      	bcc.n	800439c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004398:	2301      	movs	r3, #1
 800439a:	e010      	b.n	80043be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800439c:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <SysTick_Config+0x44>)
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	3a01      	subs	r2, #1
 80043a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043a4:	2301      	movs	r3, #1
 80043a6:	425b      	negs	r3, r3
 80043a8:	2103      	movs	r1, #3
 80043aa:	0018      	movs	r0, r3
 80043ac:	f7ff ff7c 	bl	80042a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043b0:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <SysTick_Config+0x44>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043b6:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <SysTick_Config+0x44>)
 80043b8:	2207      	movs	r2, #7
 80043ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043bc:	2300      	movs	r3, #0
}
 80043be:	0018      	movs	r0, r3
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b002      	add	sp, #8
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	e000e010 	.word	0xe000e010

080043cc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	607a      	str	r2, [r7, #4]
 80043d6:	210f      	movs	r1, #15
 80043d8:	187b      	adds	r3, r7, r1
 80043da:	1c02      	adds	r2, r0, #0
 80043dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	187b      	adds	r3, r7, r1
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	b25b      	sxtb	r3, r3
 80043e6:	0011      	movs	r1, r2
 80043e8:	0018      	movs	r0, r3
 80043ea:	f7ff ff5d 	bl	80042a8 <__NVIC_SetPriority>
}
 80043ee:	46c0      	nop			; (mov r8, r8)
 80043f0:	46bd      	mov	sp, r7
 80043f2:	b004      	add	sp, #16
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	0002      	movs	r2, r0
 80043fe:	1dfb      	adds	r3, r7, #7
 8004400:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004402:	1dfb      	adds	r3, r7, #7
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	b25b      	sxtb	r3, r3
 8004408:	0018      	movs	r0, r3
 800440a:	f7ff ff33 	bl	8004274 <__NVIC_EnableIRQ>
}
 800440e:	46c0      	nop			; (mov r8, r8)
 8004410:	46bd      	mov	sp, r7
 8004412:	b002      	add	sp, #8
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b082      	sub	sp, #8
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	0018      	movs	r0, r3
 8004422:	f7ff ffaf 	bl	8004384 <SysTick_Config>
 8004426:	0003      	movs	r3, r0
}
 8004428:	0018      	movs	r0, r3
 800442a:	46bd      	mov	sp, r7
 800442c:	b002      	add	sp, #8
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e036      	b.n	80044b4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2221      	movs	r2, #33	; 0x21
 800444a:	2102      	movs	r1, #2
 800444c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4a18      	ldr	r2, [pc, #96]	; (80044bc <HAL_DMA_Init+0x8c>)
 800445a:	4013      	ands	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004466:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004472:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800447e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	0018      	movs	r0, r3
 8004498:	f000 f9c4 	bl	8004824 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2221      	movs	r2, #33	; 0x21
 80044a6:	2101      	movs	r1, #1
 80044a8:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2220      	movs	r2, #32
 80044ae:	2100      	movs	r1, #0
 80044b0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}  
 80044b4:	0018      	movs	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b004      	add	sp, #16
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	ffffc00f 	.word	0xffffc00f

080044c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
 80044cc:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80044ce:	2317      	movs	r3, #23
 80044d0:	18fb      	adds	r3, r7, r3
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	5c9b      	ldrb	r3, [r3, r2]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_DMA_Start_IT+0x24>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e04f      	b.n	8004584 <HAL_DMA_Start_IT+0xc4>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2220      	movs	r2, #32
 80044e8:	2101      	movs	r1, #1
 80044ea:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2221      	movs	r2, #33	; 0x21
 80044f0:	5c9b      	ldrb	r3, [r3, r2]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d13a      	bne.n	800456e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2221      	movs	r2, #33	; 0x21
 80044fc:	2102      	movs	r1, #2
 80044fe:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2101      	movs	r1, #1
 8004512:	438a      	bics	r2, r1
 8004514:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	68b9      	ldr	r1, [r7, #8]
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 f954 	bl	80047ca <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	2b00      	cmp	r3, #0
 8004528:	d008      	beq.n	800453c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	210e      	movs	r1, #14
 8004536:	430a      	orrs	r2, r1
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	e00f      	b.n	800455c <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	210a      	movs	r1, #10
 8004548:	430a      	orrs	r2, r1
 800454a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2104      	movs	r1, #4
 8004558:	438a      	bics	r2, r1
 800455a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2101      	movs	r1, #1
 8004568:	430a      	orrs	r2, r1
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	e007      	b.n	800457e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2220      	movs	r2, #32
 8004572:	2100      	movs	r1, #0
 8004574:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004576:	2317      	movs	r3, #23
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	2202      	movs	r2, #2
 800457c:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 800457e:	2317      	movs	r3, #23
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	781b      	ldrb	r3, [r3, #0]
} 
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b006      	add	sp, #24
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2221      	movs	r2, #33	; 0x21
 8004598:	5c9b      	ldrb	r3, [r3, r2]
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d008      	beq.n	80045b2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2204      	movs	r2, #4
 80045a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2220      	movs	r2, #32
 80045aa:	2100      	movs	r1, #0
 80045ac:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e020      	b.n	80045f4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	210e      	movs	r1, #14
 80045be:	438a      	bics	r2, r1
 80045c0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2101      	movs	r1, #1
 80045ce:	438a      	bics	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045da:	2101      	movs	r1, #1
 80045dc:	4091      	lsls	r1, r2
 80045de:	000a      	movs	r2, r1
 80045e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2221      	movs	r2, #33	; 0x21
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	2100      	movs	r1, #0
 80045f0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b002      	add	sp, #8
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004604:	210f      	movs	r1, #15
 8004606:	187b      	adds	r3, r7, r1
 8004608:	2200      	movs	r2, #0
 800460a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2221      	movs	r2, #33	; 0x21
 8004610:	5c9b      	ldrb	r3, [r3, r2]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d006      	beq.n	8004626 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2204      	movs	r2, #4
 800461c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800461e:	187b      	adds	r3, r7, r1
 8004620:	2201      	movs	r2, #1
 8004622:	701a      	strb	r2, [r3, #0]
 8004624:	e028      	b.n	8004678 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	210e      	movs	r1, #14
 8004632:	438a      	bics	r2, r1
 8004634:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2101      	movs	r1, #1
 8004642:	438a      	bics	r2, r1
 8004644:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800464e:	2101      	movs	r1, #1
 8004650:	4091      	lsls	r1, r2
 8004652:	000a      	movs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2221      	movs	r2, #33	; 0x21
 800465a:	2101      	movs	r1, #1
 800465c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2220      	movs	r2, #32
 8004662:	2100      	movs	r1, #0
 8004664:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	0010      	movs	r0, r2
 8004676:	4798      	blx	r3
    } 
  }
  return status;
 8004678:	230f      	movs	r3, #15
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	781b      	ldrb	r3, [r3, #0]
}
 800467e:	0018      	movs	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	b004      	add	sp, #16
 8004684:	bd80      	pop	{r7, pc}

08004686 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a2:	2204      	movs	r2, #4
 80046a4:	409a      	lsls	r2, r3
 80046a6:	0013      	movs	r3, r2
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	4013      	ands	r3, r2
 80046ac:	d024      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x72>
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2204      	movs	r2, #4
 80046b2:	4013      	ands	r3, r2
 80046b4:	d020      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2220      	movs	r2, #32
 80046be:	4013      	ands	r3, r2
 80046c0:	d107      	bne.n	80046d2 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2104      	movs	r1, #4
 80046ce:	438a      	bics	r2, r1
 80046d0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046da:	2104      	movs	r1, #4
 80046dc:	4091      	lsls	r1, r2
 80046de:	000a      	movs	r2, r1
 80046e0:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d100      	bne.n	80046ec <HAL_DMA_IRQHandler+0x66>
 80046ea:	e06a      	b.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	0010      	movs	r0, r2
 80046f4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80046f6:	e064      	b.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	2202      	movs	r2, #2
 80046fe:	409a      	lsls	r2, r3
 8004700:	0013      	movs	r3, r2
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	4013      	ands	r3, r2
 8004706:	d02b      	beq.n	8004760 <HAL_DMA_IRQHandler+0xda>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2202      	movs	r2, #2
 800470c:	4013      	ands	r3, r2
 800470e:	d027      	beq.n	8004760 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2220      	movs	r2, #32
 8004718:	4013      	ands	r3, r2
 800471a:	d10b      	bne.n	8004734 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	210a      	movs	r1, #10
 8004728:	438a      	bics	r2, r1
 800472a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2221      	movs	r2, #33	; 0x21
 8004730:	2101      	movs	r1, #1
 8004732:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473c:	2102      	movs	r1, #2
 800473e:	4091      	lsls	r1, r2
 8004740:	000a      	movs	r2, r1
 8004742:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	2100      	movs	r1, #0
 800474a:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	2b00      	cmp	r3, #0
 8004752:	d036      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	0010      	movs	r0, r2
 800475c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800475e:	e030      	b.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004764:	2208      	movs	r2, #8
 8004766:	409a      	lsls	r2, r3
 8004768:	0013      	movs	r3, r2
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	4013      	ands	r3, r2
 800476e:	d028      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2208      	movs	r2, #8
 8004774:	4013      	ands	r3, r2
 8004776:	d024      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	210e      	movs	r1, #14
 8004784:	438a      	bics	r2, r1
 8004786:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004790:	2101      	movs	r1, #1
 8004792:	4091      	lsls	r1, r2
 8004794:	000a      	movs	r2, r1
 8004796:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2221      	movs	r2, #33	; 0x21
 80047a2:	2101      	movs	r1, #1
 80047a4:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2220      	movs	r2, #32
 80047aa:	2100      	movs	r1, #0
 80047ac:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	0010      	movs	r0, r2
 80047be:	4798      	blx	r3
    }
   }
}  
 80047c0:	e7ff      	b.n	80047c2 <HAL_DMA_IRQHandler+0x13c>
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b004      	add	sp, #16
 80047c8:	bd80      	pop	{r7, pc}

080047ca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b084      	sub	sp, #16
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	60f8      	str	r0, [r7, #12]
 80047d2:	60b9      	str	r1, [r7, #8]
 80047d4:	607a      	str	r2, [r7, #4]
 80047d6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e0:	2101      	movs	r1, #1
 80047e2:	4091      	lsls	r1, r2
 80047e4:	000a      	movs	r2, r1
 80047e6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b10      	cmp	r3, #16
 80047f6:	d108      	bne.n	800480a <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004808:	e007      	b.n	800481a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	60da      	str	r2, [r3, #12]
}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	46bd      	mov	sp, r7
 800481e:	b004      	add	sp, #16
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a08      	ldr	r2, [pc, #32]	; (8004854 <DMA_CalcBaseAndBitshift+0x30>)
 8004832:	4694      	mov	ip, r2
 8004834:	4463      	add	r3, ip
 8004836:	2114      	movs	r1, #20
 8004838:	0018      	movs	r0, r3
 800483a:	f7fb fc8b 	bl	8000154 <__udivsi3>
 800483e:	0003      	movs	r3, r0
 8004840:	009a      	lsls	r2, r3, #2
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a03      	ldr	r2, [pc, #12]	; (8004858 <DMA_CalcBaseAndBitshift+0x34>)
 800484a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800484c:	46c0      	nop			; (mov r8, r8)
 800484e:	46bd      	mov	sp, r7
 8004850:	b002      	add	sp, #8
 8004852:	bd80      	pop	{r7, pc}
 8004854:	bffdfff8 	.word	0xbffdfff8
 8004858:	40020000 	.word	0x40020000

0800485c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800486a:	e14f      	b.n	8004b0c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2101      	movs	r1, #1
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4091      	lsls	r1, r2
 8004876:	000a      	movs	r2, r1
 8004878:	4013      	ands	r3, r2
 800487a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d100      	bne.n	8004884 <HAL_GPIO_Init+0x28>
 8004882:	e140      	b.n	8004b06 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2203      	movs	r2, #3
 800488a:	4013      	ands	r3, r2
 800488c:	2b01      	cmp	r3, #1
 800488e:	d005      	beq.n	800489c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2203      	movs	r2, #3
 8004896:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004898:	2b02      	cmp	r3, #2
 800489a:	d130      	bne.n	80048fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	2203      	movs	r2, #3
 80048a8:	409a      	lsls	r2, r3
 80048aa:	0013      	movs	r3, r2
 80048ac:	43da      	mvns	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	4013      	ands	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	409a      	lsls	r2, r3
 80048be:	0013      	movs	r3, r2
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048d2:	2201      	movs	r2, #1
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	409a      	lsls	r2, r3
 80048d8:	0013      	movs	r3, r2
 80048da:	43da      	mvns	r2, r3
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	4013      	ands	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	091b      	lsrs	r3, r3, #4
 80048e8:	2201      	movs	r2, #1
 80048ea:	401a      	ands	r2, r3
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	409a      	lsls	r2, r3
 80048f0:	0013      	movs	r3, r2
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2203      	movs	r2, #3
 8004904:	4013      	ands	r3, r2
 8004906:	2b03      	cmp	r3, #3
 8004908:	d017      	beq.n	800493a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	2203      	movs	r2, #3
 8004916:	409a      	lsls	r2, r3
 8004918:	0013      	movs	r3, r2
 800491a:	43da      	mvns	r2, r3
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	4013      	ands	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	409a      	lsls	r2, r3
 800492c:	0013      	movs	r3, r2
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	4313      	orrs	r3, r2
 8004932:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2203      	movs	r2, #3
 8004940:	4013      	ands	r3, r2
 8004942:	2b02      	cmp	r3, #2
 8004944:	d123      	bne.n	800498e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	08da      	lsrs	r2, r3, #3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	3208      	adds	r2, #8
 800494e:	0092      	lsls	r2, r2, #2
 8004950:	58d3      	ldr	r3, [r2, r3]
 8004952:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2207      	movs	r2, #7
 8004958:	4013      	ands	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	220f      	movs	r2, #15
 800495e:	409a      	lsls	r2, r3
 8004960:	0013      	movs	r3, r2
 8004962:	43da      	mvns	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	4013      	ands	r3, r2
 8004968:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2107      	movs	r1, #7
 8004972:	400b      	ands	r3, r1
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	409a      	lsls	r2, r3
 8004978:	0013      	movs	r3, r2
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4313      	orrs	r3, r2
 800497e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	08da      	lsrs	r2, r3, #3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3208      	adds	r2, #8
 8004988:	0092      	lsls	r2, r2, #2
 800498a:	6939      	ldr	r1, [r7, #16]
 800498c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	2203      	movs	r2, #3
 800499a:	409a      	lsls	r2, r3
 800499c:	0013      	movs	r3, r2
 800499e:	43da      	mvns	r2, r3
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4013      	ands	r3, r2
 80049a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2203      	movs	r2, #3
 80049ac:	401a      	ands	r2, r3
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	409a      	lsls	r2, r3
 80049b4:	0013      	movs	r3, r2
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	23c0      	movs	r3, #192	; 0xc0
 80049c8:	029b      	lsls	r3, r3, #10
 80049ca:	4013      	ands	r3, r2
 80049cc:	d100      	bne.n	80049d0 <HAL_GPIO_Init+0x174>
 80049ce:	e09a      	b.n	8004b06 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049d0:	4b54      	ldr	r3, [pc, #336]	; (8004b24 <HAL_GPIO_Init+0x2c8>)
 80049d2:	699a      	ldr	r2, [r3, #24]
 80049d4:	4b53      	ldr	r3, [pc, #332]	; (8004b24 <HAL_GPIO_Init+0x2c8>)
 80049d6:	2101      	movs	r1, #1
 80049d8:	430a      	orrs	r2, r1
 80049da:	619a      	str	r2, [r3, #24]
 80049dc:	4b51      	ldr	r3, [pc, #324]	; (8004b24 <HAL_GPIO_Init+0x2c8>)
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	2201      	movs	r2, #1
 80049e2:	4013      	ands	r3, r2
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80049e8:	4a4f      	ldr	r2, [pc, #316]	; (8004b28 <HAL_GPIO_Init+0x2cc>)
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	089b      	lsrs	r3, r3, #2
 80049ee:	3302      	adds	r3, #2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	589b      	ldr	r3, [r3, r2]
 80049f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	2203      	movs	r2, #3
 80049fa:	4013      	ands	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	220f      	movs	r2, #15
 8004a00:	409a      	lsls	r2, r3
 8004a02:	0013      	movs	r3, r2
 8004a04:	43da      	mvns	r2, r3
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	2390      	movs	r3, #144	; 0x90
 8004a10:	05db      	lsls	r3, r3, #23
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d013      	beq.n	8004a3e <HAL_GPIO_Init+0x1e2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a44      	ldr	r2, [pc, #272]	; (8004b2c <HAL_GPIO_Init+0x2d0>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d00d      	beq.n	8004a3a <HAL_GPIO_Init+0x1de>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a43      	ldr	r2, [pc, #268]	; (8004b30 <HAL_GPIO_Init+0x2d4>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d007      	beq.n	8004a36 <HAL_GPIO_Init+0x1da>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a42      	ldr	r2, [pc, #264]	; (8004b34 <HAL_GPIO_Init+0x2d8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d101      	bne.n	8004a32 <HAL_GPIO_Init+0x1d6>
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e006      	b.n	8004a40 <HAL_GPIO_Init+0x1e4>
 8004a32:	2305      	movs	r3, #5
 8004a34:	e004      	b.n	8004a40 <HAL_GPIO_Init+0x1e4>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e002      	b.n	8004a40 <HAL_GPIO_Init+0x1e4>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <HAL_GPIO_Init+0x1e4>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	2103      	movs	r1, #3
 8004a44:	400a      	ands	r2, r1
 8004a46:	0092      	lsls	r2, r2, #2
 8004a48:	4093      	lsls	r3, r2
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a50:	4935      	ldr	r1, [pc, #212]	; (8004b28 <HAL_GPIO_Init+0x2cc>)
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	089b      	lsrs	r3, r3, #2
 8004a56:	3302      	adds	r3, #2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a5e:	4b36      	ldr	r3, [pc, #216]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	43da      	mvns	r2, r3
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	2380      	movs	r3, #128	; 0x80
 8004a74:	025b      	lsls	r3, r3, #9
 8004a76:	4013      	ands	r3, r2
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004a82:	4b2d      	ldr	r3, [pc, #180]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004a88:	4b2b      	ldr	r3, [pc, #172]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	43da      	mvns	r2, r3
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	4013      	ands	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	2380      	movs	r3, #128	; 0x80
 8004a9e:	029b      	lsls	r3, r3, #10
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	d003      	beq.n	8004aac <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004aac:	4b22      	ldr	r3, [pc, #136]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ab2:	4b21      	ldr	r3, [pc, #132]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	43da      	mvns	r2, r3
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	035b      	lsls	r3, r3, #13
 8004aca:	4013      	ands	r3, r2
 8004acc:	d003      	beq.n	8004ad6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004adc:	4b16      	ldr	r3, [pc, #88]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	43da      	mvns	r2, r3
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	2380      	movs	r3, #128	; 0x80
 8004af2:	039b      	lsls	r3, r3, #14
 8004af4:	4013      	ands	r3, r2
 8004af6:	d003      	beq.n	8004b00 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004b00:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <HAL_GPIO_Init+0x2dc>)
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	3301      	adds	r3, #1
 8004b0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	40da      	lsrs	r2, r3
 8004b14:	1e13      	subs	r3, r2, #0
 8004b16:	d000      	beq.n	8004b1a <HAL_GPIO_Init+0x2be>
 8004b18:	e6a8      	b.n	800486c <HAL_GPIO_Init+0x10>
  } 
}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	46c0      	nop			; (mov r8, r8)
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	b006      	add	sp, #24
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40010000 	.word	0x40010000
 8004b2c:	48000400 	.word	0x48000400
 8004b30:	48000800 	.word	0x48000800
 8004b34:	48000c00 	.word	0x48000c00
 8004b38:	40010400 	.word	0x40010400

08004b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	0008      	movs	r0, r1
 8004b46:	0011      	movs	r1, r2
 8004b48:	1cbb      	adds	r3, r7, #2
 8004b4a:	1c02      	adds	r2, r0, #0
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	1c7b      	adds	r3, r7, #1
 8004b50:	1c0a      	adds	r2, r1, #0
 8004b52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b54:	1c7b      	adds	r3, r7, #1
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d004      	beq.n	8004b66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b5c:	1cbb      	adds	r3, r7, #2
 8004b5e:	881a      	ldrh	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b64:	e003      	b.n	8004b6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b66:	1cbb      	adds	r3, r7, #2
 8004b68:	881a      	ldrh	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	46bd      	mov	sp, r7
 8004b72:	b002      	add	sp, #8
 8004b74:	bd80      	pop	{r7, pc}
	...

08004b78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e305      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	4013      	ands	r3, r2
 8004b92:	d100      	bne.n	8004b96 <HAL_RCC_OscConfig+0x1e>
 8004b94:	e08d      	b.n	8004cb2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004b96:	4bc5      	ldr	r3, [pc, #788]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	220c      	movs	r2, #12
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d00e      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ba2:	4bc2      	ldr	r3, [pc, #776]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	220c      	movs	r2, #12
 8004ba8:	4013      	ands	r3, r2
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d116      	bne.n	8004bdc <HAL_RCC_OscConfig+0x64>
 8004bae:	4bbf      	ldr	r3, [pc, #764]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	23c0      	movs	r3, #192	; 0xc0
 8004bb4:	025b      	lsls	r3, r3, #9
 8004bb6:	401a      	ands	r2, r3
 8004bb8:	2380      	movs	r3, #128	; 0x80
 8004bba:	025b      	lsls	r3, r3, #9
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d10d      	bne.n	8004bdc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc0:	4bba      	ldr	r3, [pc, #744]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	2380      	movs	r3, #128	; 0x80
 8004bc6:	029b      	lsls	r3, r3, #10
 8004bc8:	4013      	ands	r3, r2
 8004bca:	d100      	bne.n	8004bce <HAL_RCC_OscConfig+0x56>
 8004bcc:	e070      	b.n	8004cb0 <HAL_RCC_OscConfig+0x138>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d000      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x60>
 8004bd6:	e06b      	b.n	8004cb0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e2dc      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d107      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x7c>
 8004be4:	4bb1      	ldr	r3, [pc, #708]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	4bb0      	ldr	r3, [pc, #704]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004bea:	2180      	movs	r1, #128	; 0x80
 8004bec:	0249      	lsls	r1, r1, #9
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	e02f      	b.n	8004c54 <HAL_RCC_OscConfig+0xdc>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10c      	bne.n	8004c16 <HAL_RCC_OscConfig+0x9e>
 8004bfc:	4bab      	ldr	r3, [pc, #684]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	4baa      	ldr	r3, [pc, #680]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c02:	49ab      	ldr	r1, [pc, #684]	; (8004eb0 <HAL_RCC_OscConfig+0x338>)
 8004c04:	400a      	ands	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	4ba8      	ldr	r3, [pc, #672]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	4ba7      	ldr	r3, [pc, #668]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c0e:	49a9      	ldr	r1, [pc, #676]	; (8004eb4 <HAL_RCC_OscConfig+0x33c>)
 8004c10:	400a      	ands	r2, r1
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	e01e      	b.n	8004c54 <HAL_RCC_OscConfig+0xdc>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2b05      	cmp	r3, #5
 8004c1c:	d10e      	bne.n	8004c3c <HAL_RCC_OscConfig+0xc4>
 8004c1e:	4ba3      	ldr	r3, [pc, #652]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	4ba2      	ldr	r3, [pc, #648]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c24:	2180      	movs	r1, #128	; 0x80
 8004c26:	02c9      	lsls	r1, r1, #11
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	4b9f      	ldr	r3, [pc, #636]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	4b9e      	ldr	r3, [pc, #632]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c32:	2180      	movs	r1, #128	; 0x80
 8004c34:	0249      	lsls	r1, r1, #9
 8004c36:	430a      	orrs	r2, r1
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	e00b      	b.n	8004c54 <HAL_RCC_OscConfig+0xdc>
 8004c3c:	4b9b      	ldr	r3, [pc, #620]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	4b9a      	ldr	r3, [pc, #616]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c42:	499b      	ldr	r1, [pc, #620]	; (8004eb0 <HAL_RCC_OscConfig+0x338>)
 8004c44:	400a      	ands	r2, r1
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	4b98      	ldr	r3, [pc, #608]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	4b97      	ldr	r3, [pc, #604]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c4e:	4999      	ldr	r1, [pc, #612]	; (8004eb4 <HAL_RCC_OscConfig+0x33c>)
 8004c50:	400a      	ands	r2, r1
 8004c52:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d014      	beq.n	8004c86 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c5c:	f7ff fadc 	bl	8004218 <HAL_GetTick>
 8004c60:	0003      	movs	r3, r0
 8004c62:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c64:	e008      	b.n	8004c78 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c66:	f7ff fad7 	bl	8004218 <HAL_GetTick>
 8004c6a:	0002      	movs	r2, r0
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b64      	cmp	r3, #100	; 0x64
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e28e      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c78:	4b8c      	ldr	r3, [pc, #560]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	2380      	movs	r3, #128	; 0x80
 8004c7e:	029b      	lsls	r3, r3, #10
 8004c80:	4013      	ands	r3, r2
 8004c82:	d0f0      	beq.n	8004c66 <HAL_RCC_OscConfig+0xee>
 8004c84:	e015      	b.n	8004cb2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c86:	f7ff fac7 	bl	8004218 <HAL_GetTick>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c90:	f7ff fac2 	bl	8004218 <HAL_GetTick>
 8004c94:	0002      	movs	r2, r0
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b64      	cmp	r3, #100	; 0x64
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e279      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ca2:	4b82      	ldr	r3, [pc, #520]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	2380      	movs	r3, #128	; 0x80
 8004ca8:	029b      	lsls	r3, r3, #10
 8004caa:	4013      	ands	r3, r2
 8004cac:	d1f0      	bne.n	8004c90 <HAL_RCC_OscConfig+0x118>
 8004cae:	e000      	b.n	8004cb2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	4013      	ands	r3, r2
 8004cba:	d100      	bne.n	8004cbe <HAL_RCC_OscConfig+0x146>
 8004cbc:	e06c      	b.n	8004d98 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004cbe:	4b7b      	ldr	r3, [pc, #492]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	220c      	movs	r2, #12
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	d00e      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004cc8:	4b78      	ldr	r3, [pc, #480]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	220c      	movs	r2, #12
 8004cce:	4013      	ands	r3, r2
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d11f      	bne.n	8004d14 <HAL_RCC_OscConfig+0x19c>
 8004cd4:	4b75      	ldr	r3, [pc, #468]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	23c0      	movs	r3, #192	; 0xc0
 8004cda:	025b      	lsls	r3, r3, #9
 8004cdc:	401a      	ands	r2, r3
 8004cde:	2380      	movs	r3, #128	; 0x80
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d116      	bne.n	8004d14 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ce6:	4b71      	ldr	r3, [pc, #452]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2202      	movs	r2, #2
 8004cec:	4013      	ands	r3, r2
 8004cee:	d005      	beq.n	8004cfc <HAL_RCC_OscConfig+0x184>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e24c      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cfc:	4b6b      	ldr	r3, [pc, #428]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	22f8      	movs	r2, #248	; 0xf8
 8004d02:	4393      	bics	r3, r2
 8004d04:	0019      	movs	r1, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	00da      	lsls	r2, r3, #3
 8004d0c:	4b67      	ldr	r3, [pc, #412]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d12:	e041      	b.n	8004d98 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d024      	beq.n	8004d66 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d1c:	4b63      	ldr	r3, [pc, #396]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	4b62      	ldr	r3, [pc, #392]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d22:	2101      	movs	r1, #1
 8004d24:	430a      	orrs	r2, r1
 8004d26:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d28:	f7ff fa76 	bl	8004218 <HAL_GetTick>
 8004d2c:	0003      	movs	r3, r0
 8004d2e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d30:	e008      	b.n	8004d44 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d32:	f7ff fa71 	bl	8004218 <HAL_GetTick>
 8004d36:	0002      	movs	r2, r0
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e228      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d44:	4b59      	ldr	r3, [pc, #356]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2202      	movs	r2, #2
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	d0f1      	beq.n	8004d32 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d4e:	4b57      	ldr	r3, [pc, #348]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	22f8      	movs	r2, #248	; 0xf8
 8004d54:	4393      	bics	r3, r2
 8004d56:	0019      	movs	r1, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	00da      	lsls	r2, r3, #3
 8004d5e:	4b53      	ldr	r3, [pc, #332]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d60:	430a      	orrs	r2, r1
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	e018      	b.n	8004d98 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d66:	4b51      	ldr	r3, [pc, #324]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b50      	ldr	r3, [pc, #320]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	438a      	bics	r2, r1
 8004d70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d72:	f7ff fa51 	bl	8004218 <HAL_GetTick>
 8004d76:	0003      	movs	r3, r0
 8004d78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d7c:	f7ff fa4c 	bl	8004218 <HAL_GetTick>
 8004d80:	0002      	movs	r2, r0
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e203      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d8e:	4b47      	ldr	r3, [pc, #284]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2202      	movs	r2, #2
 8004d94:	4013      	ands	r3, r2
 8004d96:	d1f1      	bne.n	8004d7c <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2208      	movs	r2, #8
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d036      	beq.n	8004e10 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d019      	beq.n	8004dde <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004daa:	4b40      	ldr	r3, [pc, #256]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004dac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dae:	4b3f      	ldr	r3, [pc, #252]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004db0:	2101      	movs	r1, #1
 8004db2:	430a      	orrs	r2, r1
 8004db4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004db6:	f7ff fa2f 	bl	8004218 <HAL_GetTick>
 8004dba:	0003      	movs	r3, r0
 8004dbc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dc0:	f7ff fa2a 	bl	8004218 <HAL_GetTick>
 8004dc4:	0002      	movs	r2, r0
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e1e1      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dd2:	4b36      	ldr	r3, [pc, #216]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	4013      	ands	r3, r2
 8004dda:	d0f1      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x248>
 8004ddc:	e018      	b.n	8004e10 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dde:	4b33      	ldr	r3, [pc, #204]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004de2:	4b32      	ldr	r3, [pc, #200]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004de4:	2101      	movs	r1, #1
 8004de6:	438a      	bics	r2, r1
 8004de8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dea:	f7ff fa15 	bl	8004218 <HAL_GetTick>
 8004dee:	0003      	movs	r3, r0
 8004df0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004df4:	f7ff fa10 	bl	8004218 <HAL_GetTick>
 8004df8:	0002      	movs	r2, r0
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e1c7      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e06:	4b29      	ldr	r3, [pc, #164]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	d1f1      	bne.n	8004df4 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2204      	movs	r2, #4
 8004e16:	4013      	ands	r3, r2
 8004e18:	d100      	bne.n	8004e1c <HAL_RCC_OscConfig+0x2a4>
 8004e1a:	e0b5      	b.n	8004f88 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1c:	201f      	movs	r0, #31
 8004e1e:	183b      	adds	r3, r7, r0
 8004e20:	2200      	movs	r2, #0
 8004e22:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e24:	4b21      	ldr	r3, [pc, #132]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	055b      	lsls	r3, r3, #21
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d110      	bne.n	8004e52 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e30:	4b1e      	ldr	r3, [pc, #120]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e32:	69da      	ldr	r2, [r3, #28]
 8004e34:	4b1d      	ldr	r3, [pc, #116]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e36:	2180      	movs	r1, #128	; 0x80
 8004e38:	0549      	lsls	r1, r1, #21
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	61da      	str	r2, [r3, #28]
 8004e3e:	4b1b      	ldr	r3, [pc, #108]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e40:	69da      	ldr	r2, [r3, #28]
 8004e42:	2380      	movs	r3, #128	; 0x80
 8004e44:	055b      	lsls	r3, r3, #21
 8004e46:	4013      	ands	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e4c:	183b      	adds	r3, r7, r0
 8004e4e:	2201      	movs	r2, #1
 8004e50:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e52:	4b19      	ldr	r3, [pc, #100]	; (8004eb8 <HAL_RCC_OscConfig+0x340>)
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	2380      	movs	r3, #128	; 0x80
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d11a      	bne.n	8004e94 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e5e:	4b16      	ldr	r3, [pc, #88]	; (8004eb8 <HAL_RCC_OscConfig+0x340>)
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	4b15      	ldr	r3, [pc, #84]	; (8004eb8 <HAL_RCC_OscConfig+0x340>)
 8004e64:	2180      	movs	r1, #128	; 0x80
 8004e66:	0049      	lsls	r1, r1, #1
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e6c:	f7ff f9d4 	bl	8004218 <HAL_GetTick>
 8004e70:	0003      	movs	r3, r0
 8004e72:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e74:	e008      	b.n	8004e88 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e76:	f7ff f9cf 	bl	8004218 <HAL_GetTick>
 8004e7a:	0002      	movs	r2, r0
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b64      	cmp	r3, #100	; 0x64
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e186      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e88:	4b0b      	ldr	r3, [pc, #44]	; (8004eb8 <HAL_RCC_OscConfig+0x340>)
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	2380      	movs	r3, #128	; 0x80
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	4013      	ands	r3, r2
 8004e92:	d0f0      	beq.n	8004e76 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d10f      	bne.n	8004ebc <HAL_RCC_OscConfig+0x344>
 8004e9c:	4b03      	ldr	r3, [pc, #12]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004e9e:	6a1a      	ldr	r2, [r3, #32]
 8004ea0:	4b02      	ldr	r3, [pc, #8]	; (8004eac <HAL_RCC_OscConfig+0x334>)
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	621a      	str	r2, [r3, #32]
 8004ea8:	e036      	b.n	8004f18 <HAL_RCC_OscConfig+0x3a0>
 8004eaa:	46c0      	nop			; (mov r8, r8)
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	fffeffff 	.word	0xfffeffff
 8004eb4:	fffbffff 	.word	0xfffbffff
 8004eb8:	40007000 	.word	0x40007000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10c      	bne.n	8004ede <HAL_RCC_OscConfig+0x366>
 8004ec4:	4bb6      	ldr	r3, [pc, #728]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ec6:	6a1a      	ldr	r2, [r3, #32]
 8004ec8:	4bb5      	ldr	r3, [pc, #724]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004eca:	2101      	movs	r1, #1
 8004ecc:	438a      	bics	r2, r1
 8004ece:	621a      	str	r2, [r3, #32]
 8004ed0:	4bb3      	ldr	r3, [pc, #716]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ed2:	6a1a      	ldr	r2, [r3, #32]
 8004ed4:	4bb2      	ldr	r3, [pc, #712]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ed6:	2104      	movs	r1, #4
 8004ed8:	438a      	bics	r2, r1
 8004eda:	621a      	str	r2, [r3, #32]
 8004edc:	e01c      	b.n	8004f18 <HAL_RCC_OscConfig+0x3a0>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2b05      	cmp	r3, #5
 8004ee4:	d10c      	bne.n	8004f00 <HAL_RCC_OscConfig+0x388>
 8004ee6:	4bae      	ldr	r3, [pc, #696]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ee8:	6a1a      	ldr	r2, [r3, #32]
 8004eea:	4bad      	ldr	r3, [pc, #692]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004eec:	2104      	movs	r1, #4
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	621a      	str	r2, [r3, #32]
 8004ef2:	4bab      	ldr	r3, [pc, #684]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ef4:	6a1a      	ldr	r2, [r3, #32]
 8004ef6:	4baa      	ldr	r3, [pc, #680]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ef8:	2101      	movs	r1, #1
 8004efa:	430a      	orrs	r2, r1
 8004efc:	621a      	str	r2, [r3, #32]
 8004efe:	e00b      	b.n	8004f18 <HAL_RCC_OscConfig+0x3a0>
 8004f00:	4ba7      	ldr	r3, [pc, #668]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f02:	6a1a      	ldr	r2, [r3, #32]
 8004f04:	4ba6      	ldr	r3, [pc, #664]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f06:	2101      	movs	r1, #1
 8004f08:	438a      	bics	r2, r1
 8004f0a:	621a      	str	r2, [r3, #32]
 8004f0c:	4ba4      	ldr	r3, [pc, #656]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f0e:	6a1a      	ldr	r2, [r3, #32]
 8004f10:	4ba3      	ldr	r3, [pc, #652]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f12:	2104      	movs	r1, #4
 8004f14:	438a      	bics	r2, r1
 8004f16:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d014      	beq.n	8004f4a <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f20:	f7ff f97a 	bl	8004218 <HAL_GetTick>
 8004f24:	0003      	movs	r3, r0
 8004f26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f28:	e009      	b.n	8004f3e <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f2a:	f7ff f975 	bl	8004218 <HAL_GetTick>
 8004f2e:	0002      	movs	r2, r0
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	4a9b      	ldr	r2, [pc, #620]	; (80051a4 <HAL_RCC_OscConfig+0x62c>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e12b      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3e:	4b98      	ldr	r3, [pc, #608]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	2202      	movs	r2, #2
 8004f44:	4013      	ands	r3, r2
 8004f46:	d0f0      	beq.n	8004f2a <HAL_RCC_OscConfig+0x3b2>
 8004f48:	e013      	b.n	8004f72 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f4a:	f7ff f965 	bl	8004218 <HAL_GetTick>
 8004f4e:	0003      	movs	r3, r0
 8004f50:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f52:	e009      	b.n	8004f68 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f54:	f7ff f960 	bl	8004218 <HAL_GetTick>
 8004f58:	0002      	movs	r2, r0
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	4a91      	ldr	r2, [pc, #580]	; (80051a4 <HAL_RCC_OscConfig+0x62c>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e116      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f68:	4b8d      	ldr	r3, [pc, #564]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	4013      	ands	r3, r2
 8004f70:	d1f0      	bne.n	8004f54 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f72:	231f      	movs	r3, #31
 8004f74:	18fb      	adds	r3, r7, r3
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d105      	bne.n	8004f88 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f7c:	4b88      	ldr	r3, [pc, #544]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f7e:	69da      	ldr	r2, [r3, #28]
 8004f80:	4b87      	ldr	r3, [pc, #540]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f82:	4989      	ldr	r1, [pc, #548]	; (80051a8 <HAL_RCC_OscConfig+0x630>)
 8004f84:	400a      	ands	r2, r1
 8004f86:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2210      	movs	r2, #16
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d063      	beq.n	800505a <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d12a      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004f9a:	4b81      	ldr	r3, [pc, #516]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f9e:	4b80      	ldr	r3, [pc, #512]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fa0:	2104      	movs	r1, #4
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004fa6:	4b7e      	ldr	r3, [pc, #504]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004faa:	4b7d      	ldr	r3, [pc, #500]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fac:	2101      	movs	r1, #1
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fb2:	f7ff f931 	bl	8004218 <HAL_GetTick>
 8004fb6:	0003      	movs	r3, r0
 8004fb8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004fba:	e008      	b.n	8004fce <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004fbc:	f7ff f92c 	bl	8004218 <HAL_GetTick>
 8004fc0:	0002      	movs	r2, r0
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e0e3      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004fce:	4b74      	ldr	r3, [pc, #464]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	d0f1      	beq.n	8004fbc <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004fd8:	4b71      	ldr	r3, [pc, #452]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fdc:	22f8      	movs	r2, #248	; 0xf8
 8004fde:	4393      	bics	r3, r2
 8004fe0:	0019      	movs	r1, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	00da      	lsls	r2, r3, #3
 8004fe8:	4b6d      	ldr	r3, [pc, #436]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004fea:	430a      	orrs	r2, r1
 8004fec:	635a      	str	r2, [r3, #52]	; 0x34
 8004fee:	e034      	b.n	800505a <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	3305      	adds	r3, #5
 8004ff6:	d111      	bne.n	800501c <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004ff8:	4b69      	ldr	r3, [pc, #420]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ffa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ffc:	4b68      	ldr	r3, [pc, #416]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8004ffe:	2104      	movs	r1, #4
 8005000:	438a      	bics	r2, r1
 8005002:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005004:	4b66      	ldr	r3, [pc, #408]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005008:	22f8      	movs	r2, #248	; 0xf8
 800500a:	4393      	bics	r3, r2
 800500c:	0019      	movs	r1, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	00da      	lsls	r2, r3, #3
 8005014:	4b62      	ldr	r3, [pc, #392]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005016:	430a      	orrs	r2, r1
 8005018:	635a      	str	r2, [r3, #52]	; 0x34
 800501a:	e01e      	b.n	800505a <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800501c:	4b60      	ldr	r3, [pc, #384]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800501e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005020:	4b5f      	ldr	r3, [pc, #380]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005022:	2104      	movs	r1, #4
 8005024:	430a      	orrs	r2, r1
 8005026:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005028:	4b5d      	ldr	r3, [pc, #372]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800502a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800502c:	4b5c      	ldr	r3, [pc, #368]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800502e:	2101      	movs	r1, #1
 8005030:	438a      	bics	r2, r1
 8005032:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005034:	f7ff f8f0 	bl	8004218 <HAL_GetTick>
 8005038:	0003      	movs	r3, r0
 800503a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800503c:	e008      	b.n	8005050 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800503e:	f7ff f8eb 	bl	8004218 <HAL_GetTick>
 8005042:	0002      	movs	r2, r0
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e0a2      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005050:	4b53      	ldr	r3, [pc, #332]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005054:	2202      	movs	r2, #2
 8005056:	4013      	ands	r3, r2
 8005058:	d1f1      	bne.n	800503e <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d100      	bne.n	8005064 <HAL_RCC_OscConfig+0x4ec>
 8005062:	e097      	b.n	8005194 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005064:	4b4e      	ldr	r3, [pc, #312]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	220c      	movs	r2, #12
 800506a:	4013      	ands	r3, r2
 800506c:	2b08      	cmp	r3, #8
 800506e:	d100      	bne.n	8005072 <HAL_RCC_OscConfig+0x4fa>
 8005070:	e06b      	b.n	800514a <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	2b02      	cmp	r3, #2
 8005078:	d14c      	bne.n	8005114 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507a:	4b49      	ldr	r3, [pc, #292]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	4b48      	ldr	r3, [pc, #288]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005080:	494a      	ldr	r1, [pc, #296]	; (80051ac <HAL_RCC_OscConfig+0x634>)
 8005082:	400a      	ands	r2, r1
 8005084:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005086:	f7ff f8c7 	bl	8004218 <HAL_GetTick>
 800508a:	0003      	movs	r3, r0
 800508c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005090:	f7ff f8c2 	bl	8004218 <HAL_GetTick>
 8005094:	0002      	movs	r2, r0
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e079      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050a2:	4b3f      	ldr	r3, [pc, #252]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	2380      	movs	r3, #128	; 0x80
 80050a8:	049b      	lsls	r3, r3, #18
 80050aa:	4013      	ands	r3, r2
 80050ac:	d1f0      	bne.n	8005090 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ae:	4b3c      	ldr	r3, [pc, #240]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b2:	220f      	movs	r2, #15
 80050b4:	4393      	bics	r3, r2
 80050b6:	0019      	movs	r1, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050bc:	4b38      	ldr	r3, [pc, #224]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050be:	430a      	orrs	r2, r1
 80050c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80050c2:	4b37      	ldr	r3, [pc, #220]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	4a3a      	ldr	r2, [pc, #232]	; (80051b0 <HAL_RCC_OscConfig+0x638>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	0019      	movs	r1, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	431a      	orrs	r2, r3
 80050d6:	4b32      	ldr	r3, [pc, #200]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050d8:	430a      	orrs	r2, r1
 80050da:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050dc:	4b30      	ldr	r3, [pc, #192]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	4b2f      	ldr	r3, [pc, #188]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 80050e2:	2180      	movs	r1, #128	; 0x80
 80050e4:	0449      	lsls	r1, r1, #17
 80050e6:	430a      	orrs	r2, r1
 80050e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ea:	f7ff f895 	bl	8004218 <HAL_GetTick>
 80050ee:	0003      	movs	r3, r0
 80050f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050f4:	f7ff f890 	bl	8004218 <HAL_GetTick>
 80050f8:	0002      	movs	r2, r0
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e047      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005106:	4b26      	ldr	r3, [pc, #152]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	2380      	movs	r3, #128	; 0x80
 800510c:	049b      	lsls	r3, r3, #18
 800510e:	4013      	ands	r3, r2
 8005110:	d0f0      	beq.n	80050f4 <HAL_RCC_OscConfig+0x57c>
 8005112:	e03f      	b.n	8005194 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005114:	4b22      	ldr	r3, [pc, #136]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b21      	ldr	r3, [pc, #132]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800511a:	4924      	ldr	r1, [pc, #144]	; (80051ac <HAL_RCC_OscConfig+0x634>)
 800511c:	400a      	ands	r2, r1
 800511e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005120:	f7ff f87a 	bl	8004218 <HAL_GetTick>
 8005124:	0003      	movs	r3, r0
 8005126:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800512a:	f7ff f875 	bl	8004218 <HAL_GetTick>
 800512e:	0002      	movs	r2, r0
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e02c      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800513c:	4b18      	ldr	r3, [pc, #96]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	049b      	lsls	r3, r3, #18
 8005144:	4013      	ands	r3, r2
 8005146:	d1f0      	bne.n	800512a <HAL_RCC_OscConfig+0x5b2>
 8005148:	e024      	b.n	8005194 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e01f      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005156:	4b12      	ldr	r3, [pc, #72]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800515c:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <HAL_RCC_OscConfig+0x628>)
 800515e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005160:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	23c0      	movs	r3, #192	; 0xc0
 8005166:	025b      	lsls	r3, r3, #9
 8005168:	401a      	ands	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	429a      	cmp	r2, r3
 8005170:	d10e      	bne.n	8005190 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	220f      	movs	r2, #15
 8005176:	401a      	ands	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800517c:	429a      	cmp	r2, r3
 800517e:	d107      	bne.n	8005190 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	23f0      	movs	r3, #240	; 0xf0
 8005184:	039b      	lsls	r3, r3, #14
 8005186:	401a      	ands	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800518c:	429a      	cmp	r2, r3
 800518e:	d001      	beq.n	8005194 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e000      	b.n	8005196 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	0018      	movs	r0, r3
 8005198:	46bd      	mov	sp, r7
 800519a:	b008      	add	sp, #32
 800519c:	bd80      	pop	{r7, pc}
 800519e:	46c0      	nop			; (mov r8, r8)
 80051a0:	40021000 	.word	0x40021000
 80051a4:	00001388 	.word	0x00001388
 80051a8:	efffffff 	.word	0xefffffff
 80051ac:	feffffff 	.word	0xfeffffff
 80051b0:	ffc27fff 	.word	0xffc27fff

080051b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0b3      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051c8:	4b5b      	ldr	r3, [pc, #364]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2201      	movs	r2, #1
 80051ce:	4013      	ands	r3, r2
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d911      	bls.n	80051fa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d6:	4b58      	ldr	r3, [pc, #352]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2201      	movs	r2, #1
 80051dc:	4393      	bics	r3, r2
 80051de:	0019      	movs	r1, r3
 80051e0:	4b55      	ldr	r3, [pc, #340]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e8:	4b53      	ldr	r3, [pc, #332]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2201      	movs	r2, #1
 80051ee:	4013      	ands	r3, r2
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d001      	beq.n	80051fa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e09a      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2202      	movs	r2, #2
 8005200:	4013      	ands	r3, r2
 8005202:	d015      	beq.n	8005230 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2204      	movs	r2, #4
 800520a:	4013      	ands	r3, r2
 800520c:	d006      	beq.n	800521c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800520e:	4b4b      	ldr	r3, [pc, #300]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	4b4a      	ldr	r3, [pc, #296]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005214:	21e0      	movs	r1, #224	; 0xe0
 8005216:	00c9      	lsls	r1, r1, #3
 8005218:	430a      	orrs	r2, r1
 800521a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800521c:	4b47      	ldr	r3, [pc, #284]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	22f0      	movs	r2, #240	; 0xf0
 8005222:	4393      	bics	r3, r2
 8005224:	0019      	movs	r1, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	4b44      	ldr	r3, [pc, #272]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 800522c:	430a      	orrs	r2, r1
 800522e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2201      	movs	r2, #1
 8005236:	4013      	ands	r3, r2
 8005238:	d040      	beq.n	80052bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d107      	bne.n	8005252 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005242:	4b3e      	ldr	r3, [pc, #248]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	2380      	movs	r3, #128	; 0x80
 8005248:	029b      	lsls	r3, r3, #10
 800524a:	4013      	ands	r3, r2
 800524c:	d114      	bne.n	8005278 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e06e      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	2b02      	cmp	r3, #2
 8005258:	d107      	bne.n	800526a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800525a:	4b38      	ldr	r3, [pc, #224]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	2380      	movs	r3, #128	; 0x80
 8005260:	049b      	lsls	r3, r3, #18
 8005262:	4013      	ands	r3, r2
 8005264:	d108      	bne.n	8005278 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e062      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800526a:	4b34      	ldr	r3, [pc, #208]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2202      	movs	r2, #2
 8005270:	4013      	ands	r3, r2
 8005272:	d101      	bne.n	8005278 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e05b      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005278:	4b30      	ldr	r3, [pc, #192]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2203      	movs	r2, #3
 800527e:	4393      	bics	r3, r2
 8005280:	0019      	movs	r1, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	4b2d      	ldr	r3, [pc, #180]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005288:	430a      	orrs	r2, r1
 800528a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800528c:	f7fe ffc4 	bl	8004218 <HAL_GetTick>
 8005290:	0003      	movs	r3, r0
 8005292:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005294:	e009      	b.n	80052aa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005296:	f7fe ffbf 	bl	8004218 <HAL_GetTick>
 800529a:	0002      	movs	r2, r0
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	4a27      	ldr	r2, [pc, #156]	; (8005340 <HAL_RCC_ClockConfig+0x18c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e042      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052aa:	4b24      	ldr	r3, [pc, #144]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	220c      	movs	r2, #12
 80052b0:	401a      	ands	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d1ec      	bne.n	8005296 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052bc:	4b1e      	ldr	r3, [pc, #120]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2201      	movs	r2, #1
 80052c2:	4013      	ands	r3, r2
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d211      	bcs.n	80052ee <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ca:	4b1b      	ldr	r3, [pc, #108]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2201      	movs	r2, #1
 80052d0:	4393      	bics	r3, r2
 80052d2:	0019      	movs	r1, r3
 80052d4:	4b18      	ldr	r3, [pc, #96]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052dc:	4b16      	ldr	r3, [pc, #88]	; (8005338 <HAL_RCC_ClockConfig+0x184>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2201      	movs	r2, #1
 80052e2:	4013      	ands	r3, r2
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d001      	beq.n	80052ee <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e020      	b.n	8005330 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2204      	movs	r2, #4
 80052f4:	4013      	ands	r3, r2
 80052f6:	d009      	beq.n	800530c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80052f8:	4b10      	ldr	r3, [pc, #64]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	4a11      	ldr	r2, [pc, #68]	; (8005344 <HAL_RCC_ClockConfig+0x190>)
 80052fe:	4013      	ands	r3, r2
 8005300:	0019      	movs	r1, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	4b0d      	ldr	r3, [pc, #52]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005308:	430a      	orrs	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800530c:	f000 f820 	bl	8005350 <HAL_RCC_GetSysClockFreq>
 8005310:	0001      	movs	r1, r0
 8005312:	4b0a      	ldr	r3, [pc, #40]	; (800533c <HAL_RCC_ClockConfig+0x188>)
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	091b      	lsrs	r3, r3, #4
 8005318:	220f      	movs	r2, #15
 800531a:	4013      	ands	r3, r2
 800531c:	4a0a      	ldr	r2, [pc, #40]	; (8005348 <HAL_RCC_ClockConfig+0x194>)
 800531e:	5cd3      	ldrb	r3, [r2, r3]
 8005320:	000a      	movs	r2, r1
 8005322:	40da      	lsrs	r2, r3
 8005324:	4b09      	ldr	r3, [pc, #36]	; (800534c <HAL_RCC_ClockConfig+0x198>)
 8005326:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005328:	2003      	movs	r0, #3
 800532a:	f7fe ff2f 	bl	800418c <HAL_InitTick>
  
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	0018      	movs	r0, r3
 8005332:	46bd      	mov	sp, r7
 8005334:	b004      	add	sp, #16
 8005336:	bd80      	pop	{r7, pc}
 8005338:	40022000 	.word	0x40022000
 800533c:	40021000 	.word	0x40021000
 8005340:	00001388 	.word	0x00001388
 8005344:	fffff8ff 	.word	0xfffff8ff
 8005348:	0800d854 	.word	0x0800d854
 800534c:	20000000 	.word	0x20000000

08005350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005350:	b590      	push	{r4, r7, lr}
 8005352:	b08f      	sub	sp, #60	; 0x3c
 8005354:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8005356:	2314      	movs	r3, #20
 8005358:	18fb      	adds	r3, r7, r3
 800535a:	4a2c      	ldr	r2, [pc, #176]	; (800540c <HAL_RCC_GetSysClockFreq+0xbc>)
 800535c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800535e:	c313      	stmia	r3!, {r0, r1, r4}
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8005364:	1d3b      	adds	r3, r7, #4
 8005366:	4a2a      	ldr	r2, [pc, #168]	; (8005410 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005368:	ca13      	ldmia	r2!, {r0, r1, r4}
 800536a:	c313      	stmia	r3!, {r0, r1, r4}
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005374:	2300      	movs	r3, #0
 8005376:	62bb      	str	r3, [r7, #40]	; 0x28
 8005378:	2300      	movs	r3, #0
 800537a:	637b      	str	r3, [r7, #52]	; 0x34
 800537c:	2300      	movs	r3, #0
 800537e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8005384:	4b23      	ldr	r3, [pc, #140]	; (8005414 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800538a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538c:	220c      	movs	r2, #12
 800538e:	4013      	ands	r3, r2
 8005390:	2b04      	cmp	r3, #4
 8005392:	d002      	beq.n	800539a <HAL_RCC_GetSysClockFreq+0x4a>
 8005394:	2b08      	cmp	r3, #8
 8005396:	d003      	beq.n	80053a0 <HAL_RCC_GetSysClockFreq+0x50>
 8005398:	e02f      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800539a:	4b1f      	ldr	r3, [pc, #124]	; (8005418 <HAL_RCC_GetSysClockFreq+0xc8>)
 800539c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800539e:	e02f      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80053a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053a2:	0c9b      	lsrs	r3, r3, #18
 80053a4:	220f      	movs	r2, #15
 80053a6:	4013      	ands	r3, r2
 80053a8:	2214      	movs	r2, #20
 80053aa:	18ba      	adds	r2, r7, r2
 80053ac:	5cd3      	ldrb	r3, [r2, r3]
 80053ae:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80053b0:	4b18      	ldr	r3, [pc, #96]	; (8005414 <HAL_RCC_GetSysClockFreq+0xc4>)
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	220f      	movs	r2, #15
 80053b6:	4013      	ands	r3, r2
 80053b8:	1d3a      	adds	r2, r7, #4
 80053ba:	5cd3      	ldrb	r3, [r2, r3]
 80053bc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80053be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053c0:	23c0      	movs	r3, #192	; 0xc0
 80053c2:	025b      	lsls	r3, r3, #9
 80053c4:	401a      	ands	r2, r3
 80053c6:	2380      	movs	r3, #128	; 0x80
 80053c8:	025b      	lsls	r3, r3, #9
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d109      	bne.n	80053e2 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80053ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053d0:	4811      	ldr	r0, [pc, #68]	; (8005418 <HAL_RCC_GetSysClockFreq+0xc8>)
 80053d2:	f7fa febf 	bl	8000154 <__udivsi3>
 80053d6:	0003      	movs	r3, r0
 80053d8:	001a      	movs	r2, r3
 80053da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053dc:	4353      	muls	r3, r2
 80053de:	637b      	str	r3, [r7, #52]	; 0x34
 80053e0:	e008      	b.n	80053f4 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80053e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053e4:	480c      	ldr	r0, [pc, #48]	; (8005418 <HAL_RCC_GetSysClockFreq+0xc8>)
 80053e6:	f7fa feb5 	bl	8000154 <__udivsi3>
 80053ea:	0003      	movs	r3, r0
 80053ec:	001a      	movs	r2, r3
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	4353      	muls	r3, r2
 80053f2:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80053f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80053f8:	e002      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053fa:	4b07      	ldr	r3, [pc, #28]	; (8005418 <HAL_RCC_GetSysClockFreq+0xc8>)
 80053fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80053fe:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005402:	0018      	movs	r0, r3
 8005404:	46bd      	mov	sp, r7
 8005406:	b00f      	add	sp, #60	; 0x3c
 8005408:	bd90      	pop	{r4, r7, pc}
 800540a:	46c0      	nop			; (mov r8, r8)
 800540c:	0800d7a8 	.word	0x0800d7a8
 8005410:	0800d7b8 	.word	0x0800d7b8
 8005414:	40021000 	.word	0x40021000
 8005418:	007a1200 	.word	0x007a1200

0800541c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005420:	4b02      	ldr	r3, [pc, #8]	; (800542c <HAL_RCC_GetHCLKFreq+0x10>)
 8005422:	681b      	ldr	r3, [r3, #0]
}
 8005424:	0018      	movs	r0, r3
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	20000000 	.word	0x20000000

08005430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005434:	f7ff fff2 	bl	800541c <HAL_RCC_GetHCLKFreq>
 8005438:	0001      	movs	r1, r0
 800543a:	4b06      	ldr	r3, [pc, #24]	; (8005454 <HAL_RCC_GetPCLK1Freq+0x24>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	0a1b      	lsrs	r3, r3, #8
 8005440:	2207      	movs	r2, #7
 8005442:	4013      	ands	r3, r2
 8005444:	4a04      	ldr	r2, [pc, #16]	; (8005458 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005446:	5cd3      	ldrb	r3, [r2, r3]
 8005448:	40d9      	lsrs	r1, r3
 800544a:	000b      	movs	r3, r1
}    
 800544c:	0018      	movs	r0, r3
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	40021000 	.word	0x40021000
 8005458:	0800d864 	.word	0x0800d864

0800545c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e042      	b.n	80054f4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	223d      	movs	r2, #61	; 0x3d
 8005472:	5c9b      	ldrb	r3, [r3, r2]
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d107      	bne.n	800548a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	223c      	movs	r2, #60	; 0x3c
 800547e:	2100      	movs	r1, #0
 8005480:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	0018      	movs	r0, r3
 8005486:	f7fe fb61 	bl	8003b4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	223d      	movs	r2, #61	; 0x3d
 800548e:	2102      	movs	r1, #2
 8005490:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	3304      	adds	r3, #4
 800549a:	0019      	movs	r1, r3
 800549c:	0010      	movs	r0, r2
 800549e:	f000 ffed 	bl	800647c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2246      	movs	r2, #70	; 0x46
 80054a6:	2101      	movs	r1, #1
 80054a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	223e      	movs	r2, #62	; 0x3e
 80054ae:	2101      	movs	r1, #1
 80054b0:	5499      	strb	r1, [r3, r2]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	223f      	movs	r2, #63	; 0x3f
 80054b6:	2101      	movs	r1, #1
 80054b8:	5499      	strb	r1, [r3, r2]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2240      	movs	r2, #64	; 0x40
 80054be:	2101      	movs	r1, #1
 80054c0:	5499      	strb	r1, [r3, r2]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2241      	movs	r2, #65	; 0x41
 80054c6:	2101      	movs	r1, #1
 80054c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2242      	movs	r2, #66	; 0x42
 80054ce:	2101      	movs	r1, #1
 80054d0:	5499      	strb	r1, [r3, r2]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2243      	movs	r2, #67	; 0x43
 80054d6:	2101      	movs	r1, #1
 80054d8:	5499      	strb	r1, [r3, r2]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2244      	movs	r2, #68	; 0x44
 80054de:	2101      	movs	r1, #1
 80054e0:	5499      	strb	r1, [r3, r2]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2245      	movs	r2, #69	; 0x45
 80054e6:	2101      	movs	r1, #1
 80054e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	223d      	movs	r2, #61	; 0x3d
 80054ee:	2101      	movs	r1, #1
 80054f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	0018      	movs	r0, r3
 80054f6:	46bd      	mov	sp, r7
 80054f8:	b002      	add	sp, #8
 80054fa:	bd80      	pop	{r7, pc}

080054fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e042      	b.n	8005594 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	223d      	movs	r2, #61	; 0x3d
 8005512:	5c9b      	ldrb	r3, [r3, r2]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d107      	bne.n	800552a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	223c      	movs	r2, #60	; 0x3c
 800551e:	2100      	movs	r1, #0
 8005520:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	0018      	movs	r0, r3
 8005526:	f000 f839 	bl	800559c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	223d      	movs	r2, #61	; 0x3d
 800552e:	2102      	movs	r1, #2
 8005530:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3304      	adds	r3, #4
 800553a:	0019      	movs	r1, r3
 800553c:	0010      	movs	r0, r2
 800553e:	f000 ff9d 	bl	800647c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2246      	movs	r2, #70	; 0x46
 8005546:	2101      	movs	r1, #1
 8005548:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	223e      	movs	r2, #62	; 0x3e
 800554e:	2101      	movs	r1, #1
 8005550:	5499      	strb	r1, [r3, r2]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	223f      	movs	r2, #63	; 0x3f
 8005556:	2101      	movs	r1, #1
 8005558:	5499      	strb	r1, [r3, r2]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2240      	movs	r2, #64	; 0x40
 800555e:	2101      	movs	r1, #1
 8005560:	5499      	strb	r1, [r3, r2]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2241      	movs	r2, #65	; 0x41
 8005566:	2101      	movs	r1, #1
 8005568:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2242      	movs	r2, #66	; 0x42
 800556e:	2101      	movs	r1, #1
 8005570:	5499      	strb	r1, [r3, r2]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2243      	movs	r2, #67	; 0x43
 8005576:	2101      	movs	r1, #1
 8005578:	5499      	strb	r1, [r3, r2]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2244      	movs	r2, #68	; 0x44
 800557e:	2101      	movs	r1, #1
 8005580:	5499      	strb	r1, [r3, r2]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2245      	movs	r2, #69	; 0x45
 8005586:	2101      	movs	r1, #1
 8005588:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	223d      	movs	r2, #61	; 0x3d
 800558e:	2101      	movs	r1, #1
 8005590:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	b002      	add	sp, #8
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055a4:	46c0      	nop			; (mov r8, r8)
 80055a6:	46bd      	mov	sp, r7
 80055a8:	b002      	add	sp, #8
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d108      	bne.n	80055ce <HAL_TIM_PWM_Start+0x22>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	223e      	movs	r2, #62	; 0x3e
 80055c0:	5c9b      	ldrb	r3, [r3, r2]
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	3b01      	subs	r3, #1
 80055c6:	1e5a      	subs	r2, r3, #1
 80055c8:	4193      	sbcs	r3, r2
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	e01f      	b.n	800560e <HAL_TIM_PWM_Start+0x62>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d108      	bne.n	80055e6 <HAL_TIM_PWM_Start+0x3a>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	223f      	movs	r2, #63	; 0x3f
 80055d8:	5c9b      	ldrb	r3, [r3, r2]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	3b01      	subs	r3, #1
 80055de:	1e5a      	subs	r2, r3, #1
 80055e0:	4193      	sbcs	r3, r2
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	e013      	b.n	800560e <HAL_TIM_PWM_Start+0x62>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	d108      	bne.n	80055fe <HAL_TIM_PWM_Start+0x52>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2240      	movs	r2, #64	; 0x40
 80055f0:	5c9b      	ldrb	r3, [r3, r2]
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	3b01      	subs	r3, #1
 80055f6:	1e5a      	subs	r2, r3, #1
 80055f8:	4193      	sbcs	r3, r2
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	e007      	b.n	800560e <HAL_TIM_PWM_Start+0x62>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2241      	movs	r2, #65	; 0x41
 8005602:	5c9b      	ldrb	r3, [r3, r2]
 8005604:	b2db      	uxtb	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	1e5a      	subs	r2, r3, #1
 800560a:	4193      	sbcs	r3, r2
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e06e      	b.n	80056f4 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d104      	bne.n	8005626 <HAL_TIM_PWM_Start+0x7a>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	223e      	movs	r2, #62	; 0x3e
 8005620:	2102      	movs	r1, #2
 8005622:	5499      	strb	r1, [r3, r2]
 8005624:	e013      	b.n	800564e <HAL_TIM_PWM_Start+0xa2>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b04      	cmp	r3, #4
 800562a:	d104      	bne.n	8005636 <HAL_TIM_PWM_Start+0x8a>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	223f      	movs	r2, #63	; 0x3f
 8005630:	2102      	movs	r1, #2
 8005632:	5499      	strb	r1, [r3, r2]
 8005634:	e00b      	b.n	800564e <HAL_TIM_PWM_Start+0xa2>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d104      	bne.n	8005646 <HAL_TIM_PWM_Start+0x9a>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2240      	movs	r2, #64	; 0x40
 8005640:	2102      	movs	r1, #2
 8005642:	5499      	strb	r1, [r3, r2]
 8005644:	e003      	b.n	800564e <HAL_TIM_PWM_Start+0xa2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2241      	movs	r2, #65	; 0x41
 800564a:	2102      	movs	r1, #2
 800564c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6839      	ldr	r1, [r7, #0]
 8005654:	2201      	movs	r2, #1
 8005656:	0018      	movs	r0, r3
 8005658:	f001 fb3c 	bl	8006cd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a26      	ldr	r2, [pc, #152]	; (80056fc <HAL_TIM_PWM_Start+0x150>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00e      	beq.n	8005684 <HAL_TIM_PWM_Start+0xd8>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a25      	ldr	r2, [pc, #148]	; (8005700 <HAL_TIM_PWM_Start+0x154>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d009      	beq.n	8005684 <HAL_TIM_PWM_Start+0xd8>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a23      	ldr	r2, [pc, #140]	; (8005704 <HAL_TIM_PWM_Start+0x158>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d004      	beq.n	8005684 <HAL_TIM_PWM_Start+0xd8>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a22      	ldr	r2, [pc, #136]	; (8005708 <HAL_TIM_PWM_Start+0x15c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d101      	bne.n	8005688 <HAL_TIM_PWM_Start+0xdc>
 8005684:	2301      	movs	r3, #1
 8005686:	e000      	b.n	800568a <HAL_TIM_PWM_Start+0xde>
 8005688:	2300      	movs	r3, #0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d008      	beq.n	80056a0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2180      	movs	r1, #128	; 0x80
 800569a:	0209      	lsls	r1, r1, #8
 800569c:	430a      	orrs	r2, r1
 800569e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a15      	ldr	r2, [pc, #84]	; (80056fc <HAL_TIM_PWM_Start+0x150>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d009      	beq.n	80056be <HAL_TIM_PWM_Start+0x112>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a17      	ldr	r2, [pc, #92]	; (800570c <HAL_TIM_PWM_Start+0x160>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_TIM_PWM_Start+0x112>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a11      	ldr	r2, [pc, #68]	; (8005700 <HAL_TIM_PWM_Start+0x154>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d111      	bne.n	80056e2 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	2207      	movs	r2, #7
 80056c6:	4013      	ands	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2b06      	cmp	r3, #6
 80056ce:	d010      	beq.n	80056f2 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2101      	movs	r1, #1
 80056dc:	430a      	orrs	r2, r1
 80056de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e0:	e007      	b.n	80056f2 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2101      	movs	r1, #1
 80056ee:	430a      	orrs	r2, r1
 80056f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	0018      	movs	r0, r3
 80056f6:	46bd      	mov	sp, r7
 80056f8:	b004      	add	sp, #16
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	40012c00 	.word	0x40012c00
 8005700:	40014000 	.word	0x40014000
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800
 800570c:	40000400 	.word	0x40000400

08005710 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800571a:	230f      	movs	r3, #15
 800571c:	18fb      	adds	r3, r7, r3
 800571e:	2200      	movs	r2, #0
 8005720:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d108      	bne.n	800573a <HAL_TIM_PWM_Start_IT+0x2a>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	223e      	movs	r2, #62	; 0x3e
 800572c:	5c9b      	ldrb	r3, [r3, r2]
 800572e:	b2db      	uxtb	r3, r3
 8005730:	3b01      	subs	r3, #1
 8005732:	1e5a      	subs	r2, r3, #1
 8005734:	4193      	sbcs	r3, r2
 8005736:	b2db      	uxtb	r3, r3
 8005738:	e01f      	b.n	800577a <HAL_TIM_PWM_Start_IT+0x6a>
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2b04      	cmp	r3, #4
 800573e:	d108      	bne.n	8005752 <HAL_TIM_PWM_Start_IT+0x42>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	223f      	movs	r2, #63	; 0x3f
 8005744:	5c9b      	ldrb	r3, [r3, r2]
 8005746:	b2db      	uxtb	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	1e5a      	subs	r2, r3, #1
 800574c:	4193      	sbcs	r3, r2
 800574e:	b2db      	uxtb	r3, r3
 8005750:	e013      	b.n	800577a <HAL_TIM_PWM_Start_IT+0x6a>
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b08      	cmp	r3, #8
 8005756:	d108      	bne.n	800576a <HAL_TIM_PWM_Start_IT+0x5a>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2240      	movs	r2, #64	; 0x40
 800575c:	5c9b      	ldrb	r3, [r3, r2]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	3b01      	subs	r3, #1
 8005762:	1e5a      	subs	r2, r3, #1
 8005764:	4193      	sbcs	r3, r2
 8005766:	b2db      	uxtb	r3, r3
 8005768:	e007      	b.n	800577a <HAL_TIM_PWM_Start_IT+0x6a>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2241      	movs	r2, #65	; 0x41
 800576e:	5c9b      	ldrb	r3, [r3, r2]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	4193      	sbcs	r3, r2
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e0b1      	b.n	80058e6 <HAL_TIM_PWM_Start_IT+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d104      	bne.n	8005792 <HAL_TIM_PWM_Start_IT+0x82>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	223e      	movs	r2, #62	; 0x3e
 800578c:	2102      	movs	r1, #2
 800578e:	5499      	strb	r1, [r3, r2]
 8005790:	e013      	b.n	80057ba <HAL_TIM_PWM_Start_IT+0xaa>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b04      	cmp	r3, #4
 8005796:	d104      	bne.n	80057a2 <HAL_TIM_PWM_Start_IT+0x92>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	223f      	movs	r2, #63	; 0x3f
 800579c:	2102      	movs	r1, #2
 800579e:	5499      	strb	r1, [r3, r2]
 80057a0:	e00b      	b.n	80057ba <HAL_TIM_PWM_Start_IT+0xaa>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d104      	bne.n	80057b2 <HAL_TIM_PWM_Start_IT+0xa2>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2240      	movs	r2, #64	; 0x40
 80057ac:	2102      	movs	r1, #2
 80057ae:	5499      	strb	r1, [r3, r2]
 80057b0:	e003      	b.n	80057ba <HAL_TIM_PWM_Start_IT+0xaa>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2241      	movs	r2, #65	; 0x41
 80057b6:	2102      	movs	r1, #2
 80057b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b0c      	cmp	r3, #12
 80057be:	d02a      	beq.n	8005816 <HAL_TIM_PWM_Start_IT+0x106>
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	2b0c      	cmp	r3, #12
 80057c4:	d830      	bhi.n	8005828 <HAL_TIM_PWM_Start_IT+0x118>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b08      	cmp	r3, #8
 80057ca:	d01b      	beq.n	8005804 <HAL_TIM_PWM_Start_IT+0xf4>
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2b08      	cmp	r3, #8
 80057d0:	d82a      	bhi.n	8005828 <HAL_TIM_PWM_Start_IT+0x118>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_TIM_PWM_Start_IT+0xd0>
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	2b04      	cmp	r3, #4
 80057dc:	d009      	beq.n	80057f2 <HAL_TIM_PWM_Start_IT+0xe2>
 80057de:	e023      	b.n	8005828 <HAL_TIM_PWM_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2102      	movs	r1, #2
 80057ec:	430a      	orrs	r2, r1
 80057ee:	60da      	str	r2, [r3, #12]
      break;
 80057f0:	e01f      	b.n	8005832 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68da      	ldr	r2, [r3, #12]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2104      	movs	r1, #4
 80057fe:	430a      	orrs	r2, r1
 8005800:	60da      	str	r2, [r3, #12]
      break;
 8005802:	e016      	b.n	8005832 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2108      	movs	r1, #8
 8005810:	430a      	orrs	r2, r1
 8005812:	60da      	str	r2, [r3, #12]
      break;
 8005814:	e00d      	b.n	8005832 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2110      	movs	r1, #16
 8005822:	430a      	orrs	r2, r1
 8005824:	60da      	str	r2, [r3, #12]
      break;
 8005826:	e004      	b.n	8005832 <HAL_TIM_PWM_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8005828:	230f      	movs	r3, #15
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	2201      	movs	r2, #1
 800582e:	701a      	strb	r2, [r3, #0]
      break;
 8005830:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8005832:	230f      	movs	r3, #15
 8005834:	18fb      	adds	r3, r7, r3
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d151      	bne.n	80058e0 <HAL_TIM_PWM_Start_IT+0x1d0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6839      	ldr	r1, [r7, #0]
 8005842:	2201      	movs	r2, #1
 8005844:	0018      	movs	r0, r3
 8005846:	f001 fa45 	bl	8006cd4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a28      	ldr	r2, [pc, #160]	; (80058f0 <HAL_TIM_PWM_Start_IT+0x1e0>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d00e      	beq.n	8005872 <HAL_TIM_PWM_Start_IT+0x162>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a26      	ldr	r2, [pc, #152]	; (80058f4 <HAL_TIM_PWM_Start_IT+0x1e4>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d009      	beq.n	8005872 <HAL_TIM_PWM_Start_IT+0x162>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a25      	ldr	r2, [pc, #148]	; (80058f8 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d004      	beq.n	8005872 <HAL_TIM_PWM_Start_IT+0x162>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a23      	ldr	r2, [pc, #140]	; (80058fc <HAL_TIM_PWM_Start_IT+0x1ec>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d101      	bne.n	8005876 <HAL_TIM_PWM_Start_IT+0x166>
 8005872:	2301      	movs	r3, #1
 8005874:	e000      	b.n	8005878 <HAL_TIM_PWM_Start_IT+0x168>
 8005876:	2300      	movs	r3, #0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d008      	beq.n	800588e <HAL_TIM_PWM_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2180      	movs	r1, #128	; 0x80
 8005888:	0209      	lsls	r1, r1, #8
 800588a:	430a      	orrs	r2, r1
 800588c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a17      	ldr	r2, [pc, #92]	; (80058f0 <HAL_TIM_PWM_Start_IT+0x1e0>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d009      	beq.n	80058ac <HAL_TIM_PWM_Start_IT+0x19c>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a18      	ldr	r2, [pc, #96]	; (8005900 <HAL_TIM_PWM_Start_IT+0x1f0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d004      	beq.n	80058ac <HAL_TIM_PWM_Start_IT+0x19c>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a13      	ldr	r2, [pc, #76]	; (80058f4 <HAL_TIM_PWM_Start_IT+0x1e4>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d111      	bne.n	80058d0 <HAL_TIM_PWM_Start_IT+0x1c0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	2207      	movs	r2, #7
 80058b4:	4013      	ands	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2b06      	cmp	r3, #6
 80058bc:	d010      	beq.n	80058e0 <HAL_TIM_PWM_Start_IT+0x1d0>
      {
        __HAL_TIM_ENABLE(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2101      	movs	r1, #1
 80058ca:	430a      	orrs	r2, r1
 80058cc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ce:	e007      	b.n	80058e0 <HAL_TIM_PWM_Start_IT+0x1d0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2101      	movs	r1, #1
 80058dc:	430a      	orrs	r2, r1
 80058de:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80058e0:	230f      	movs	r3, #15
 80058e2:	18fb      	adds	r3, r7, r3
 80058e4:	781b      	ldrb	r3, [r3, #0]
}
 80058e6:	0018      	movs	r0, r3
 80058e8:	46bd      	mov	sp, r7
 80058ea:	b004      	add	sp, #16
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	46c0      	nop			; (mov r8, r8)
 80058f0:	40012c00 	.word	0x40012c00
 80058f4:	40014000 	.word	0x40014000
 80058f8:	40014400 	.word	0x40014400
 80058fc:	40014800 	.word	0x40014800
 8005900:	40000400 	.word	0x40000400

08005904 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800590e:	230f      	movs	r3, #15
 8005910:	18fb      	adds	r3, r7, r3
 8005912:	2200      	movs	r2, #0
 8005914:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b0c      	cmp	r3, #12
 800591a:	d02a      	beq.n	8005972 <HAL_TIM_PWM_Stop_IT+0x6e>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b0c      	cmp	r3, #12
 8005920:	d830      	bhi.n	8005984 <HAL_TIM_PWM_Stop_IT+0x80>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b08      	cmp	r3, #8
 8005926:	d01b      	beq.n	8005960 <HAL_TIM_PWM_Stop_IT+0x5c>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b08      	cmp	r3, #8
 800592c:	d82a      	bhi.n	8005984 <HAL_TIM_PWM_Stop_IT+0x80>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d003      	beq.n	800593c <HAL_TIM_PWM_Stop_IT+0x38>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b04      	cmp	r3, #4
 8005938:	d009      	beq.n	800594e <HAL_TIM_PWM_Stop_IT+0x4a>
 800593a:	e023      	b.n	8005984 <HAL_TIM_PWM_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2102      	movs	r1, #2
 8005948:	438a      	bics	r2, r1
 800594a:	60da      	str	r2, [r3, #12]
      break;
 800594c:	e01f      	b.n	800598e <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2104      	movs	r1, #4
 800595a:	438a      	bics	r2, r1
 800595c:	60da      	str	r2, [r3, #12]
      break;
 800595e:	e016      	b.n	800598e <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2108      	movs	r1, #8
 800596c:	438a      	bics	r2, r1
 800596e:	60da      	str	r2, [r3, #12]
      break;
 8005970:	e00d      	b.n	800598e <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68da      	ldr	r2, [r3, #12]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2110      	movs	r1, #16
 800597e:	438a      	bics	r2, r1
 8005980:	60da      	str	r2, [r3, #12]
      break;
 8005982:	e004      	b.n	800598e <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 8005984:	230f      	movs	r3, #15
 8005986:	18fb      	adds	r3, r7, r3
 8005988:	2201      	movs	r2, #1
 800598a:	701a      	strb	r2, [r3, #0]
      break;
 800598c:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800598e:	230f      	movs	r3, #15
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d000      	beq.n	800599a <HAL_TIM_PWM_Stop_IT+0x96>
 8005998:	e063      	b.n	8005a62 <HAL_TIM_PWM_Stop_IT+0x15e>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6839      	ldr	r1, [r7, #0]
 80059a0:	2200      	movs	r2, #0
 80059a2:	0018      	movs	r0, r3
 80059a4:	f001 f996 	bl	8006cd4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a30      	ldr	r2, [pc, #192]	; (8005a70 <HAL_TIM_PWM_Stop_IT+0x16c>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00e      	beq.n	80059d0 <HAL_TIM_PWM_Stop_IT+0xcc>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a2f      	ldr	r2, [pc, #188]	; (8005a74 <HAL_TIM_PWM_Stop_IT+0x170>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d009      	beq.n	80059d0 <HAL_TIM_PWM_Stop_IT+0xcc>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a2d      	ldr	r2, [pc, #180]	; (8005a78 <HAL_TIM_PWM_Stop_IT+0x174>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d004      	beq.n	80059d0 <HAL_TIM_PWM_Stop_IT+0xcc>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a2c      	ldr	r2, [pc, #176]	; (8005a7c <HAL_TIM_PWM_Stop_IT+0x178>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_PWM_Stop_IT+0xd0>
 80059d0:	2301      	movs	r3, #1
 80059d2:	e000      	b.n	80059d6 <HAL_TIM_PWM_Stop_IT+0xd2>
 80059d4:	2300      	movs	r3, #0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d013      	beq.n	8005a02 <HAL_TIM_PWM_Stop_IT+0xfe>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	4a27      	ldr	r2, [pc, #156]	; (8005a80 <HAL_TIM_PWM_Stop_IT+0x17c>)
 80059e2:	4013      	ands	r3, r2
 80059e4:	d10d      	bne.n	8005a02 <HAL_TIM_PWM_Stop_IT+0xfe>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	4a25      	ldr	r2, [pc, #148]	; (8005a84 <HAL_TIM_PWM_Stop_IT+0x180>)
 80059ee:	4013      	ands	r3, r2
 80059f0:	d107      	bne.n	8005a02 <HAL_TIM_PWM_Stop_IT+0xfe>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4922      	ldr	r1, [pc, #136]	; (8005a88 <HAL_TIM_PWM_Stop_IT+0x184>)
 80059fe:	400a      	ands	r2, r1
 8005a00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	4a1d      	ldr	r2, [pc, #116]	; (8005a80 <HAL_TIM_PWM_Stop_IT+0x17c>)
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	d10d      	bne.n	8005a2a <HAL_TIM_PWM_Stop_IT+0x126>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	4a1b      	ldr	r2, [pc, #108]	; (8005a84 <HAL_TIM_PWM_Stop_IT+0x180>)
 8005a16:	4013      	ands	r3, r2
 8005a18:	d107      	bne.n	8005a2a <HAL_TIM_PWM_Stop_IT+0x126>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2101      	movs	r1, #1
 8005a26:	438a      	bics	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_PWM_Stop_IT+0x136>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	223e      	movs	r2, #62	; 0x3e
 8005a34:	2101      	movs	r1, #1
 8005a36:	5499      	strb	r1, [r3, r2]
 8005a38:	e013      	b.n	8005a62 <HAL_TIM_PWM_Stop_IT+0x15e>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_PWM_Stop_IT+0x146>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	223f      	movs	r2, #63	; 0x3f
 8005a44:	2101      	movs	r1, #1
 8005a46:	5499      	strb	r1, [r3, r2]
 8005a48:	e00b      	b.n	8005a62 <HAL_TIM_PWM_Stop_IT+0x15e>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_PWM_Stop_IT+0x156>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2240      	movs	r2, #64	; 0x40
 8005a54:	2101      	movs	r1, #1
 8005a56:	5499      	strb	r1, [r3, r2]
 8005a58:	e003      	b.n	8005a62 <HAL_TIM_PWM_Stop_IT+0x15e>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2241      	movs	r2, #65	; 0x41
 8005a5e:	2101      	movs	r1, #1
 8005a60:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8005a62:	230f      	movs	r3, #15
 8005a64:	18fb      	adds	r3, r7, r3
 8005a66:	781b      	ldrb	r3, [r3, #0]
}
 8005a68:	0018      	movs	r0, r3
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	b004      	add	sp, #16
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	40012c00 	.word	0x40012c00
 8005a74:	40014000 	.word	0x40014000
 8005a78:	40014400 	.word	0x40014400
 8005a7c:	40014800 	.word	0x40014800
 8005a80:	00001111 	.word	0x00001111
 8005a84:	00000444 	.word	0x00000444
 8005a88:	ffff7fff 	.word	0xffff7fff

08005a8c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e042      	b.n	8005b24 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	223d      	movs	r2, #61	; 0x3d
 8005aa2:	5c9b      	ldrb	r3, [r3, r2]
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d107      	bne.n	8005aba <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	223c      	movs	r2, #60	; 0x3c
 8005aae:	2100      	movs	r1, #0
 8005ab0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	f7fe f887 	bl	8003bc8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	223d      	movs	r2, #61	; 0x3d
 8005abe:	2102      	movs	r1, #2
 8005ac0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3304      	adds	r3, #4
 8005aca:	0019      	movs	r1, r3
 8005acc:	0010      	movs	r0, r2
 8005ace:	f000 fcd5 	bl	800647c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2246      	movs	r2, #70	; 0x46
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	223e      	movs	r2, #62	; 0x3e
 8005ade:	2101      	movs	r1, #1
 8005ae0:	5499      	strb	r1, [r3, r2]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	223f      	movs	r2, #63	; 0x3f
 8005ae6:	2101      	movs	r1, #1
 8005ae8:	5499      	strb	r1, [r3, r2]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2240      	movs	r2, #64	; 0x40
 8005aee:	2101      	movs	r1, #1
 8005af0:	5499      	strb	r1, [r3, r2]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2241      	movs	r2, #65	; 0x41
 8005af6:	2101      	movs	r1, #1
 8005af8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2242      	movs	r2, #66	; 0x42
 8005afe:	2101      	movs	r1, #1
 8005b00:	5499      	strb	r1, [r3, r2]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2243      	movs	r2, #67	; 0x43
 8005b06:	2101      	movs	r1, #1
 8005b08:	5499      	strb	r1, [r3, r2]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2244      	movs	r2, #68	; 0x44
 8005b0e:	2101      	movs	r1, #1
 8005b10:	5499      	strb	r1, [r3, r2]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2245      	movs	r2, #69	; 0x45
 8005b16:	2101      	movs	r1, #1
 8005b18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	223d      	movs	r2, #61	; 0x3d
 8005b1e:	2101      	movs	r1, #1
 8005b20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	0018      	movs	r0, r3
 8005b26:	46bd      	mov	sp, r7
 8005b28:	b002      	add	sp, #8
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b36:	230f      	movs	r3, #15
 8005b38:	18fb      	adds	r3, r7, r3
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d104      	bne.n	8005b4e <HAL_TIM_IC_Start_IT+0x22>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	223e      	movs	r2, #62	; 0x3e
 8005b48:	5c9b      	ldrb	r3, [r3, r2]
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	e013      	b.n	8005b76 <HAL_TIM_IC_Start_IT+0x4a>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	d104      	bne.n	8005b5e <HAL_TIM_IC_Start_IT+0x32>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	223f      	movs	r2, #63	; 0x3f
 8005b58:	5c9b      	ldrb	r3, [r3, r2]
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	e00b      	b.n	8005b76 <HAL_TIM_IC_Start_IT+0x4a>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d104      	bne.n	8005b6e <HAL_TIM_IC_Start_IT+0x42>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2240      	movs	r2, #64	; 0x40
 8005b68:	5c9b      	ldrb	r3, [r3, r2]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	e003      	b.n	8005b76 <HAL_TIM_IC_Start_IT+0x4a>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2241      	movs	r2, #65	; 0x41
 8005b72:	5c9b      	ldrb	r3, [r3, r2]
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	220e      	movs	r2, #14
 8005b78:	18ba      	adds	r2, r7, r2
 8005b7a:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <HAL_TIM_IC_Start_IT+0x60>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2242      	movs	r2, #66	; 0x42
 8005b86:	5c9b      	ldrb	r3, [r3, r2]
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e013      	b.n	8005bb4 <HAL_TIM_IC_Start_IT+0x88>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d104      	bne.n	8005b9c <HAL_TIM_IC_Start_IT+0x70>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2243      	movs	r2, #67	; 0x43
 8005b96:	5c9b      	ldrb	r3, [r3, r2]
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	e00b      	b.n	8005bb4 <HAL_TIM_IC_Start_IT+0x88>
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	2b08      	cmp	r3, #8
 8005ba0:	d104      	bne.n	8005bac <HAL_TIM_IC_Start_IT+0x80>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2244      	movs	r2, #68	; 0x44
 8005ba6:	5c9b      	ldrb	r3, [r3, r2]
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	e003      	b.n	8005bb4 <HAL_TIM_IC_Start_IT+0x88>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2245      	movs	r2, #69	; 0x45
 8005bb0:	5c9b      	ldrb	r3, [r3, r2]
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	210d      	movs	r1, #13
 8005bb6:	187a      	adds	r2, r7, r1
 8005bb8:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bba:	230e      	movs	r3, #14
 8005bbc:	18fb      	adds	r3, r7, r3
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d103      	bne.n	8005bcc <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bc4:	187b      	adds	r3, r7, r1
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d001      	beq.n	8005bd0 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e0ab      	b.n	8005d28 <HAL_TIM_IC_Start_IT+0x1fc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d104      	bne.n	8005be0 <HAL_TIM_IC_Start_IT+0xb4>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	223e      	movs	r2, #62	; 0x3e
 8005bda:	2102      	movs	r1, #2
 8005bdc:	5499      	strb	r1, [r3, r2]
 8005bde:	e013      	b.n	8005c08 <HAL_TIM_IC_Start_IT+0xdc>
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d104      	bne.n	8005bf0 <HAL_TIM_IC_Start_IT+0xc4>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	223f      	movs	r2, #63	; 0x3f
 8005bea:	2102      	movs	r1, #2
 8005bec:	5499      	strb	r1, [r3, r2]
 8005bee:	e00b      	b.n	8005c08 <HAL_TIM_IC_Start_IT+0xdc>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d104      	bne.n	8005c00 <HAL_TIM_IC_Start_IT+0xd4>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2240      	movs	r2, #64	; 0x40
 8005bfa:	2102      	movs	r1, #2
 8005bfc:	5499      	strb	r1, [r3, r2]
 8005bfe:	e003      	b.n	8005c08 <HAL_TIM_IC_Start_IT+0xdc>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2241      	movs	r2, #65	; 0x41
 8005c04:	2102      	movs	r1, #2
 8005c06:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d104      	bne.n	8005c18 <HAL_TIM_IC_Start_IT+0xec>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2242      	movs	r2, #66	; 0x42
 8005c12:	2102      	movs	r1, #2
 8005c14:	5499      	strb	r1, [r3, r2]
 8005c16:	e013      	b.n	8005c40 <HAL_TIM_IC_Start_IT+0x114>
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d104      	bne.n	8005c28 <HAL_TIM_IC_Start_IT+0xfc>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2243      	movs	r2, #67	; 0x43
 8005c22:	2102      	movs	r1, #2
 8005c24:	5499      	strb	r1, [r3, r2]
 8005c26:	e00b      	b.n	8005c40 <HAL_TIM_IC_Start_IT+0x114>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	2b08      	cmp	r3, #8
 8005c2c:	d104      	bne.n	8005c38 <HAL_TIM_IC_Start_IT+0x10c>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2244      	movs	r2, #68	; 0x44
 8005c32:	2102      	movs	r1, #2
 8005c34:	5499      	strb	r1, [r3, r2]
 8005c36:	e003      	b.n	8005c40 <HAL_TIM_IC_Start_IT+0x114>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2245      	movs	r2, #69	; 0x45
 8005c3c:	2102      	movs	r1, #2
 8005c3e:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	2b0c      	cmp	r3, #12
 8005c44:	d02a      	beq.n	8005c9c <HAL_TIM_IC_Start_IT+0x170>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	d830      	bhi.n	8005cae <HAL_TIM_IC_Start_IT+0x182>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d01b      	beq.n	8005c8a <HAL_TIM_IC_Start_IT+0x15e>
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d82a      	bhi.n	8005cae <HAL_TIM_IC_Start_IT+0x182>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_TIM_IC_Start_IT+0x13a>
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d009      	beq.n	8005c78 <HAL_TIM_IC_Start_IT+0x14c>
 8005c64:	e023      	b.n	8005cae <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68da      	ldr	r2, [r3, #12]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2102      	movs	r1, #2
 8005c72:	430a      	orrs	r2, r1
 8005c74:	60da      	str	r2, [r3, #12]
      break;
 8005c76:	e01f      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2104      	movs	r1, #4
 8005c84:	430a      	orrs	r2, r1
 8005c86:	60da      	str	r2, [r3, #12]
      break;
 8005c88:	e016      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2108      	movs	r1, #8
 8005c96:	430a      	orrs	r2, r1
 8005c98:	60da      	str	r2, [r3, #12]
      break;
 8005c9a:	e00d      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2110      	movs	r1, #16
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	60da      	str	r2, [r3, #12]
      break;
 8005cac:	e004      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 8005cae:	230f      	movs	r3, #15
 8005cb0:	18fb      	adds	r3, r7, r3
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	701a      	strb	r2, [r3, #0]
      break;
 8005cb6:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8005cb8:	230f      	movs	r3, #15
 8005cba:	18fb      	adds	r3, r7, r3
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d12f      	bne.n	8005d22 <HAL_TIM_IC_Start_IT+0x1f6>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6839      	ldr	r1, [r7, #0]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f001 f802 	bl	8006cd4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a16      	ldr	r2, [pc, #88]	; (8005d30 <HAL_TIM_IC_Start_IT+0x204>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d009      	beq.n	8005cee <HAL_TIM_IC_Start_IT+0x1c2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a15      	ldr	r2, [pc, #84]	; (8005d34 <HAL_TIM_IC_Start_IT+0x208>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d004      	beq.n	8005cee <HAL_TIM_IC_Start_IT+0x1c2>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a13      	ldr	r2, [pc, #76]	; (8005d38 <HAL_TIM_IC_Start_IT+0x20c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d111      	bne.n	8005d12 <HAL_TIM_IC_Start_IT+0x1e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2207      	movs	r2, #7
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2b06      	cmp	r3, #6
 8005cfe:	d010      	beq.n	8005d22 <HAL_TIM_IC_Start_IT+0x1f6>
      {
        __HAL_TIM_ENABLE(htim);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d10:	e007      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x1f6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005d22:	230f      	movs	r3, #15
 8005d24:	18fb      	adds	r3, r7, r3
 8005d26:	781b      	ldrb	r3, [r3, #0]
}
 8005d28:	0018      	movs	r0, r3
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	b004      	add	sp, #16
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	40012c00 	.word	0x40012c00
 8005d34:	40000400 	.word	0x40000400
 8005d38:	40014000 	.word	0x40014000

08005d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d124      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	2202      	movs	r2, #2
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d11d      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2203      	movs	r2, #3
 8005d66:	4252      	negs	r2, r2
 8005d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	2203      	movs	r2, #3
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d004      	beq.n	8005d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	0018      	movs	r0, r3
 8005d80:	f7fd fc04 	bl	800358c <HAL_TIM_IC_CaptureCallback>
 8005d84:	e007      	b.n	8005d96 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f000 fb67 	bl	800645c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	0018      	movs	r0, r3
 8005d92:	f7fd fbb9 	bl	8003508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	2204      	movs	r2, #4
 8005da4:	4013      	ands	r3, r2
 8005da6:	2b04      	cmp	r3, #4
 8005da8:	d125      	bne.n	8005df6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	2204      	movs	r2, #4
 8005db2:	4013      	ands	r3, r2
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	d11e      	bne.n	8005df6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2205      	movs	r2, #5
 8005dbe:	4252      	negs	r2, r2
 8005dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	23c0      	movs	r3, #192	; 0xc0
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d004      	beq.n	8005de0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f7fd fbd7 	bl	800358c <HAL_TIM_IC_CaptureCallback>
 8005dde:	e007      	b.n	8005df0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 fb3a 	bl	800645c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	0018      	movs	r0, r3
 8005dec:	f7fd fb8c 	bl	8003508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b08      	cmp	r3, #8
 8005e02:	d124      	bne.n	8005e4e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2208      	movs	r2, #8
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	2b08      	cmp	r3, #8
 8005e10:	d11d      	bne.n	8005e4e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2209      	movs	r2, #9
 8005e18:	4252      	negs	r2, r2
 8005e1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2204      	movs	r2, #4
 8005e20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	2203      	movs	r2, #3
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	d004      	beq.n	8005e38 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	0018      	movs	r0, r3
 8005e32:	f7fd fbab 	bl	800358c <HAL_TIM_IC_CaptureCallback>
 8005e36:	e007      	b.n	8005e48 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	f000 fb0e 	bl	800645c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	0018      	movs	r0, r3
 8005e44:	f7fd fb60 	bl	8003508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	2210      	movs	r2, #16
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b10      	cmp	r3, #16
 8005e5a:	d125      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	2210      	movs	r2, #16
 8005e64:	4013      	ands	r3, r2
 8005e66:	2b10      	cmp	r3, #16
 8005e68:	d11e      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2211      	movs	r2, #17
 8005e70:	4252      	negs	r2, r2
 8005e72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2208      	movs	r2, #8
 8005e78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	23c0      	movs	r3, #192	; 0xc0
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4013      	ands	r3, r2
 8005e86:	d004      	beq.n	8005e92 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f7fd fb7e 	bl	800358c <HAL_TIM_IC_CaptureCallback>
 8005e90:	e007      	b.n	8005ea2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	0018      	movs	r0, r3
 8005e96:	f000 fae1 	bl	800645c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	0018      	movs	r0, r3
 8005e9e:	f7fd fb33 	bl	8003508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d10f      	bne.n	8005ed6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d108      	bne.n	8005ed6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	4252      	negs	r2, r2
 8005ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	f000 fabb 	bl	800644c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	2280      	movs	r2, #128	; 0x80
 8005ede:	4013      	ands	r3, r2
 8005ee0:	2b80      	cmp	r3, #128	; 0x80
 8005ee2:	d10f      	bne.n	8005f04 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	2280      	movs	r2, #128	; 0x80
 8005eec:	4013      	ands	r3, r2
 8005eee:	2b80      	cmp	r3, #128	; 0x80
 8005ef0:	d108      	bne.n	8005f04 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2281      	movs	r2, #129	; 0x81
 8005ef8:	4252      	negs	r2, r2
 8005efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	0018      	movs	r0, r3
 8005f00:	f000 ffca 	bl	8006e98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	2240      	movs	r2, #64	; 0x40
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	2b40      	cmp	r3, #64	; 0x40
 8005f10:	d10f      	bne.n	8005f32 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	2240      	movs	r2, #64	; 0x40
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	2b40      	cmp	r3, #64	; 0x40
 8005f1e:	d108      	bne.n	8005f32 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2241      	movs	r2, #65	; 0x41
 8005f26:	4252      	negs	r2, r2
 8005f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f000 fa9d 	bl	800646c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2b20      	cmp	r3, #32
 8005f3e:	d10f      	bne.n	8005f60 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	4013      	ands	r3, r2
 8005f4a:	2b20      	cmp	r3, #32
 8005f4c:	d108      	bne.n	8005f60 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2221      	movs	r2, #33	; 0x21
 8005f54:	4252      	negs	r2, r2
 8005f56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	0018      	movs	r0, r3
 8005f5c:	f000 ff94 	bl	8006e88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f60:	46c0      	nop			; (mov r8, r8)
 8005f62:	46bd      	mov	sp, r7
 8005f64:	b002      	add	sp, #8
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f74:	2317      	movs	r3, #23
 8005f76:	18fb      	adds	r3, r7, r3
 8005f78:	2200      	movs	r2, #0
 8005f7a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	223c      	movs	r2, #60	; 0x3c
 8005f80:	5c9b      	ldrb	r3, [r3, r2]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d101      	bne.n	8005f8a <HAL_TIM_IC_ConfigChannel+0x22>
 8005f86:	2302      	movs	r3, #2
 8005f88:	e08c      	b.n	80060a4 <HAL_TIM_IC_ConfigChannel+0x13c>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	223c      	movs	r2, #60	; 0x3c
 8005f8e:	2101      	movs	r1, #1
 8005f90:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d11b      	bne.n	8005fd0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6818      	ldr	r0, [r3, #0]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	6819      	ldr	r1, [r3, #0]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f000 fcda 	bl	8006960 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	699a      	ldr	r2, [r3, #24]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	210c      	movs	r1, #12
 8005fb8:	438a      	bics	r2, r1
 8005fba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6999      	ldr	r1, [r3, #24]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	619a      	str	r2, [r3, #24]
 8005fce:	e062      	b.n	8006096 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b04      	cmp	r3, #4
 8005fd4:	d11c      	bne.n	8006010 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6818      	ldr	r0, [r3, #0]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	6819      	ldr	r1, [r3, #0]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f000 fd41 	bl	8006a6c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	699a      	ldr	r2, [r3, #24]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	492d      	ldr	r1, [pc, #180]	; (80060ac <HAL_TIM_IC_ConfigChannel+0x144>)
 8005ff6:	400a      	ands	r2, r1
 8005ff8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	6999      	ldr	r1, [r3, #24]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	021a      	lsls	r2, r3, #8
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	430a      	orrs	r2, r1
 800600c:	619a      	str	r2, [r3, #24]
 800600e:	e042      	b.n	8006096 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b08      	cmp	r3, #8
 8006014:	d11b      	bne.n	800604e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	6819      	ldr	r1, [r3, #0]
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f000 fd95 	bl	8006b54 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	69da      	ldr	r2, [r3, #28]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	210c      	movs	r1, #12
 8006036:	438a      	bics	r2, r1
 8006038:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69d9      	ldr	r1, [r3, #28]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	430a      	orrs	r2, r1
 800604a:	61da      	str	r2, [r3, #28]
 800604c:	e023      	b.n	8006096 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b0c      	cmp	r3, #12
 8006052:	d11c      	bne.n	800608e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6818      	ldr	r0, [r3, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	6819      	ldr	r1, [r3, #0]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	685a      	ldr	r2, [r3, #4]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f000 fdb6 	bl	8006bd4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	69da      	ldr	r2, [r3, #28]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	490e      	ldr	r1, [pc, #56]	; (80060ac <HAL_TIM_IC_ConfigChannel+0x144>)
 8006074:	400a      	ands	r2, r1
 8006076:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	69d9      	ldr	r1, [r3, #28]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	021a      	lsls	r2, r3, #8
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	430a      	orrs	r2, r1
 800608a:	61da      	str	r2, [r3, #28]
 800608c:	e003      	b.n	8006096 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800608e:	2317      	movs	r3, #23
 8006090:	18fb      	adds	r3, r7, r3
 8006092:	2201      	movs	r2, #1
 8006094:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	223c      	movs	r2, #60	; 0x3c
 800609a:	2100      	movs	r1, #0
 800609c:	5499      	strb	r1, [r3, r2]

  return status;
 800609e:	2317      	movs	r3, #23
 80060a0:	18fb      	adds	r3, r7, r3
 80060a2:	781b      	ldrb	r3, [r3, #0]
}
 80060a4:	0018      	movs	r0, r3
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b006      	add	sp, #24
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	fffff3ff 	.word	0xfffff3ff

080060b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060bc:	2317      	movs	r3, #23
 80060be:	18fb      	adds	r3, r7, r3
 80060c0:	2200      	movs	r2, #0
 80060c2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	223c      	movs	r2, #60	; 0x3c
 80060c8:	5c9b      	ldrb	r3, [r3, r2]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d101      	bne.n	80060d2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80060ce:	2302      	movs	r3, #2
 80060d0:	e0ad      	b.n	800622e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	223c      	movs	r2, #60	; 0x3c
 80060d6:	2101      	movs	r1, #1
 80060d8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b0c      	cmp	r3, #12
 80060de:	d100      	bne.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80060e0:	e076      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x120>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b0c      	cmp	r3, #12
 80060e6:	d900      	bls.n	80060ea <HAL_TIM_PWM_ConfigChannel+0x3a>
 80060e8:	e095      	b.n	8006216 <HAL_TIM_PWM_ConfigChannel+0x166>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d04e      	beq.n	800618e <HAL_TIM_PWM_ConfigChannel+0xde>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b08      	cmp	r3, #8
 80060f4:	d900      	bls.n	80060f8 <HAL_TIM_PWM_ConfigChannel+0x48>
 80060f6:	e08e      	b.n	8006216 <HAL_TIM_PWM_ConfigChannel+0x166>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_TIM_PWM_ConfigChannel+0x56>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b04      	cmp	r3, #4
 8006102:	d021      	beq.n	8006148 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006104:	e087      	b.n	8006216 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	0011      	movs	r1, r2
 800610e:	0018      	movs	r0, r3
 8006110:	f000 fa2a 	bl	8006568 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	699a      	ldr	r2, [r3, #24]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2108      	movs	r1, #8
 8006120:	430a      	orrs	r2, r1
 8006122:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	699a      	ldr	r2, [r3, #24]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2104      	movs	r1, #4
 8006130:	438a      	bics	r2, r1
 8006132:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	6999      	ldr	r1, [r3, #24]
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	691a      	ldr	r2, [r3, #16]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	619a      	str	r2, [r3, #24]
      break;
 8006146:	e06b      	b.n	8006220 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	0011      	movs	r1, r2
 8006150:	0018      	movs	r0, r3
 8006152:	f000 fa91 	bl	8006678 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	699a      	ldr	r2, [r3, #24]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2180      	movs	r1, #128	; 0x80
 8006162:	0109      	lsls	r1, r1, #4
 8006164:	430a      	orrs	r2, r1
 8006166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	699a      	ldr	r2, [r3, #24]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4931      	ldr	r1, [pc, #196]	; (8006238 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006174:	400a      	ands	r2, r1
 8006176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6999      	ldr	r1, [r3, #24]
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	021a      	lsls	r2, r3, #8
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	430a      	orrs	r2, r1
 800618a:	619a      	str	r2, [r3, #24]
      break;
 800618c:	e048      	b.n	8006220 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	0011      	movs	r1, r2
 8006196:	0018      	movs	r0, r3
 8006198:	f000 faf2 	bl	8006780 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	69da      	ldr	r2, [r3, #28]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2108      	movs	r1, #8
 80061a8:	430a      	orrs	r2, r1
 80061aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	69da      	ldr	r2, [r3, #28]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2104      	movs	r1, #4
 80061b8:	438a      	bics	r2, r1
 80061ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	69d9      	ldr	r1, [r3, #28]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	691a      	ldr	r2, [r3, #16]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	61da      	str	r2, [r3, #28]
      break;
 80061ce:	e027      	b.n	8006220 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	0011      	movs	r1, r2
 80061d8:	0018      	movs	r0, r3
 80061da:	f000 fb57 	bl	800688c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69da      	ldr	r2, [r3, #28]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2180      	movs	r1, #128	; 0x80
 80061ea:	0109      	lsls	r1, r1, #4
 80061ec:	430a      	orrs	r2, r1
 80061ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	69da      	ldr	r2, [r3, #28]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	490f      	ldr	r1, [pc, #60]	; (8006238 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80061fc:	400a      	ands	r2, r1
 80061fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69d9      	ldr	r1, [r3, #28]
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	021a      	lsls	r2, r3, #8
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	61da      	str	r2, [r3, #28]
      break;
 8006214:	e004      	b.n	8006220 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8006216:	2317      	movs	r3, #23
 8006218:	18fb      	adds	r3, r7, r3
 800621a:	2201      	movs	r2, #1
 800621c:	701a      	strb	r2, [r3, #0]
      break;
 800621e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	223c      	movs	r2, #60	; 0x3c
 8006224:	2100      	movs	r1, #0
 8006226:	5499      	strb	r1, [r3, r2]

  return status;
 8006228:	2317      	movs	r3, #23
 800622a:	18fb      	adds	r3, r7, r3
 800622c:	781b      	ldrb	r3, [r3, #0]
}
 800622e:	0018      	movs	r0, r3
 8006230:	46bd      	mov	sp, r7
 8006232:	b006      	add	sp, #24
 8006234:	bd80      	pop	{r7, pc}
 8006236:	46c0      	nop			; (mov r8, r8)
 8006238:	fffffbff 	.word	0xfffffbff

0800623c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006246:	230f      	movs	r3, #15
 8006248:	18fb      	adds	r3, r7, r3
 800624a:	2200      	movs	r2, #0
 800624c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	223c      	movs	r2, #60	; 0x3c
 8006252:	5c9b      	ldrb	r3, [r3, r2]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_TIM_ConfigClockSource+0x20>
 8006258:	2302      	movs	r3, #2
 800625a:	e0bc      	b.n	80063d6 <HAL_TIM_ConfigClockSource+0x19a>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	223c      	movs	r2, #60	; 0x3c
 8006260:	2101      	movs	r1, #1
 8006262:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	223d      	movs	r2, #61	; 0x3d
 8006268:	2102      	movs	r1, #2
 800626a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2277      	movs	r2, #119	; 0x77
 8006278:	4393      	bics	r3, r2
 800627a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4a58      	ldr	r2, [pc, #352]	; (80063e0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006280:	4013      	ands	r3, r2
 8006282:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2280      	movs	r2, #128	; 0x80
 8006292:	0192      	lsls	r2, r2, #6
 8006294:	4293      	cmp	r3, r2
 8006296:	d040      	beq.n	800631a <HAL_TIM_ConfigClockSource+0xde>
 8006298:	2280      	movs	r2, #128	; 0x80
 800629a:	0192      	lsls	r2, r2, #6
 800629c:	4293      	cmp	r3, r2
 800629e:	d900      	bls.n	80062a2 <HAL_TIM_ConfigClockSource+0x66>
 80062a0:	e088      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062a2:	2280      	movs	r2, #128	; 0x80
 80062a4:	0152      	lsls	r2, r2, #5
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d100      	bne.n	80062ac <HAL_TIM_ConfigClockSource+0x70>
 80062aa:	e088      	b.n	80063be <HAL_TIM_ConfigClockSource+0x182>
 80062ac:	2280      	movs	r2, #128	; 0x80
 80062ae:	0152      	lsls	r2, r2, #5
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d900      	bls.n	80062b6 <HAL_TIM_ConfigClockSource+0x7a>
 80062b4:	e07e      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062b6:	2b70      	cmp	r3, #112	; 0x70
 80062b8:	d018      	beq.n	80062ec <HAL_TIM_ConfigClockSource+0xb0>
 80062ba:	d900      	bls.n	80062be <HAL_TIM_ConfigClockSource+0x82>
 80062bc:	e07a      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062be:	2b60      	cmp	r3, #96	; 0x60
 80062c0:	d04f      	beq.n	8006362 <HAL_TIM_ConfigClockSource+0x126>
 80062c2:	d900      	bls.n	80062c6 <HAL_TIM_ConfigClockSource+0x8a>
 80062c4:	e076      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062c6:	2b50      	cmp	r3, #80	; 0x50
 80062c8:	d03b      	beq.n	8006342 <HAL_TIM_ConfigClockSource+0x106>
 80062ca:	d900      	bls.n	80062ce <HAL_TIM_ConfigClockSource+0x92>
 80062cc:	e072      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062ce:	2b40      	cmp	r3, #64	; 0x40
 80062d0:	d057      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x146>
 80062d2:	d900      	bls.n	80062d6 <HAL_TIM_ConfigClockSource+0x9a>
 80062d4:	e06e      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062d6:	2b30      	cmp	r3, #48	; 0x30
 80062d8:	d063      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x166>
 80062da:	d86b      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062dc:	2b20      	cmp	r3, #32
 80062de:	d060      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x166>
 80062e0:	d868      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d05d      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x166>
 80062e6:	2b10      	cmp	r3, #16
 80062e8:	d05b      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x166>
 80062ea:	e063      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	6899      	ldr	r1, [r3, #8]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f000 fcca 	bl	8006c94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	2277      	movs	r2, #119	; 0x77
 800630c:	4313      	orrs	r3, r2
 800630e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	609a      	str	r2, [r3, #8]
      break;
 8006318:	e052      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6818      	ldr	r0, [r3, #0]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	6899      	ldr	r1, [r3, #8]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	f000 fcb3 	bl	8006c94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2180      	movs	r1, #128	; 0x80
 800633a:	01c9      	lsls	r1, r1, #7
 800633c:	430a      	orrs	r2, r1
 800633e:	609a      	str	r2, [r3, #8]
      break;
 8006340:	e03e      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	001a      	movs	r2, r3
 8006350:	f000 fb5e 	bl	8006a10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2150      	movs	r1, #80	; 0x50
 800635a:	0018      	movs	r0, r3
 800635c:	f000 fc80 	bl	8006c60 <TIM_ITRx_SetConfig>
      break;
 8006360:	e02e      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6859      	ldr	r1, [r3, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	001a      	movs	r2, r3
 8006370:	f000 fbbe 	bl	8006af0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2160      	movs	r1, #96	; 0x60
 800637a:	0018      	movs	r0, r3
 800637c:	f000 fc70 	bl	8006c60 <TIM_ITRx_SetConfig>
      break;
 8006380:	e01e      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6818      	ldr	r0, [r3, #0]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	6859      	ldr	r1, [r3, #4]
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	001a      	movs	r2, r3
 8006390:	f000 fb3e 	bl	8006a10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2140      	movs	r1, #64	; 0x40
 800639a:	0018      	movs	r0, r3
 800639c:	f000 fc60 	bl	8006c60 <TIM_ITRx_SetConfig>
      break;
 80063a0:	e00e      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	0019      	movs	r1, r3
 80063ac:	0010      	movs	r0, r2
 80063ae:	f000 fc57 	bl	8006c60 <TIM_ITRx_SetConfig>
      break;
 80063b2:	e005      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80063b4:	230f      	movs	r3, #15
 80063b6:	18fb      	adds	r3, r7, r3
 80063b8:	2201      	movs	r2, #1
 80063ba:	701a      	strb	r2, [r3, #0]
      break;
 80063bc:	e000      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80063be:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	223d      	movs	r2, #61	; 0x3d
 80063c4:	2101      	movs	r1, #1
 80063c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	223c      	movs	r2, #60	; 0x3c
 80063cc:	2100      	movs	r1, #0
 80063ce:	5499      	strb	r1, [r3, r2]

  return status;
 80063d0:	230f      	movs	r3, #15
 80063d2:	18fb      	adds	r3, r7, r3
 80063d4:	781b      	ldrb	r3, [r3, #0]
}
 80063d6:	0018      	movs	r0, r3
 80063d8:	46bd      	mov	sp, r7
 80063da:	b004      	add	sp, #16
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	46c0      	nop			; (mov r8, r8)
 80063e0:	ffff00ff 	.word	0xffff00ff

080063e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b0c      	cmp	r3, #12
 80063f6:	d01e      	beq.n	8006436 <HAL_TIM_ReadCapturedValue+0x52>
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	2b0c      	cmp	r3, #12
 80063fc:	d820      	bhi.n	8006440 <HAL_TIM_ReadCapturedValue+0x5c>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b08      	cmp	r3, #8
 8006402:	d013      	beq.n	800642c <HAL_TIM_ReadCapturedValue+0x48>
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	2b08      	cmp	r3, #8
 8006408:	d81a      	bhi.n	8006440 <HAL_TIM_ReadCapturedValue+0x5c>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <HAL_TIM_ReadCapturedValue+0x34>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b04      	cmp	r3, #4
 8006414:	d005      	beq.n	8006422 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8006416:	e013      	b.n	8006440 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800641e:	60fb      	str	r3, [r7, #12]
      break;
 8006420:	e00f      	b.n	8006442 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006428:	60fb      	str	r3, [r7, #12]
      break;
 800642a:	e00a      	b.n	8006442 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006432:	60fb      	str	r3, [r7, #12]
      break;
 8006434:	e005      	b.n	8006442 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643c:	60fb      	str	r3, [r7, #12]
      break;
 800643e:	e000      	b.n	8006442 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8006440:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8006442:	68fb      	ldr	r3, [r7, #12]
}
 8006444:	0018      	movs	r0, r3
 8006446:	46bd      	mov	sp, r7
 8006448:	b004      	add	sp, #16
 800644a:	bd80      	pop	{r7, pc}

0800644c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006454:	46c0      	nop			; (mov r8, r8)
 8006456:	46bd      	mov	sp, r7
 8006458:	b002      	add	sp, #8
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006464:	46c0      	nop			; (mov r8, r8)
 8006466:	46bd      	mov	sp, r7
 8006468:	b002      	add	sp, #8
 800646a:	bd80      	pop	{r7, pc}

0800646c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006474:	46c0      	nop			; (mov r8, r8)
 8006476:	46bd      	mov	sp, r7
 8006478:	b002      	add	sp, #8
 800647a:	bd80      	pop	{r7, pc}

0800647c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a2f      	ldr	r2, [pc, #188]	; (800654c <TIM_Base_SetConfig+0xd0>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d003      	beq.n	800649c <TIM_Base_SetConfig+0x20>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a2e      	ldr	r2, [pc, #184]	; (8006550 <TIM_Base_SetConfig+0xd4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d108      	bne.n	80064ae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2270      	movs	r2, #112	; 0x70
 80064a0:	4393      	bics	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a26      	ldr	r2, [pc, #152]	; (800654c <TIM_Base_SetConfig+0xd0>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d013      	beq.n	80064de <TIM_Base_SetConfig+0x62>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a25      	ldr	r2, [pc, #148]	; (8006550 <TIM_Base_SetConfig+0xd4>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00f      	beq.n	80064de <TIM_Base_SetConfig+0x62>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a24      	ldr	r2, [pc, #144]	; (8006554 <TIM_Base_SetConfig+0xd8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d00b      	beq.n	80064de <TIM_Base_SetConfig+0x62>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a23      	ldr	r2, [pc, #140]	; (8006558 <TIM_Base_SetConfig+0xdc>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d007      	beq.n	80064de <TIM_Base_SetConfig+0x62>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a22      	ldr	r2, [pc, #136]	; (800655c <TIM_Base_SetConfig+0xe0>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d003      	beq.n	80064de <TIM_Base_SetConfig+0x62>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a21      	ldr	r2, [pc, #132]	; (8006560 <TIM_Base_SetConfig+0xe4>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d108      	bne.n	80064f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	4a20      	ldr	r2, [pc, #128]	; (8006564 <TIM_Base_SetConfig+0xe8>)
 80064e2:	4013      	ands	r3, r2
 80064e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2280      	movs	r2, #128	; 0x80
 80064f4:	4393      	bics	r3, r2
 80064f6:	001a      	movs	r2, r3
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	689a      	ldr	r2, [r3, #8]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a0c      	ldr	r2, [pc, #48]	; (800654c <TIM_Base_SetConfig+0xd0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00b      	beq.n	8006536 <TIM_Base_SetConfig+0xba>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a0d      	ldr	r2, [pc, #52]	; (8006558 <TIM_Base_SetConfig+0xdc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d007      	beq.n	8006536 <TIM_Base_SetConfig+0xba>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a0c      	ldr	r2, [pc, #48]	; (800655c <TIM_Base_SetConfig+0xe0>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d003      	beq.n	8006536 <TIM_Base_SetConfig+0xba>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a0b      	ldr	r2, [pc, #44]	; (8006560 <TIM_Base_SetConfig+0xe4>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d103      	bne.n	800653e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	615a      	str	r2, [r3, #20]
}
 8006544:	46c0      	nop			; (mov r8, r8)
 8006546:	46bd      	mov	sp, r7
 8006548:	b004      	add	sp, #16
 800654a:	bd80      	pop	{r7, pc}
 800654c:	40012c00 	.word	0x40012c00
 8006550:	40000400 	.word	0x40000400
 8006554:	40002000 	.word	0x40002000
 8006558:	40014000 	.word	0x40014000
 800655c:	40014400 	.word	0x40014400
 8006560:	40014800 	.word	0x40014800
 8006564:	fffffcff 	.word	0xfffffcff

08006568 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	2201      	movs	r2, #1
 8006578:	4393      	bics	r3, r2
 800657a:	001a      	movs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2270      	movs	r2, #112	; 0x70
 8006596:	4393      	bics	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2203      	movs	r2, #3
 800659e:	4393      	bics	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2202      	movs	r2, #2
 80065b0:	4393      	bics	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a27      	ldr	r2, [pc, #156]	; (8006660 <TIM_OC1_SetConfig+0xf8>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00b      	beq.n	80065de <TIM_OC1_SetConfig+0x76>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a26      	ldr	r2, [pc, #152]	; (8006664 <TIM_OC1_SetConfig+0xfc>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d007      	beq.n	80065de <TIM_OC1_SetConfig+0x76>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a25      	ldr	r2, [pc, #148]	; (8006668 <TIM_OC1_SetConfig+0x100>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d003      	beq.n	80065de <TIM_OC1_SetConfig+0x76>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a24      	ldr	r2, [pc, #144]	; (800666c <TIM_OC1_SetConfig+0x104>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d10c      	bne.n	80065f8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2208      	movs	r2, #8
 80065e2:	4393      	bics	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2204      	movs	r2, #4
 80065f4:	4393      	bics	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a19      	ldr	r2, [pc, #100]	; (8006660 <TIM_OC1_SetConfig+0xf8>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d00b      	beq.n	8006618 <TIM_OC1_SetConfig+0xb0>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a18      	ldr	r2, [pc, #96]	; (8006664 <TIM_OC1_SetConfig+0xfc>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d007      	beq.n	8006618 <TIM_OC1_SetConfig+0xb0>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a17      	ldr	r2, [pc, #92]	; (8006668 <TIM_OC1_SetConfig+0x100>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d003      	beq.n	8006618 <TIM_OC1_SetConfig+0xb0>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a16      	ldr	r2, [pc, #88]	; (800666c <TIM_OC1_SetConfig+0x104>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d111      	bne.n	800663c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	4a15      	ldr	r2, [pc, #84]	; (8006670 <TIM_OC1_SetConfig+0x108>)
 800661c:	4013      	ands	r3, r2
 800661e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	4a14      	ldr	r2, [pc, #80]	; (8006674 <TIM_OC1_SetConfig+0x10c>)
 8006624:	4013      	ands	r3, r2
 8006626:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	4313      	orrs	r3, r2
 8006630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4313      	orrs	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	697a      	ldr	r2, [r7, #20]
 8006654:	621a      	str	r2, [r3, #32]
}
 8006656:	46c0      	nop			; (mov r8, r8)
 8006658:	46bd      	mov	sp, r7
 800665a:	b006      	add	sp, #24
 800665c:	bd80      	pop	{r7, pc}
 800665e:	46c0      	nop			; (mov r8, r8)
 8006660:	40012c00 	.word	0x40012c00
 8006664:	40014000 	.word	0x40014000
 8006668:	40014400 	.word	0x40014400
 800666c:	40014800 	.word	0x40014800
 8006670:	fffffeff 	.word	0xfffffeff
 8006674:	fffffdff 	.word	0xfffffdff

08006678 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	2210      	movs	r2, #16
 8006688:	4393      	bics	r3, r2
 800668a:	001a      	movs	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4a2e      	ldr	r2, [pc, #184]	; (8006760 <TIM_OC2_SetConfig+0xe8>)
 80066a6:	4013      	ands	r3, r2
 80066a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4a2d      	ldr	r2, [pc, #180]	; (8006764 <TIM_OC2_SetConfig+0xec>)
 80066ae:	4013      	ands	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	021b      	lsls	r3, r3, #8
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	2220      	movs	r2, #32
 80066c2:	4393      	bics	r3, r2
 80066c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	011b      	lsls	r3, r3, #4
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a24      	ldr	r2, [pc, #144]	; (8006768 <TIM_OC2_SetConfig+0xf0>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d10d      	bne.n	80066f6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2280      	movs	r2, #128	; 0x80
 80066de:	4393      	bics	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2240      	movs	r2, #64	; 0x40
 80066f2:	4393      	bics	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a1b      	ldr	r2, [pc, #108]	; (8006768 <TIM_OC2_SetConfig+0xf0>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d00b      	beq.n	8006716 <TIM_OC2_SetConfig+0x9e>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a1a      	ldr	r2, [pc, #104]	; (800676c <TIM_OC2_SetConfig+0xf4>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d007      	beq.n	8006716 <TIM_OC2_SetConfig+0x9e>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a19      	ldr	r2, [pc, #100]	; (8006770 <TIM_OC2_SetConfig+0xf8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d003      	beq.n	8006716 <TIM_OC2_SetConfig+0x9e>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a18      	ldr	r2, [pc, #96]	; (8006774 <TIM_OC2_SetConfig+0xfc>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d113      	bne.n	800673e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	4a17      	ldr	r2, [pc, #92]	; (8006778 <TIM_OC2_SetConfig+0x100>)
 800671a:	4013      	ands	r3, r2
 800671c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	4a16      	ldr	r2, [pc, #88]	; (800677c <TIM_OC2_SetConfig+0x104>)
 8006722:	4013      	ands	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	4313      	orrs	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	621a      	str	r2, [r3, #32]
}
 8006758:	46c0      	nop			; (mov r8, r8)
 800675a:	46bd      	mov	sp, r7
 800675c:	b006      	add	sp, #24
 800675e:	bd80      	pop	{r7, pc}
 8006760:	ffff8fff 	.word	0xffff8fff
 8006764:	fffffcff 	.word	0xfffffcff
 8006768:	40012c00 	.word	0x40012c00
 800676c:	40014000 	.word	0x40014000
 8006770:	40014400 	.word	0x40014400
 8006774:	40014800 	.word	0x40014800
 8006778:	fffffbff 	.word	0xfffffbff
 800677c:	fffff7ff 	.word	0xfffff7ff

08006780 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	4a35      	ldr	r2, [pc, #212]	; (8006864 <TIM_OC3_SetConfig+0xe4>)
 8006790:	401a      	ands	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2270      	movs	r2, #112	; 0x70
 80067ac:	4393      	bics	r3, r2
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2203      	movs	r2, #3
 80067b4:	4393      	bics	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	4a28      	ldr	r2, [pc, #160]	; (8006868 <TIM_OC3_SetConfig+0xe8>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	021b      	lsls	r3, r3, #8
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a24      	ldr	r2, [pc, #144]	; (800686c <TIM_OC3_SetConfig+0xec>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d10d      	bne.n	80067fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	4a23      	ldr	r2, [pc, #140]	; (8006870 <TIM_OC3_SetConfig+0xf0>)
 80067e2:	4013      	ands	r3, r2
 80067e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	021b      	lsls	r3, r3, #8
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	4a1f      	ldr	r2, [pc, #124]	; (8006874 <TIM_OC3_SetConfig+0xf4>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a1b      	ldr	r2, [pc, #108]	; (800686c <TIM_OC3_SetConfig+0xec>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00b      	beq.n	800681a <TIM_OC3_SetConfig+0x9a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a1c      	ldr	r2, [pc, #112]	; (8006878 <TIM_OC3_SetConfig+0xf8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d007      	beq.n	800681a <TIM_OC3_SetConfig+0x9a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a1b      	ldr	r2, [pc, #108]	; (800687c <TIM_OC3_SetConfig+0xfc>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d003      	beq.n	800681a <TIM_OC3_SetConfig+0x9a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a1a      	ldr	r2, [pc, #104]	; (8006880 <TIM_OC3_SetConfig+0x100>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d113      	bne.n	8006842 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	4a19      	ldr	r2, [pc, #100]	; (8006884 <TIM_OC3_SetConfig+0x104>)
 800681e:	4013      	ands	r3, r2
 8006820:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	4a18      	ldr	r2, [pc, #96]	; (8006888 <TIM_OC3_SetConfig+0x108>)
 8006826:	4013      	ands	r3, r2
 8006828:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	011b      	lsls	r3, r3, #4
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4313      	orrs	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	621a      	str	r2, [r3, #32]
}
 800685c:	46c0      	nop			; (mov r8, r8)
 800685e:	46bd      	mov	sp, r7
 8006860:	b006      	add	sp, #24
 8006862:	bd80      	pop	{r7, pc}
 8006864:	fffffeff 	.word	0xfffffeff
 8006868:	fffffdff 	.word	0xfffffdff
 800686c:	40012c00 	.word	0x40012c00
 8006870:	fffff7ff 	.word	0xfffff7ff
 8006874:	fffffbff 	.word	0xfffffbff
 8006878:	40014000 	.word	0x40014000
 800687c:	40014400 	.word	0x40014400
 8006880:	40014800 	.word	0x40014800
 8006884:	ffffefff 	.word	0xffffefff
 8006888:	ffffdfff 	.word	0xffffdfff

0800688c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	4a28      	ldr	r2, [pc, #160]	; (800693c <TIM_OC4_SetConfig+0xb0>)
 800689c:	401a      	ands	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a22      	ldr	r2, [pc, #136]	; (8006940 <TIM_OC4_SetConfig+0xb4>)
 80068b8:	4013      	ands	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4a21      	ldr	r2, [pc, #132]	; (8006944 <TIM_OC4_SetConfig+0xb8>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	021b      	lsls	r3, r3, #8
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	4a1d      	ldr	r2, [pc, #116]	; (8006948 <TIM_OC4_SetConfig+0xbc>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	031b      	lsls	r3, r3, #12
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a19      	ldr	r2, [pc, #100]	; (800694c <TIM_OC4_SetConfig+0xc0>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d00b      	beq.n	8006904 <TIM_OC4_SetConfig+0x78>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a18      	ldr	r2, [pc, #96]	; (8006950 <TIM_OC4_SetConfig+0xc4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d007      	beq.n	8006904 <TIM_OC4_SetConfig+0x78>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a17      	ldr	r2, [pc, #92]	; (8006954 <TIM_OC4_SetConfig+0xc8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d003      	beq.n	8006904 <TIM_OC4_SetConfig+0x78>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a16      	ldr	r2, [pc, #88]	; (8006958 <TIM_OC4_SetConfig+0xcc>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d109      	bne.n	8006918 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	4a15      	ldr	r2, [pc, #84]	; (800695c <TIM_OC4_SetConfig+0xd0>)
 8006908:	4013      	ands	r3, r2
 800690a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	019b      	lsls	r3, r3, #6
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	4313      	orrs	r3, r2
 8006916:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	621a      	str	r2, [r3, #32]
}
 8006932:	46c0      	nop			; (mov r8, r8)
 8006934:	46bd      	mov	sp, r7
 8006936:	b006      	add	sp, #24
 8006938:	bd80      	pop	{r7, pc}
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	ffffefff 	.word	0xffffefff
 8006940:	ffff8fff 	.word	0xffff8fff
 8006944:	fffffcff 	.word	0xfffffcff
 8006948:	ffffdfff 	.word	0xffffdfff
 800694c:	40012c00 	.word	0x40012c00
 8006950:	40014000 	.word	0x40014000
 8006954:	40014400 	.word	0x40014400
 8006958:	40014800 	.word	0x40014800
 800695c:	ffffbfff 	.word	0xffffbfff

08006960 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
 800696c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	2201      	movs	r2, #1
 8006974:	4393      	bics	r3, r2
 8006976:	001a      	movs	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4a1e      	ldr	r2, [pc, #120]	; (8006a04 <TIM_TI1_SetConfig+0xa4>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d007      	beq.n	80069a0 <TIM_TI1_SetConfig+0x40>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4a1d      	ldr	r2, [pc, #116]	; (8006a08 <TIM_TI1_SetConfig+0xa8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d003      	beq.n	80069a0 <TIM_TI1_SetConfig+0x40>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	4a1c      	ldr	r2, [pc, #112]	; (8006a0c <TIM_TI1_SetConfig+0xac>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d101      	bne.n	80069a4 <TIM_TI1_SetConfig+0x44>
 80069a0:	2301      	movs	r3, #1
 80069a2:	e000      	b.n	80069a6 <TIM_TI1_SetConfig+0x46>
 80069a4:	2300      	movs	r3, #0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d008      	beq.n	80069bc <TIM_TI1_SetConfig+0x5c>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2203      	movs	r2, #3
 80069ae:	4393      	bics	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	e003      	b.n	80069c4 <TIM_TI1_SetConfig+0x64>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	2201      	movs	r2, #1
 80069c0:	4313      	orrs	r3, r2
 80069c2:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	22f0      	movs	r2, #240	; 0xf0
 80069c8:	4393      	bics	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	22ff      	movs	r2, #255	; 0xff
 80069d2:	4013      	ands	r3, r2
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	220a      	movs	r2, #10
 80069de:	4393      	bics	r3, r2
 80069e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	220a      	movs	r2, #10
 80069e6:	4013      	ands	r3, r2
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	621a      	str	r2, [r3, #32]
}
 80069fa:	46c0      	nop			; (mov r8, r8)
 80069fc:	46bd      	mov	sp, r7
 80069fe:	b006      	add	sp, #24
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	46c0      	nop			; (mov r8, r8)
 8006a04:	40012c00 	.word	0x40012c00
 8006a08:	40000400 	.word	0x40000400
 8006a0c:	40014000 	.word	0x40014000

08006a10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b086      	sub	sp, #24
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	2201      	movs	r2, #1
 8006a28:	4393      	bics	r3, r2
 8006a2a:	001a      	movs	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	22f0      	movs	r2, #240	; 0xf0
 8006a3a:	4393      	bics	r3, r2
 8006a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	220a      	movs	r2, #10
 8006a4c:	4393      	bics	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	621a      	str	r2, [r3, #32]
}
 8006a64:	46c0      	nop			; (mov r8, r8)
 8006a66:	46bd      	mov	sp, r7
 8006a68:	b006      	add	sp, #24
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	2210      	movs	r2, #16
 8006a80:	4393      	bics	r3, r2
 8006a82:	001a      	movs	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	4a14      	ldr	r2, [pc, #80]	; (8006ae8 <TIM_TI2_SetConfig+0x7c>)
 8006a98:	4013      	ands	r3, r2
 8006a9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	021b      	lsls	r3, r3, #8
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	4a10      	ldr	r2, [pc, #64]	; (8006aec <TIM_TI2_SetConfig+0x80>)
 8006aaa:	4013      	ands	r3, r2
 8006aac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	031b      	lsls	r3, r3, #12
 8006ab2:	041b      	lsls	r3, r3, #16
 8006ab4:	0c1b      	lsrs	r3, r3, #16
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	22a0      	movs	r2, #160	; 0xa0
 8006ac0:	4393      	bics	r3, r2
 8006ac2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	011b      	lsls	r3, r3, #4
 8006ac8:	22a0      	movs	r2, #160	; 0xa0
 8006aca:	4013      	ands	r3, r2
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	621a      	str	r2, [r3, #32]
}
 8006ade:	46c0      	nop			; (mov r8, r8)
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	b006      	add	sp, #24
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	46c0      	nop			; (mov r8, r8)
 8006ae8:	fffffcff 	.word	0xfffffcff
 8006aec:	ffff0fff 	.word	0xffff0fff

08006af0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	2210      	movs	r2, #16
 8006b02:	4393      	bics	r3, r2
 8006b04:	001a      	movs	r2, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	4a0d      	ldr	r2, [pc, #52]	; (8006b50 <TIM_TI2_ConfigInputStage+0x60>)
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	031b      	lsls	r3, r3, #12
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	22a0      	movs	r2, #160	; 0xa0
 8006b2c:	4393      	bics	r3, r2
 8006b2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	011b      	lsls	r3, r3, #4
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	621a      	str	r2, [r3, #32]
}
 8006b46:	46c0      	nop			; (mov r8, r8)
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	b006      	add	sp, #24
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	46c0      	nop			; (mov r8, r8)
 8006b50:	ffff0fff 	.word	0xffff0fff

08006b54 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
 8006b60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	4a19      	ldr	r2, [pc, #100]	; (8006bcc <TIM_TI3_SetConfig+0x78>)
 8006b68:	401a      	ands	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6a1b      	ldr	r3, [r3, #32]
 8006b78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	2203      	movs	r2, #3
 8006b7e:	4393      	bics	r3, r2
 8006b80:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	22f0      	movs	r2, #240	; 0xf0
 8006b8e:	4393      	bics	r3, r2
 8006b90:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	22ff      	movs	r2, #255	; 0xff
 8006b98:	4013      	ands	r3, r2
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	4a0b      	ldr	r2, [pc, #44]	; (8006bd0 <TIM_TI3_SetConfig+0x7c>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	021a      	lsls	r2, r3, #8
 8006bac:	23a0      	movs	r3, #160	; 0xa0
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	693a      	ldr	r2, [r7, #16]
 8006bc2:	621a      	str	r2, [r3, #32]
}
 8006bc4:	46c0      	nop			; (mov r8, r8)
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	b006      	add	sp, #24
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	fffffeff 	.word	0xfffffeff
 8006bd0:	fffff5ff 	.word	0xfffff5ff

08006bd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
 8006be0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	4a1a      	ldr	r2, [pc, #104]	; (8006c50 <TIM_TI4_SetConfig+0x7c>)
 8006be8:	401a      	ands	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	69db      	ldr	r3, [r3, #28]
 8006bf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	4a15      	ldr	r2, [pc, #84]	; (8006c54 <TIM_TI4_SetConfig+0x80>)
 8006bfe:	4013      	ands	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	021b      	lsls	r3, r3, #8
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4a12      	ldr	r2, [pc, #72]	; (8006c58 <TIM_TI4_SetConfig+0x84>)
 8006c10:	4013      	ands	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	031b      	lsls	r3, r3, #12
 8006c18:	041b      	lsls	r3, r3, #16
 8006c1a:	0c1b      	lsrs	r3, r3, #16
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	4a0d      	ldr	r2, [pc, #52]	; (8006c5c <TIM_TI4_SetConfig+0x88>)
 8006c26:	4013      	ands	r3, r2
 8006c28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	031a      	lsls	r2, r3, #12
 8006c2e:	23a0      	movs	r3, #160	; 0xa0
 8006c30:	021b      	lsls	r3, r3, #8
 8006c32:	4013      	ands	r3, r2
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	621a      	str	r2, [r3, #32]
}
 8006c46:	46c0      	nop			; (mov r8, r8)
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	b006      	add	sp, #24
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	46c0      	nop			; (mov r8, r8)
 8006c50:	ffffefff 	.word	0xffffefff
 8006c54:	fffffcff 	.word	0xfffffcff
 8006c58:	ffff0fff 	.word	0xffff0fff
 8006c5c:	ffff5fff 	.word	0xffff5fff

08006c60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2270      	movs	r2, #112	; 0x70
 8006c74:	4393      	bics	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	2207      	movs	r2, #7
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	609a      	str	r2, [r3, #8]
}
 8006c8a:	46c0      	nop			; (mov r8, r8)
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	b004      	add	sp, #16
 8006c90:	bd80      	pop	{r7, pc}
	...

08006c94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	607a      	str	r2, [r7, #4]
 8006ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	4a09      	ldr	r2, [pc, #36]	; (8006cd0 <TIM_ETR_SetConfig+0x3c>)
 8006cac:	4013      	ands	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	021a      	lsls	r2, r3, #8
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	609a      	str	r2, [r3, #8]
}
 8006cc8:	46c0      	nop			; (mov r8, r8)
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	b006      	add	sp, #24
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	ffff00ff 	.word	0xffff00ff

08006cd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	221f      	movs	r2, #31
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	409a      	lsls	r2, r3
 8006cea:	0013      	movs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	43d2      	mvns	r2, r2
 8006cf6:	401a      	ands	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6a1a      	ldr	r2, [r3, #32]
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	211f      	movs	r1, #31
 8006d04:	400b      	ands	r3, r1
 8006d06:	6879      	ldr	r1, [r7, #4]
 8006d08:	4099      	lsls	r1, r3
 8006d0a:	000b      	movs	r3, r1
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	621a      	str	r2, [r3, #32]
}
 8006d12:	46c0      	nop			; (mov r8, r8)
 8006d14:	46bd      	mov	sp, r7
 8006d16:	b006      	add	sp, #24
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	223c      	movs	r2, #60	; 0x3c
 8006d2a:	5c9b      	ldrb	r3, [r3, r2]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d101      	bne.n	8006d34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d30:	2302      	movs	r3, #2
 8006d32:	e041      	b.n	8006db8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	223c      	movs	r2, #60	; 0x3c
 8006d38:	2101      	movs	r1, #1
 8006d3a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	223d      	movs	r2, #61	; 0x3d
 8006d40:	2102      	movs	r1, #2
 8006d42:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2270      	movs	r2, #112	; 0x70
 8006d58:	4393      	bics	r3, r2
 8006d5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a13      	ldr	r2, [pc, #76]	; (8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d009      	beq.n	8006d8c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a11      	ldr	r2, [pc, #68]	; (8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a10      	ldr	r2, [pc, #64]	; (8006dc8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d10c      	bne.n	8006da6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2280      	movs	r2, #128	; 0x80
 8006d90:	4393      	bics	r3, r2
 8006d92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	223d      	movs	r2, #61	; 0x3d
 8006daa:	2101      	movs	r1, #1
 8006dac:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	223c      	movs	r2, #60	; 0x3c
 8006db2:	2100      	movs	r1, #0
 8006db4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	0018      	movs	r0, r3
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	b004      	add	sp, #16
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40012c00 	.word	0x40012c00
 8006dc4:	40000400 	.word	0x40000400
 8006dc8:	40014000 	.word	0x40014000

08006dcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	223c      	movs	r2, #60	; 0x3c
 8006dde:	5c9b      	ldrb	r3, [r3, r2]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006de4:	2302      	movs	r3, #2
 8006de6:	e03e      	b.n	8006e66 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	223c      	movs	r2, #60	; 0x3c
 8006dec:	2101      	movs	r1, #1
 8006dee:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	22ff      	movs	r2, #255	; 0xff
 8006df4:	4393      	bics	r3, r2
 8006df6:	001a      	movs	r2, r3
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4a1b      	ldr	r2, [pc, #108]	; (8006e70 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8006e04:	401a      	ands	r2, r3
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4a18      	ldr	r2, [pc, #96]	; (8006e74 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8006e12:	401a      	ands	r2, r3
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	4a16      	ldr	r2, [pc, #88]	; (8006e78 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8006e20:	401a      	ands	r2, r3
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4a13      	ldr	r2, [pc, #76]	; (8006e7c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8006e2e:	401a      	ands	r2, r3
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4a11      	ldr	r2, [pc, #68]	; (8006e80 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8006e3c:	401a      	ands	r2, r3
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4a0e      	ldr	r2, [pc, #56]	; (8006e84 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8006e4a:	401a      	ands	r2, r3
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	223c      	movs	r2, #60	; 0x3c
 8006e60:	2100      	movs	r1, #0
 8006e62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	0018      	movs	r0, r3
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	b004      	add	sp, #16
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	46c0      	nop			; (mov r8, r8)
 8006e70:	fffffcff 	.word	0xfffffcff
 8006e74:	fffffbff 	.word	0xfffffbff
 8006e78:	fffff7ff 	.word	0xfffff7ff
 8006e7c:	ffffefff 	.word	0xffffefff
 8006e80:	ffffdfff 	.word	0xffffdfff
 8006e84:	ffffbfff 	.word	0xffffbfff

08006e88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e90:	46c0      	nop			; (mov r8, r8)
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b002      	add	sp, #8
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ea0:	46c0      	nop			; (mov r8, r8)
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b002      	add	sp, #8
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e044      	b.n	8006f44 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d107      	bne.n	8006ed2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2274      	movs	r2, #116	; 0x74
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	0018      	movs	r0, r3
 8006ece:	f7fc ff63 	bl	8003d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2224      	movs	r2, #36	; 0x24
 8006ed6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	438a      	bics	r2, r1
 8006ee6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	0018      	movs	r0, r3
 8006eec:	f000 fcc2 	bl	8007874 <UART_SetConfig>
 8006ef0:	0003      	movs	r3, r0
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d101      	bne.n	8006efa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e024      	b.n	8006f44 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	0018      	movs	r0, r3
 8006f06:	f000 fe0d 	bl	8007b24 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685a      	ldr	r2, [r3, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	490d      	ldr	r1, [pc, #52]	; (8006f4c <HAL_UART_Init+0xa4>)
 8006f16:	400a      	ands	r2, r1
 8006f18:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	689a      	ldr	r2, [r3, #8]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2108      	movs	r1, #8
 8006f26:	438a      	bics	r2, r1
 8006f28:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2101      	movs	r1, #1
 8006f36:	430a      	orrs	r2, r1
 8006f38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	0018      	movs	r0, r3
 8006f3e:	f000 fea5 	bl	8007c8c <UART_CheckIdleState>
 8006f42:	0003      	movs	r3, r0
}
 8006f44:	0018      	movs	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	b002      	add	sp, #8
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	fffff7ff 	.word	0xfffff7ff

08006f50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b08a      	sub	sp, #40	; 0x28
 8006f54:	af02      	add	r7, sp, #8
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	1dbb      	adds	r3, r7, #6
 8006f5e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f64:	2b20      	cmp	r3, #32
 8006f66:	d000      	beq.n	8006f6a <HAL_UART_Transmit+0x1a>
 8006f68:	e096      	b.n	8007098 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d003      	beq.n	8006f78 <HAL_UART_Transmit+0x28>
 8006f70:	1dbb      	adds	r3, r7, #6
 8006f72:	881b      	ldrh	r3, [r3, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e08e      	b.n	800709a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	689a      	ldr	r2, [r3, #8]
 8006f80:	2380      	movs	r3, #128	; 0x80
 8006f82:	015b      	lsls	r3, r3, #5
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d109      	bne.n	8006f9c <HAL_UART_Transmit+0x4c>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d105      	bne.n	8006f9c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2201      	movs	r2, #1
 8006f94:	4013      	ands	r3, r2
 8006f96:	d001      	beq.n	8006f9c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e07e      	b.n	800709a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2274      	movs	r2, #116	; 0x74
 8006fa0:	5c9b      	ldrb	r3, [r3, r2]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d101      	bne.n	8006faa <HAL_UART_Transmit+0x5a>
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	e077      	b.n	800709a <HAL_UART_Transmit+0x14a>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2274      	movs	r2, #116	; 0x74
 8006fae:	2101      	movs	r1, #1
 8006fb0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2280      	movs	r2, #128	; 0x80
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2221      	movs	r2, #33	; 0x21
 8006fbe:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fc0:	f7fd f92a 	bl	8004218 <HAL_GetTick>
 8006fc4:	0003      	movs	r3, r0
 8006fc6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	1dba      	adds	r2, r7, #6
 8006fcc:	2150      	movs	r1, #80	; 0x50
 8006fce:	8812      	ldrh	r2, [r2, #0]
 8006fd0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	1dba      	adds	r2, r7, #6
 8006fd6:	2152      	movs	r1, #82	; 0x52
 8006fd8:	8812      	ldrh	r2, [r2, #0]
 8006fda:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	2380      	movs	r3, #128	; 0x80
 8006fe2:	015b      	lsls	r3, r3, #5
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d108      	bne.n	8006ffa <HAL_UART_Transmit+0xaa>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d104      	bne.n	8006ffa <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	61bb      	str	r3, [r7, #24]
 8006ff8:	e003      	b.n	8007002 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ffe:	2300      	movs	r3, #0
 8007000:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2274      	movs	r2, #116	; 0x74
 8007006:	2100      	movs	r1, #0
 8007008:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800700a:	e02d      	b.n	8007068 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800700c:	697a      	ldr	r2, [r7, #20]
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	0013      	movs	r3, r2
 8007016:	2200      	movs	r2, #0
 8007018:	2180      	movs	r1, #128	; 0x80
 800701a:	f000 fe7f 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 800701e:	1e03      	subs	r3, r0, #0
 8007020:	d001      	beq.n	8007026 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e039      	b.n	800709a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10b      	bne.n	8007044 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	881a      	ldrh	r2, [r3, #0]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	05d2      	lsls	r2, r2, #23
 8007036:	0dd2      	lsrs	r2, r2, #23
 8007038:	b292      	uxth	r2, r2
 800703a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	3302      	adds	r3, #2
 8007040:	61bb      	str	r3, [r7, #24]
 8007042:	e008      	b.n	8007056 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	b292      	uxth	r2, r2
 800704e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	3301      	adds	r3, #1
 8007054:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2252      	movs	r2, #82	; 0x52
 800705a:	5a9b      	ldrh	r3, [r3, r2]
 800705c:	b29b      	uxth	r3, r3
 800705e:	3b01      	subs	r3, #1
 8007060:	b299      	uxth	r1, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2252      	movs	r2, #82	; 0x52
 8007066:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2252      	movs	r2, #82	; 0x52
 800706c:	5a9b      	ldrh	r3, [r3, r2]
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1cb      	bne.n	800700c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	0013      	movs	r3, r2
 800707e:	2200      	movs	r2, #0
 8007080:	2140      	movs	r1, #64	; 0x40
 8007082:	f000 fe4b 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007086:	1e03      	subs	r3, r0, #0
 8007088:	d001      	beq.n	800708e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e005      	b.n	800709a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2220      	movs	r2, #32
 8007092:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007094:	2300      	movs	r3, #0
 8007096:	e000      	b.n	800709a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007098:	2302      	movs	r3, #2
  }
}
 800709a:	0018      	movs	r0, r3
 800709c:	46bd      	mov	sp, r7
 800709e:	b008      	add	sp, #32
 80070a0:	bd80      	pop	{r7, pc}
	...

080070a4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	1dbb      	adds	r3, r7, #6
 80070b0:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	d000      	beq.n	80070bc <HAL_UART_Transmit_DMA+0x18>
 80070ba:	e08a      	b.n	80071d2 <HAL_UART_Transmit_DMA+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d003      	beq.n	80070ca <HAL_UART_Transmit_DMA+0x26>
 80070c2:	1dbb      	adds	r3, r7, #6
 80070c4:	881b      	ldrh	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d101      	bne.n	80070ce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e082      	b.n	80071d4 <HAL_UART_Transmit_DMA+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	2380      	movs	r3, #128	; 0x80
 80070d4:	015b      	lsls	r3, r3, #5
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d109      	bne.n	80070ee <HAL_UART_Transmit_DMA+0x4a>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d105      	bne.n	80070ee <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2201      	movs	r2, #1
 80070e6:	4013      	ands	r3, r2
 80070e8:	d001      	beq.n	80070ee <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e072      	b.n	80071d4 <HAL_UART_Transmit_DMA+0x130>
      }
    }

    __HAL_LOCK(huart);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2274      	movs	r2, #116	; 0x74
 80070f2:	5c9b      	ldrb	r3, [r3, r2]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d101      	bne.n	80070fc <HAL_UART_Transmit_DMA+0x58>
 80070f8:	2302      	movs	r3, #2
 80070fa:	e06b      	b.n	80071d4 <HAL_UART_Transmit_DMA+0x130>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2274      	movs	r2, #116	; 0x74
 8007100:	2101      	movs	r1, #1
 8007102:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	1dba      	adds	r2, r7, #6
 800710e:	2150      	movs	r1, #80	; 0x50
 8007110:	8812      	ldrh	r2, [r2, #0]
 8007112:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	1dba      	adds	r2, r7, #6
 8007118:	2152      	movs	r1, #82	; 0x52
 800711a:	8812      	ldrh	r2, [r2, #0]
 800711c:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2280      	movs	r2, #128	; 0x80
 8007122:	2100      	movs	r1, #0
 8007124:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2221      	movs	r2, #33	; 0x21
 800712a:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007130:	2b00      	cmp	r3, #0
 8007132:	d02b      	beq.n	800718c <HAL_UART_Transmit_DMA+0xe8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007138:	4a28      	ldr	r2, [pc, #160]	; (80071dc <HAL_UART_Transmit_DMA+0x138>)
 800713a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007140:	4a27      	ldr	r2, [pc, #156]	; (80071e0 <HAL_UART_Transmit_DMA+0x13c>)
 8007142:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007148:	4a26      	ldr	r2, [pc, #152]	; (80071e4 <HAL_UART_Transmit_DMA+0x140>)
 800714a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007150:	2200      	movs	r2, #0
 8007152:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800715c:	0019      	movs	r1, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3328      	adds	r3, #40	; 0x28
 8007164:	001a      	movs	r2, r3
 8007166:	1dbb      	adds	r3, r7, #6
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	f7fd f9a9 	bl	80044c0 <HAL_DMA_Start_IT>
 800716e:	1e03      	subs	r3, r0, #0
 8007170:	d00c      	beq.n	800718c <HAL_UART_Transmit_DMA+0xe8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2280      	movs	r2, #128	; 0x80
 8007176:	2110      	movs	r1, #16
 8007178:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2274      	movs	r2, #116	; 0x74
 800717e:	2100      	movs	r1, #0
 8007180:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2220      	movs	r2, #32
 8007186:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e023      	b.n	80071d4 <HAL_UART_Transmit_DMA+0x130>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2240      	movs	r2, #64	; 0x40
 8007192:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2274      	movs	r2, #116	; 0x74
 8007198:	2100      	movs	r1, #0
 800719a:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800719c:	f3ef 8310 	mrs	r3, PRIMASK
 80071a0:	613b      	str	r3, [r7, #16]
  return(result);
 80071a2:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071a4:	61fb      	str	r3, [r7, #28]
 80071a6:	2301      	movs	r3, #1
 80071a8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f383 8810 	msr	PRIMASK, r3
}
 80071b0:	46c0      	nop			; (mov r8, r8)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	689a      	ldr	r2, [r3, #8]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2180      	movs	r1, #128	; 0x80
 80071be:	430a      	orrs	r2, r1
 80071c0:	609a      	str	r2, [r3, #8]
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	f383 8810 	msr	PRIMASK, r3
}
 80071cc:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 80071ce:	2300      	movs	r3, #0
 80071d0:	e000      	b.n	80071d4 <HAL_UART_Transmit_DMA+0x130>
  }
  else
  {
    return HAL_BUSY;
 80071d2:	2302      	movs	r3, #2
  }
}
 80071d4:	0018      	movs	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	b008      	add	sp, #32
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	080080f5 	.word	0x080080f5
 80071e0:	08008189 	.word	0x08008189
 80071e4:	08008309 	.word	0x08008309

080071e8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b088      	sub	sp, #32
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	1dbb      	adds	r3, r7, #6
 80071f4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d150      	bne.n	80072a0 <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <HAL_UART_Receive_DMA+0x24>
 8007204:	1dbb      	adds	r3, r7, #6
 8007206:	881b      	ldrh	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d101      	bne.n	8007210 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e048      	b.n	80072a2 <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	689a      	ldr	r2, [r3, #8]
 8007214:	2380      	movs	r3, #128	; 0x80
 8007216:	015b      	lsls	r3, r3, #5
 8007218:	429a      	cmp	r2, r3
 800721a:	d109      	bne.n	8007230 <HAL_UART_Receive_DMA+0x48>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d105      	bne.n	8007230 <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2201      	movs	r2, #1
 8007228:	4013      	ands	r3, r2
 800722a:	d001      	beq.n	8007230 <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e038      	b.n	80072a2 <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2274      	movs	r2, #116	; 0x74
 8007234:	5c9b      	ldrb	r3, [r3, r2]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <HAL_UART_Receive_DMA+0x56>
 800723a:	2302      	movs	r3, #2
 800723c:	e031      	b.n	80072a2 <HAL_UART_Receive_DMA+0xba>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2274      	movs	r2, #116	; 0x74
 8007242:	2101      	movs	r1, #1
 8007244:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	2380      	movs	r3, #128	; 0x80
 8007254:	041b      	lsls	r3, r3, #16
 8007256:	4013      	ands	r3, r2
 8007258:	d019      	beq.n	800728e <HAL_UART_Receive_DMA+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800725a:	f3ef 8310 	mrs	r3, PRIMASK
 800725e:	613b      	str	r3, [r7, #16]
  return(result);
 8007260:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007262:	61fb      	str	r3, [r7, #28]
 8007264:	2301      	movs	r3, #1
 8007266:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	f383 8810 	msr	PRIMASK, r3
}
 800726e:	46c0      	nop			; (mov r8, r8)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2180      	movs	r1, #128	; 0x80
 800727c:	04c9      	lsls	r1, r1, #19
 800727e:	430a      	orrs	r2, r1
 8007280:	601a      	str	r2, [r3, #0]
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	f383 8810 	msr	PRIMASK, r3
}
 800728c:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800728e:	1dbb      	adds	r3, r7, #6
 8007290:	881a      	ldrh	r2, [r3, #0]
 8007292:	68b9      	ldr	r1, [r7, #8]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	0018      	movs	r0, r3
 8007298:	f000 fe04 	bl	8007ea4 <UART_Start_Receive_DMA>
 800729c:	0003      	movs	r3, r0
 800729e:	e000      	b.n	80072a2 <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 80072a0:	2302      	movs	r3, #2
  }
}
 80072a2:	0018      	movs	r0, r3
 80072a4:	46bd      	mov	sp, r7
 80072a6:	b008      	add	sp, #32
 80072a8:	bd80      	pop	{r7, pc}
	...

080072ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072ac:	b590      	push	{r4, r7, lr}
 80072ae:	b0ab      	sub	sp, #172	; 0xac
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	22a4      	movs	r2, #164	; 0xa4
 80072bc:	18b9      	adds	r1, r7, r2
 80072be:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	20a0      	movs	r0, #160	; 0xa0
 80072c8:	1839      	adds	r1, r7, r0
 80072ca:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	219c      	movs	r1, #156	; 0x9c
 80072d4:	1879      	adds	r1, r7, r1
 80072d6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80072d8:	0011      	movs	r1, r2
 80072da:	18bb      	adds	r3, r7, r2
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a99      	ldr	r2, [pc, #612]	; (8007544 <HAL_UART_IRQHandler+0x298>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	2298      	movs	r2, #152	; 0x98
 80072e4:	18bc      	adds	r4, r7, r2
 80072e6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80072e8:	18bb      	adds	r3, r7, r2
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d114      	bne.n	800731a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80072f0:	187b      	adds	r3, r7, r1
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2220      	movs	r2, #32
 80072f6:	4013      	ands	r3, r2
 80072f8:	d00f      	beq.n	800731a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072fa:	183b      	adds	r3, r7, r0
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2220      	movs	r2, #32
 8007300:	4013      	ands	r3, r2
 8007302:	d00a      	beq.n	800731a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007308:	2b00      	cmp	r3, #0
 800730a:	d100      	bne.n	800730e <HAL_UART_IRQHandler+0x62>
 800730c:	e27e      	b.n	800780c <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	0010      	movs	r0, r2
 8007316:	4798      	blx	r3
      }
      return;
 8007318:	e278      	b.n	800780c <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800731a:	2398      	movs	r3, #152	; 0x98
 800731c:	18fb      	adds	r3, r7, r3
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d100      	bne.n	8007326 <HAL_UART_IRQHandler+0x7a>
 8007324:	e114      	b.n	8007550 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007326:	239c      	movs	r3, #156	; 0x9c
 8007328:	18fb      	adds	r3, r7, r3
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2201      	movs	r2, #1
 800732e:	4013      	ands	r3, r2
 8007330:	d106      	bne.n	8007340 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007332:	23a0      	movs	r3, #160	; 0xa0
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a83      	ldr	r2, [pc, #524]	; (8007548 <HAL_UART_IRQHandler+0x29c>)
 800733a:	4013      	ands	r3, r2
 800733c:	d100      	bne.n	8007340 <HAL_UART_IRQHandler+0x94>
 800733e:	e107      	b.n	8007550 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007340:	23a4      	movs	r3, #164	; 0xa4
 8007342:	18fb      	adds	r3, r7, r3
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2201      	movs	r2, #1
 8007348:	4013      	ands	r3, r2
 800734a:	d012      	beq.n	8007372 <HAL_UART_IRQHandler+0xc6>
 800734c:	23a0      	movs	r3, #160	; 0xa0
 800734e:	18fb      	adds	r3, r7, r3
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	2380      	movs	r3, #128	; 0x80
 8007354:	005b      	lsls	r3, r3, #1
 8007356:	4013      	ands	r3, r2
 8007358:	d00b      	beq.n	8007372 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2201      	movs	r2, #1
 8007360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2280      	movs	r2, #128	; 0x80
 8007366:	589b      	ldr	r3, [r3, r2]
 8007368:	2201      	movs	r2, #1
 800736a:	431a      	orrs	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2180      	movs	r1, #128	; 0x80
 8007370:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007372:	23a4      	movs	r3, #164	; 0xa4
 8007374:	18fb      	adds	r3, r7, r3
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2202      	movs	r2, #2
 800737a:	4013      	ands	r3, r2
 800737c:	d011      	beq.n	80073a2 <HAL_UART_IRQHandler+0xf6>
 800737e:	239c      	movs	r3, #156	; 0x9c
 8007380:	18fb      	adds	r3, r7, r3
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2201      	movs	r2, #1
 8007386:	4013      	ands	r3, r2
 8007388:	d00b      	beq.n	80073a2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2202      	movs	r2, #2
 8007390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2280      	movs	r2, #128	; 0x80
 8007396:	589b      	ldr	r3, [r3, r2]
 8007398:	2204      	movs	r2, #4
 800739a:	431a      	orrs	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2180      	movs	r1, #128	; 0x80
 80073a0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073a2:	23a4      	movs	r3, #164	; 0xa4
 80073a4:	18fb      	adds	r3, r7, r3
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2204      	movs	r2, #4
 80073aa:	4013      	ands	r3, r2
 80073ac:	d011      	beq.n	80073d2 <HAL_UART_IRQHandler+0x126>
 80073ae:	239c      	movs	r3, #156	; 0x9c
 80073b0:	18fb      	adds	r3, r7, r3
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2201      	movs	r2, #1
 80073b6:	4013      	ands	r3, r2
 80073b8:	d00b      	beq.n	80073d2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2204      	movs	r2, #4
 80073c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2280      	movs	r2, #128	; 0x80
 80073c6:	589b      	ldr	r3, [r3, r2]
 80073c8:	2202      	movs	r2, #2
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2180      	movs	r1, #128	; 0x80
 80073d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80073d2:	23a4      	movs	r3, #164	; 0xa4
 80073d4:	18fb      	adds	r3, r7, r3
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2208      	movs	r2, #8
 80073da:	4013      	ands	r3, r2
 80073dc:	d017      	beq.n	800740e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80073de:	23a0      	movs	r3, #160	; 0xa0
 80073e0:	18fb      	adds	r3, r7, r3
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2220      	movs	r2, #32
 80073e6:	4013      	ands	r3, r2
 80073e8:	d105      	bne.n	80073f6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80073ea:	239c      	movs	r3, #156	; 0x9c
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2201      	movs	r2, #1
 80073f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80073f4:	d00b      	beq.n	800740e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2208      	movs	r2, #8
 80073fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2280      	movs	r2, #128	; 0x80
 8007402:	589b      	ldr	r3, [r3, r2]
 8007404:	2208      	movs	r2, #8
 8007406:	431a      	orrs	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2180      	movs	r1, #128	; 0x80
 800740c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800740e:	23a4      	movs	r3, #164	; 0xa4
 8007410:	18fb      	adds	r3, r7, r3
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	2380      	movs	r3, #128	; 0x80
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	4013      	ands	r3, r2
 800741a:	d013      	beq.n	8007444 <HAL_UART_IRQHandler+0x198>
 800741c:	23a0      	movs	r3, #160	; 0xa0
 800741e:	18fb      	adds	r3, r7, r3
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	2380      	movs	r3, #128	; 0x80
 8007424:	04db      	lsls	r3, r3, #19
 8007426:	4013      	ands	r3, r2
 8007428:	d00c      	beq.n	8007444 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2280      	movs	r2, #128	; 0x80
 8007430:	0112      	lsls	r2, r2, #4
 8007432:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2280      	movs	r2, #128	; 0x80
 8007438:	589b      	ldr	r3, [r3, r2]
 800743a:	2220      	movs	r2, #32
 800743c:	431a      	orrs	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2180      	movs	r1, #128	; 0x80
 8007442:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2280      	movs	r2, #128	; 0x80
 8007448:	589b      	ldr	r3, [r3, r2]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d100      	bne.n	8007450 <HAL_UART_IRQHandler+0x1a4>
 800744e:	e1df      	b.n	8007810 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007450:	23a4      	movs	r3, #164	; 0xa4
 8007452:	18fb      	adds	r3, r7, r3
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2220      	movs	r2, #32
 8007458:	4013      	ands	r3, r2
 800745a:	d00e      	beq.n	800747a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800745c:	23a0      	movs	r3, #160	; 0xa0
 800745e:	18fb      	adds	r3, r7, r3
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2220      	movs	r2, #32
 8007464:	4013      	ands	r3, r2
 8007466:	d008      	beq.n	800747a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	0010      	movs	r0, r2
 8007478:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2280      	movs	r2, #128	; 0x80
 800747e:	589b      	ldr	r3, [r3, r2]
 8007480:	2194      	movs	r1, #148	; 0x94
 8007482:	187a      	adds	r2, r7, r1
 8007484:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	2240      	movs	r2, #64	; 0x40
 800748e:	4013      	ands	r3, r2
 8007490:	2b40      	cmp	r3, #64	; 0x40
 8007492:	d004      	beq.n	800749e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007494:	187b      	adds	r3, r7, r1
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2228      	movs	r2, #40	; 0x28
 800749a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800749c:	d047      	beq.n	800752e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	0018      	movs	r0, r3
 80074a2:	f000 fdc5 	bl	8008030 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	2240      	movs	r2, #64	; 0x40
 80074ae:	4013      	ands	r3, r2
 80074b0:	2b40      	cmp	r3, #64	; 0x40
 80074b2:	d137      	bne.n	8007524 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b4:	f3ef 8310 	mrs	r3, PRIMASK
 80074b8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80074ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074bc:	2090      	movs	r0, #144	; 0x90
 80074be:	183a      	adds	r2, r7, r0
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	2301      	movs	r3, #1
 80074c4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074c8:	f383 8810 	msr	PRIMASK, r3
}
 80074cc:	46c0      	nop			; (mov r8, r8)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2140      	movs	r1, #64	; 0x40
 80074da:	438a      	bics	r2, r1
 80074dc:	609a      	str	r2, [r3, #8]
 80074de:	183b      	adds	r3, r7, r0
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074e6:	f383 8810 	msr	PRIMASK, r3
}
 80074ea:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d012      	beq.n	800751a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f8:	4a14      	ldr	r2, [pc, #80]	; (800754c <HAL_UART_IRQHandler+0x2a0>)
 80074fa:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007500:	0018      	movs	r0, r3
 8007502:	f7fd f87b 	bl	80045fc <HAL_DMA_Abort_IT>
 8007506:	1e03      	subs	r3, r0, #0
 8007508:	d01a      	beq.n	8007540 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800750e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007514:	0018      	movs	r0, r3
 8007516:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007518:	e012      	b.n	8007540 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	0018      	movs	r0, r3
 800751e:	f000 f995 	bl	800784c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007522:	e00d      	b.n	8007540 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	0018      	movs	r0, r3
 8007528:	f000 f990 	bl	800784c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800752c:	e008      	b.n	8007540 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	0018      	movs	r0, r3
 8007532:	f000 f98b 	bl	800784c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2280      	movs	r2, #128	; 0x80
 800753a:	2100      	movs	r1, #0
 800753c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800753e:	e167      	b.n	8007810 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007540:	46c0      	nop			; (mov r8, r8)
    return;
 8007542:	e165      	b.n	8007810 <HAL_UART_IRQHandler+0x564>
 8007544:	0000080f 	.word	0x0000080f
 8007548:	04000120 	.word	0x04000120
 800754c:	0800838b 	.word	0x0800838b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007554:	2b01      	cmp	r3, #1
 8007556:	d000      	beq.n	800755a <HAL_UART_IRQHandler+0x2ae>
 8007558:	e131      	b.n	80077be <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800755a:	23a4      	movs	r3, #164	; 0xa4
 800755c:	18fb      	adds	r3, r7, r3
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2210      	movs	r2, #16
 8007562:	4013      	ands	r3, r2
 8007564:	d100      	bne.n	8007568 <HAL_UART_IRQHandler+0x2bc>
 8007566:	e12a      	b.n	80077be <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007568:	23a0      	movs	r3, #160	; 0xa0
 800756a:	18fb      	adds	r3, r7, r3
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2210      	movs	r2, #16
 8007570:	4013      	ands	r3, r2
 8007572:	d100      	bne.n	8007576 <HAL_UART_IRQHandler+0x2ca>
 8007574:	e123      	b.n	80077be <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2210      	movs	r2, #16
 800757c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	2240      	movs	r2, #64	; 0x40
 8007586:	4013      	ands	r3, r2
 8007588:	2b40      	cmp	r3, #64	; 0x40
 800758a:	d000      	beq.n	800758e <HAL_UART_IRQHandler+0x2e2>
 800758c:	e09b      	b.n	80076c6 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	217e      	movs	r1, #126	; 0x7e
 8007598:	187b      	adds	r3, r7, r1
 800759a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800759c:	187b      	adds	r3, r7, r1
 800759e:	881b      	ldrh	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d100      	bne.n	80075a6 <HAL_UART_IRQHandler+0x2fa>
 80075a4:	e136      	b.n	8007814 <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2258      	movs	r2, #88	; 0x58
 80075aa:	5a9b      	ldrh	r3, [r3, r2]
 80075ac:	187a      	adds	r2, r7, r1
 80075ae:	8812      	ldrh	r2, [r2, #0]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d300      	bcc.n	80075b6 <HAL_UART_IRQHandler+0x30a>
 80075b4:	e12e      	b.n	8007814 <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	187a      	adds	r2, r7, r1
 80075ba:	215a      	movs	r1, #90	; 0x5a
 80075bc:	8812      	ldrh	r2, [r2, #0]
 80075be:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	2b20      	cmp	r3, #32
 80075c8:	d06e      	beq.n	80076a8 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ca:	f3ef 8310 	mrs	r3, PRIMASK
 80075ce:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80075d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80075d4:	2301      	movs	r3, #1
 80075d6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075da:	f383 8810 	msr	PRIMASK, r3
}
 80075de:	46c0      	nop			; (mov r8, r8)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	498e      	ldr	r1, [pc, #568]	; (8007824 <HAL_UART_IRQHandler+0x578>)
 80075ec:	400a      	ands	r2, r1
 80075ee:	601a      	str	r2, [r3, #0]
 80075f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f6:	f383 8810 	msr	PRIMASK, r3
}
 80075fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007600:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007604:	677b      	str	r3, [r7, #116]	; 0x74
 8007606:	2301      	movs	r3, #1
 8007608:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800760a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800760c:	f383 8810 	msr	PRIMASK, r3
}
 8007610:	46c0      	nop			; (mov r8, r8)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	689a      	ldr	r2, [r3, #8]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2101      	movs	r1, #1
 800761e:	438a      	bics	r2, r1
 8007620:	609a      	str	r2, [r3, #8]
 8007622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007624:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007628:	f383 8810 	msr	PRIMASK, r3
}
 800762c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800762e:	f3ef 8310 	mrs	r3, PRIMASK
 8007632:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007634:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007636:	673b      	str	r3, [r7, #112]	; 0x70
 8007638:	2301      	movs	r3, #1
 800763a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800763c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800763e:	f383 8810 	msr	PRIMASK, r3
}
 8007642:	46c0      	nop			; (mov r8, r8)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689a      	ldr	r2, [r3, #8]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2140      	movs	r1, #64	; 0x40
 8007650:	438a      	bics	r2, r1
 8007652:	609a      	str	r2, [r3, #8]
 8007654:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007656:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800765a:	f383 8810 	msr	PRIMASK, r3
}
 800765e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2220      	movs	r2, #32
 8007664:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800766c:	f3ef 8310 	mrs	r3, PRIMASK
 8007670:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007672:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007674:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007676:	2301      	movs	r3, #1
 8007678:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800767a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800767c:	f383 8810 	msr	PRIMASK, r3
}
 8007680:	46c0      	nop			; (mov r8, r8)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2110      	movs	r1, #16
 800768e:	438a      	bics	r2, r1
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007694:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007696:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007698:	f383 8810 	msr	PRIMASK, r3
}
 800769c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076a2:	0018      	movs	r0, r3
 80076a4:	f7fc ff72 	bl	800458c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2258      	movs	r2, #88	; 0x58
 80076ac:	5a9a      	ldrh	r2, [r3, r2]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	215a      	movs	r1, #90	; 0x5a
 80076b2:	5a5b      	ldrh	r3, [r3, r1]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	b29a      	uxth	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	0011      	movs	r1, r2
 80076be:	0018      	movs	r0, r3
 80076c0:	f000 f8cc 	bl	800785c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076c4:	e0a6      	b.n	8007814 <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2258      	movs	r2, #88	; 0x58
 80076ca:	5a99      	ldrh	r1, [r3, r2]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	225a      	movs	r2, #90	; 0x5a
 80076d0:	5a9b      	ldrh	r3, [r3, r2]
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	208e      	movs	r0, #142	; 0x8e
 80076d6:	183b      	adds	r3, r7, r0
 80076d8:	1a8a      	subs	r2, r1, r2
 80076da:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	225a      	movs	r2, #90	; 0x5a
 80076e0:	5a9b      	ldrh	r3, [r3, r2]
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d100      	bne.n	80076ea <HAL_UART_IRQHandler+0x43e>
 80076e8:	e096      	b.n	8007818 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 80076ea:	183b      	adds	r3, r7, r0
 80076ec:	881b      	ldrh	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d100      	bne.n	80076f4 <HAL_UART_IRQHandler+0x448>
 80076f2:	e091      	b.n	8007818 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f4:	f3ef 8310 	mrs	r3, PRIMASK
 80076f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80076fa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076fc:	2488      	movs	r4, #136	; 0x88
 80076fe:	193a      	adds	r2, r7, r4
 8007700:	6013      	str	r3, [r2, #0]
 8007702:	2301      	movs	r3, #1
 8007704:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f383 8810 	msr	PRIMASK, r3
}
 800770c:	46c0      	nop			; (mov r8, r8)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4943      	ldr	r1, [pc, #268]	; (8007828 <HAL_UART_IRQHandler+0x57c>)
 800771a:	400a      	ands	r2, r1
 800771c:	601a      	str	r2, [r3, #0]
 800771e:	193b      	adds	r3, r7, r4
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f383 8810 	msr	PRIMASK, r3
}
 800772a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772c:	f3ef 8310 	mrs	r3, PRIMASK
 8007730:	61bb      	str	r3, [r7, #24]
  return(result);
 8007732:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007734:	2484      	movs	r4, #132	; 0x84
 8007736:	193a      	adds	r2, r7, r4
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	2301      	movs	r3, #1
 800773c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	f383 8810 	msr	PRIMASK, r3
}
 8007744:	46c0      	nop			; (mov r8, r8)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	689a      	ldr	r2, [r3, #8]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2101      	movs	r1, #1
 8007752:	438a      	bics	r2, r1
 8007754:	609a      	str	r2, [r3, #8]
 8007756:	193b      	adds	r3, r7, r4
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	f383 8810 	msr	PRIMASK, r3
}
 8007762:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2220      	movs	r2, #32
 8007768:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007776:	f3ef 8310 	mrs	r3, PRIMASK
 800777a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800777c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800777e:	2480      	movs	r4, #128	; 0x80
 8007780:	193a      	adds	r2, r7, r4
 8007782:	6013      	str	r3, [r2, #0]
 8007784:	2301      	movs	r3, #1
 8007786:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800778a:	f383 8810 	msr	PRIMASK, r3
}
 800778e:	46c0      	nop			; (mov r8, r8)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2110      	movs	r1, #16
 800779c:	438a      	bics	r2, r1
 800779e:	601a      	str	r2, [r3, #0]
 80077a0:	193b      	adds	r3, r7, r4
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a8:	f383 8810 	msr	PRIMASK, r3
}
 80077ac:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077ae:	183b      	adds	r3, r7, r0
 80077b0:	881a      	ldrh	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	0011      	movs	r1, r2
 80077b6:	0018      	movs	r0, r3
 80077b8:	f000 f850 	bl	800785c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077bc:	e02c      	b.n	8007818 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80077be:	23a4      	movs	r3, #164	; 0xa4
 80077c0:	18fb      	adds	r3, r7, r3
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2280      	movs	r2, #128	; 0x80
 80077c6:	4013      	ands	r3, r2
 80077c8:	d00f      	beq.n	80077ea <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80077ca:	23a0      	movs	r3, #160	; 0xa0
 80077cc:	18fb      	adds	r3, r7, r3
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2280      	movs	r2, #128	; 0x80
 80077d2:	4013      	ands	r3, r2
 80077d4:	d009      	beq.n	80077ea <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d01e      	beq.n	800781c <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	0010      	movs	r0, r2
 80077e6:	4798      	blx	r3
    }
    return;
 80077e8:	e018      	b.n	800781c <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077ea:	23a4      	movs	r3, #164	; 0xa4
 80077ec:	18fb      	adds	r3, r7, r3
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2240      	movs	r2, #64	; 0x40
 80077f2:	4013      	ands	r3, r2
 80077f4:	d013      	beq.n	800781e <HAL_UART_IRQHandler+0x572>
 80077f6:	23a0      	movs	r3, #160	; 0xa0
 80077f8:	18fb      	adds	r3, r7, r3
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2240      	movs	r2, #64	; 0x40
 80077fe:	4013      	ands	r3, r2
 8007800:	d00d      	beq.n	800781e <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	0018      	movs	r0, r3
 8007806:	f000 fdd7 	bl	80083b8 <UART_EndTransmit_IT>
    return;
 800780a:	e008      	b.n	800781e <HAL_UART_IRQHandler+0x572>
      return;
 800780c:	46c0      	nop			; (mov r8, r8)
 800780e:	e006      	b.n	800781e <HAL_UART_IRQHandler+0x572>
    return;
 8007810:	46c0      	nop			; (mov r8, r8)
 8007812:	e004      	b.n	800781e <HAL_UART_IRQHandler+0x572>
      return;
 8007814:	46c0      	nop			; (mov r8, r8)
 8007816:	e002      	b.n	800781e <HAL_UART_IRQHandler+0x572>
      return;
 8007818:	46c0      	nop			; (mov r8, r8)
 800781a:	e000      	b.n	800781e <HAL_UART_IRQHandler+0x572>
    return;
 800781c:	46c0      	nop			; (mov r8, r8)
  }

}
 800781e:	46bd      	mov	sp, r7
 8007820:	b02b      	add	sp, #172	; 0xac
 8007822:	bd90      	pop	{r4, r7, pc}
 8007824:	fffffeff 	.word	0xfffffeff
 8007828:	fffffedf 	.word	0xfffffedf

0800782c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b082      	sub	sp, #8
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007834:	46c0      	nop			; (mov r8, r8)
 8007836:	46bd      	mov	sp, r7
 8007838:	b002      	add	sp, #8
 800783a:	bd80      	pop	{r7, pc}

0800783c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007844:	46c0      	nop			; (mov r8, r8)
 8007846:	46bd      	mov	sp, r7
 8007848:	b002      	add	sp, #8
 800784a:	bd80      	pop	{r7, pc}

0800784c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007854:	46c0      	nop			; (mov r8, r8)
 8007856:	46bd      	mov	sp, r7
 8007858:	b002      	add	sp, #8
 800785a:	bd80      	pop	{r7, pc}

0800785c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	000a      	movs	r2, r1
 8007866:	1cbb      	adds	r3, r7, #2
 8007868:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800786a:	46c0      	nop			; (mov r8, r8)
 800786c:	46bd      	mov	sp, r7
 800786e:	b002      	add	sp, #8
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b088      	sub	sp, #32
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800787c:	231e      	movs	r3, #30
 800787e:	18fb      	adds	r3, r7, r3
 8007880:	2200      	movs	r2, #0
 8007882:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689a      	ldr	r2, [r3, #8]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	431a      	orrs	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	431a      	orrs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	4313      	orrs	r3, r2
 800789a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a97      	ldr	r2, [pc, #604]	; (8007b00 <UART_SetConfig+0x28c>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	0019      	movs	r1, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	4a92      	ldr	r2, [pc, #584]	; (8007b04 <UART_SetConfig+0x290>)
 80078ba:	4013      	ands	r3, r2
 80078bc:	0019      	movs	r1, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	4a89      	ldr	r2, [pc, #548]	; (8007b08 <UART_SetConfig+0x294>)
 80078e2:	4013      	ands	r3, r2
 80078e4:	0019      	movs	r1, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a85      	ldr	r2, [pc, #532]	; (8007b0c <UART_SetConfig+0x298>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d127      	bne.n	800794a <UART_SetConfig+0xd6>
 80078fa:	4b85      	ldr	r3, [pc, #532]	; (8007b10 <UART_SetConfig+0x29c>)
 80078fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fe:	2203      	movs	r2, #3
 8007900:	4013      	ands	r3, r2
 8007902:	2b03      	cmp	r3, #3
 8007904:	d00d      	beq.n	8007922 <UART_SetConfig+0xae>
 8007906:	d81b      	bhi.n	8007940 <UART_SetConfig+0xcc>
 8007908:	2b02      	cmp	r3, #2
 800790a:	d014      	beq.n	8007936 <UART_SetConfig+0xc2>
 800790c:	d818      	bhi.n	8007940 <UART_SetConfig+0xcc>
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <UART_SetConfig+0xa4>
 8007912:	2b01      	cmp	r3, #1
 8007914:	d00a      	beq.n	800792c <UART_SetConfig+0xb8>
 8007916:	e013      	b.n	8007940 <UART_SetConfig+0xcc>
 8007918:	231f      	movs	r3, #31
 800791a:	18fb      	adds	r3, r7, r3
 800791c:	2200      	movs	r2, #0
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	e035      	b.n	800798e <UART_SetConfig+0x11a>
 8007922:	231f      	movs	r3, #31
 8007924:	18fb      	adds	r3, r7, r3
 8007926:	2202      	movs	r2, #2
 8007928:	701a      	strb	r2, [r3, #0]
 800792a:	e030      	b.n	800798e <UART_SetConfig+0x11a>
 800792c:	231f      	movs	r3, #31
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	2204      	movs	r2, #4
 8007932:	701a      	strb	r2, [r3, #0]
 8007934:	e02b      	b.n	800798e <UART_SetConfig+0x11a>
 8007936:	231f      	movs	r3, #31
 8007938:	18fb      	adds	r3, r7, r3
 800793a:	2208      	movs	r2, #8
 800793c:	701a      	strb	r2, [r3, #0]
 800793e:	e026      	b.n	800798e <UART_SetConfig+0x11a>
 8007940:	231f      	movs	r3, #31
 8007942:	18fb      	adds	r3, r7, r3
 8007944:	2210      	movs	r2, #16
 8007946:	701a      	strb	r2, [r3, #0]
 8007948:	e021      	b.n	800798e <UART_SetConfig+0x11a>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a71      	ldr	r2, [pc, #452]	; (8007b14 <UART_SetConfig+0x2a0>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d104      	bne.n	800795e <UART_SetConfig+0xea>
 8007954:	231f      	movs	r3, #31
 8007956:	18fb      	adds	r3, r7, r3
 8007958:	2200      	movs	r2, #0
 800795a:	701a      	strb	r2, [r3, #0]
 800795c:	e017      	b.n	800798e <UART_SetConfig+0x11a>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a6d      	ldr	r2, [pc, #436]	; (8007b18 <UART_SetConfig+0x2a4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d104      	bne.n	8007972 <UART_SetConfig+0xfe>
 8007968:	231f      	movs	r3, #31
 800796a:	18fb      	adds	r3, r7, r3
 800796c:	2200      	movs	r2, #0
 800796e:	701a      	strb	r2, [r3, #0]
 8007970:	e00d      	b.n	800798e <UART_SetConfig+0x11a>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a69      	ldr	r2, [pc, #420]	; (8007b1c <UART_SetConfig+0x2a8>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d104      	bne.n	8007986 <UART_SetConfig+0x112>
 800797c:	231f      	movs	r3, #31
 800797e:	18fb      	adds	r3, r7, r3
 8007980:	2200      	movs	r2, #0
 8007982:	701a      	strb	r2, [r3, #0]
 8007984:	e003      	b.n	800798e <UART_SetConfig+0x11a>
 8007986:	231f      	movs	r3, #31
 8007988:	18fb      	adds	r3, r7, r3
 800798a:	2210      	movs	r2, #16
 800798c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	69da      	ldr	r2, [r3, #28]
 8007992:	2380      	movs	r3, #128	; 0x80
 8007994:	021b      	lsls	r3, r3, #8
 8007996:	429a      	cmp	r2, r3
 8007998:	d15d      	bne.n	8007a56 <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 800799a:	231f      	movs	r3, #31
 800799c:	18fb      	adds	r3, r7, r3
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	2b08      	cmp	r3, #8
 80079a2:	d015      	beq.n	80079d0 <UART_SetConfig+0x15c>
 80079a4:	dc18      	bgt.n	80079d8 <UART_SetConfig+0x164>
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	d00d      	beq.n	80079c6 <UART_SetConfig+0x152>
 80079aa:	dc15      	bgt.n	80079d8 <UART_SetConfig+0x164>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <UART_SetConfig+0x142>
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d005      	beq.n	80079c0 <UART_SetConfig+0x14c>
 80079b4:	e010      	b.n	80079d8 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079b6:	f7fd fd3b 	bl	8005430 <HAL_RCC_GetPCLK1Freq>
 80079ba:	0003      	movs	r3, r0
 80079bc:	61bb      	str	r3, [r7, #24]
        break;
 80079be:	e012      	b.n	80079e6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079c0:	4b57      	ldr	r3, [pc, #348]	; (8007b20 <UART_SetConfig+0x2ac>)
 80079c2:	61bb      	str	r3, [r7, #24]
        break;
 80079c4:	e00f      	b.n	80079e6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079c6:	f7fd fcc3 	bl	8005350 <HAL_RCC_GetSysClockFreq>
 80079ca:	0003      	movs	r3, r0
 80079cc:	61bb      	str	r3, [r7, #24]
        break;
 80079ce:	e00a      	b.n	80079e6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079d0:	2380      	movs	r3, #128	; 0x80
 80079d2:	021b      	lsls	r3, r3, #8
 80079d4:	61bb      	str	r3, [r7, #24]
        break;
 80079d6:	e006      	b.n	80079e6 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079dc:	231e      	movs	r3, #30
 80079de:	18fb      	adds	r3, r7, r3
 80079e0:	2201      	movs	r2, #1
 80079e2:	701a      	strb	r2, [r3, #0]
        break;
 80079e4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d100      	bne.n	80079ee <UART_SetConfig+0x17a>
 80079ec:	e07b      	b.n	8007ae6 <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	005a      	lsls	r2, r3, #1
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	085b      	lsrs	r3, r3, #1
 80079f8:	18d2      	adds	r2, r2, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	0019      	movs	r1, r3
 8007a00:	0010      	movs	r0, r2
 8007a02:	f7f8 fba7 	bl	8000154 <__udivsi3>
 8007a06:	0003      	movs	r3, r0
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	2b0f      	cmp	r3, #15
 8007a10:	d91c      	bls.n	8007a4c <UART_SetConfig+0x1d8>
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	2380      	movs	r3, #128	; 0x80
 8007a16:	025b      	lsls	r3, r3, #9
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d217      	bcs.n	8007a4c <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	200e      	movs	r0, #14
 8007a22:	183b      	adds	r3, r7, r0
 8007a24:	210f      	movs	r1, #15
 8007a26:	438a      	bics	r2, r1
 8007a28:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	2207      	movs	r2, #7
 8007a32:	4013      	ands	r3, r2
 8007a34:	b299      	uxth	r1, r3
 8007a36:	183b      	adds	r3, r7, r0
 8007a38:	183a      	adds	r2, r7, r0
 8007a3a:	8812      	ldrh	r2, [r2, #0]
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	183a      	adds	r2, r7, r0
 8007a46:	8812      	ldrh	r2, [r2, #0]
 8007a48:	60da      	str	r2, [r3, #12]
 8007a4a:	e04c      	b.n	8007ae6 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 8007a4c:	231e      	movs	r3, #30
 8007a4e:	18fb      	adds	r3, r7, r3
 8007a50:	2201      	movs	r2, #1
 8007a52:	701a      	strb	r2, [r3, #0]
 8007a54:	e047      	b.n	8007ae6 <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a56:	231f      	movs	r3, #31
 8007a58:	18fb      	adds	r3, r7, r3
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	d015      	beq.n	8007a8c <UART_SetConfig+0x218>
 8007a60:	dc18      	bgt.n	8007a94 <UART_SetConfig+0x220>
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d00d      	beq.n	8007a82 <UART_SetConfig+0x20e>
 8007a66:	dc15      	bgt.n	8007a94 <UART_SetConfig+0x220>
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d002      	beq.n	8007a72 <UART_SetConfig+0x1fe>
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d005      	beq.n	8007a7c <UART_SetConfig+0x208>
 8007a70:	e010      	b.n	8007a94 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a72:	f7fd fcdd 	bl	8005430 <HAL_RCC_GetPCLK1Freq>
 8007a76:	0003      	movs	r3, r0
 8007a78:	61bb      	str	r3, [r7, #24]
        break;
 8007a7a:	e012      	b.n	8007aa2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a7c:	4b28      	ldr	r3, [pc, #160]	; (8007b20 <UART_SetConfig+0x2ac>)
 8007a7e:	61bb      	str	r3, [r7, #24]
        break;
 8007a80:	e00f      	b.n	8007aa2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a82:	f7fd fc65 	bl	8005350 <HAL_RCC_GetSysClockFreq>
 8007a86:	0003      	movs	r3, r0
 8007a88:	61bb      	str	r3, [r7, #24]
        break;
 8007a8a:	e00a      	b.n	8007aa2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a8c:	2380      	movs	r3, #128	; 0x80
 8007a8e:	021b      	lsls	r3, r3, #8
 8007a90:	61bb      	str	r3, [r7, #24]
        break;
 8007a92:	e006      	b.n	8007aa2 <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 8007a94:	2300      	movs	r3, #0
 8007a96:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a98:	231e      	movs	r3, #30
 8007a9a:	18fb      	adds	r3, r7, r3
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	701a      	strb	r2, [r3, #0]
        break;
 8007aa0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d01e      	beq.n	8007ae6 <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	085a      	lsrs	r2, r3, #1
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	18d2      	adds	r2, r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	0019      	movs	r1, r3
 8007ab8:	0010      	movs	r0, r2
 8007aba:	f7f8 fb4b 	bl	8000154 <__udivsi3>
 8007abe:	0003      	movs	r3, r0
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	2b0f      	cmp	r3, #15
 8007ac8:	d909      	bls.n	8007ade <UART_SetConfig+0x26a>
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	2380      	movs	r3, #128	; 0x80
 8007ace:	025b      	lsls	r3, r3, #9
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d204      	bcs.n	8007ade <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	60da      	str	r2, [r3, #12]
 8007adc:	e003      	b.n	8007ae6 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 8007ade:	231e      	movs	r3, #30
 8007ae0:	18fb      	adds	r3, r7, r3
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007af2:	231e      	movs	r3, #30
 8007af4:	18fb      	adds	r3, r7, r3
 8007af6:	781b      	ldrb	r3, [r3, #0]
}
 8007af8:	0018      	movs	r0, r3
 8007afa:	46bd      	mov	sp, r7
 8007afc:	b008      	add	sp, #32
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	efff69f3 	.word	0xefff69f3
 8007b04:	ffffcfff 	.word	0xffffcfff
 8007b08:	fffff4ff 	.word	0xfffff4ff
 8007b0c:	40013800 	.word	0x40013800
 8007b10:	40021000 	.word	0x40021000
 8007b14:	40004400 	.word	0x40004400
 8007b18:	40004800 	.word	0x40004800
 8007b1c:	40004c00 	.word	0x40004c00
 8007b20:	007a1200 	.word	0x007a1200

08007b24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b30:	2201      	movs	r2, #1
 8007b32:	4013      	ands	r3, r2
 8007b34:	d00b      	beq.n	8007b4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	4a4a      	ldr	r2, [pc, #296]	; (8007c68 <UART_AdvFeatureConfig+0x144>)
 8007b3e:	4013      	ands	r3, r2
 8007b40:	0019      	movs	r1, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b52:	2202      	movs	r2, #2
 8007b54:	4013      	ands	r3, r2
 8007b56:	d00b      	beq.n	8007b70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	4a43      	ldr	r2, [pc, #268]	; (8007c6c <UART_AdvFeatureConfig+0x148>)
 8007b60:	4013      	ands	r3, r2
 8007b62:	0019      	movs	r1, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	430a      	orrs	r2, r1
 8007b6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b74:	2204      	movs	r2, #4
 8007b76:	4013      	ands	r3, r2
 8007b78:	d00b      	beq.n	8007b92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	4a3b      	ldr	r2, [pc, #236]	; (8007c70 <UART_AdvFeatureConfig+0x14c>)
 8007b82:	4013      	ands	r3, r2
 8007b84:	0019      	movs	r1, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	430a      	orrs	r2, r1
 8007b90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b96:	2208      	movs	r2, #8
 8007b98:	4013      	ands	r3, r2
 8007b9a:	d00b      	beq.n	8007bb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	4a34      	ldr	r2, [pc, #208]	; (8007c74 <UART_AdvFeatureConfig+0x150>)
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	0019      	movs	r1, r3
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb8:	2210      	movs	r2, #16
 8007bba:	4013      	ands	r3, r2
 8007bbc:	d00b      	beq.n	8007bd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	4a2c      	ldr	r2, [pc, #176]	; (8007c78 <UART_AdvFeatureConfig+0x154>)
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	0019      	movs	r1, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bda:	2220      	movs	r2, #32
 8007bdc:	4013      	ands	r3, r2
 8007bde:	d00b      	beq.n	8007bf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	4a25      	ldr	r2, [pc, #148]	; (8007c7c <UART_AdvFeatureConfig+0x158>)
 8007be8:	4013      	ands	r3, r2
 8007bea:	0019      	movs	r1, r3
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	430a      	orrs	r2, r1
 8007bf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfc:	2240      	movs	r2, #64	; 0x40
 8007bfe:	4013      	ands	r3, r2
 8007c00:	d01d      	beq.n	8007c3e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	4a1d      	ldr	r2, [pc, #116]	; (8007c80 <UART_AdvFeatureConfig+0x15c>)
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	0019      	movs	r1, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c1e:	2380      	movs	r3, #128	; 0x80
 8007c20:	035b      	lsls	r3, r3, #13
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d10b      	bne.n	8007c3e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	4a15      	ldr	r2, [pc, #84]	; (8007c84 <UART_AdvFeatureConfig+0x160>)
 8007c2e:	4013      	ands	r3, r2
 8007c30:	0019      	movs	r1, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c42:	2280      	movs	r2, #128	; 0x80
 8007c44:	4013      	ands	r3, r2
 8007c46:	d00b      	beq.n	8007c60 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	4a0e      	ldr	r2, [pc, #56]	; (8007c88 <UART_AdvFeatureConfig+0x164>)
 8007c50:	4013      	ands	r3, r2
 8007c52:	0019      	movs	r1, r3
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
  }
}
 8007c60:	46c0      	nop			; (mov r8, r8)
 8007c62:	46bd      	mov	sp, r7
 8007c64:	b002      	add	sp, #8
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	fffdffff 	.word	0xfffdffff
 8007c6c:	fffeffff 	.word	0xfffeffff
 8007c70:	fffbffff 	.word	0xfffbffff
 8007c74:	ffff7fff 	.word	0xffff7fff
 8007c78:	ffffefff 	.word	0xffffefff
 8007c7c:	ffffdfff 	.word	0xffffdfff
 8007c80:	ffefffff 	.word	0xffefffff
 8007c84:	ff9fffff 	.word	0xff9fffff
 8007c88:	fff7ffff 	.word	0xfff7ffff

08007c8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af02      	add	r7, sp, #8
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2280      	movs	r2, #128	; 0x80
 8007c98:	2100      	movs	r1, #0
 8007c9a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c9c:	f7fc fabc 	bl	8004218 <HAL_GetTick>
 8007ca0:	0003      	movs	r3, r0
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2208      	movs	r2, #8
 8007cac:	4013      	ands	r3, r2
 8007cae:	2b08      	cmp	r3, #8
 8007cb0:	d10c      	bne.n	8007ccc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2280      	movs	r2, #128	; 0x80
 8007cb6:	0391      	lsls	r1, r2, #14
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	4a17      	ldr	r2, [pc, #92]	; (8007d18 <UART_CheckIdleState+0x8c>)
 8007cbc:	9200      	str	r2, [sp, #0]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f000 f82c 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007cc4:	1e03      	subs	r3, r0, #0
 8007cc6:	d001      	beq.n	8007ccc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cc8:	2303      	movs	r3, #3
 8007cca:	e021      	b.n	8007d10 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2204      	movs	r2, #4
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	2b04      	cmp	r3, #4
 8007cd8:	d10c      	bne.n	8007cf4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2280      	movs	r2, #128	; 0x80
 8007cde:	03d1      	lsls	r1, r2, #15
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	4a0d      	ldr	r2, [pc, #52]	; (8007d18 <UART_CheckIdleState+0x8c>)
 8007ce4:	9200      	str	r2, [sp, #0]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f000 f818 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007cec:	1e03      	subs	r3, r0, #0
 8007cee:	d001      	beq.n	8007cf4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e00d      	b.n	8007d10 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2274      	movs	r2, #116	; 0x74
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	0018      	movs	r0, r3
 8007d12:	46bd      	mov	sp, r7
 8007d14:	b004      	add	sp, #16
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	01ffffff 	.word	0x01ffffff

08007d1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b094      	sub	sp, #80	; 0x50
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	603b      	str	r3, [r7, #0]
 8007d28:	1dfb      	adds	r3, r7, #7
 8007d2a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d2c:	e0a3      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d30:	3301      	adds	r3, #1
 8007d32:	d100      	bne.n	8007d36 <UART_WaitOnFlagUntilTimeout+0x1a>
 8007d34:	e09f      	b.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d36:	f7fc fa6f 	bl	8004218 <HAL_GetTick>
 8007d3a:	0002      	movs	r2, r0
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d302      	bcc.n	8007d4c <UART_WaitOnFlagUntilTimeout+0x30>
 8007d46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d13d      	bne.n	8007dc8 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8007d50:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d54:	647b      	str	r3, [r7, #68]	; 0x44
 8007d56:	2301      	movs	r3, #1
 8007d58:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5c:	f383 8810 	msr	PRIMASK, r3
}
 8007d60:	46c0      	nop			; (mov r8, r8)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	494c      	ldr	r1, [pc, #304]	; (8007ea0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007d6e:	400a      	ands	r2, r1
 8007d70:	601a      	str	r2, [r3, #0]
 8007d72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d74:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d78:	f383 8810 	msr	PRIMASK, r3
}
 8007d7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d7e:	f3ef 8310 	mrs	r3, PRIMASK
 8007d82:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d86:	643b      	str	r3, [r7, #64]	; 0x40
 8007d88:	2301      	movs	r3, #1
 8007d8a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d8e:	f383 8810 	msr	PRIMASK, r3
}
 8007d92:	46c0      	nop			; (mov r8, r8)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689a      	ldr	r2, [r3, #8]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2101      	movs	r1, #1
 8007da0:	438a      	bics	r2, r1
 8007da2:	609a      	str	r2, [r3, #8]
 8007da4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007daa:	f383 8810 	msr	PRIMASK, r3
}
 8007dae:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2220      	movs	r2, #32
 8007db4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2274      	movs	r2, #116	; 0x74
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e067      	b.n	8007e98 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2204      	movs	r2, #4
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	d050      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	69da      	ldr	r2, [r3, #28]
 8007dda:	2380      	movs	r3, #128	; 0x80
 8007ddc:	011b      	lsls	r3, r3, #4
 8007dde:	401a      	ands	r2, r3
 8007de0:	2380      	movs	r3, #128	; 0x80
 8007de2:	011b      	lsls	r3, r3, #4
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d146      	bne.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	2280      	movs	r2, #128	; 0x80
 8007dee:	0112      	lsls	r2, r2, #4
 8007df0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007df2:	f3ef 8310 	mrs	r3, PRIMASK
 8007df6:	613b      	str	r3, [r7, #16]
  return(result);
 8007df8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	f383 8810 	msr	PRIMASK, r3
}
 8007e06:	46c0      	nop			; (mov r8, r8)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4923      	ldr	r1, [pc, #140]	; (8007ea0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007e14:	400a      	ands	r2, r1
 8007e16:	601a      	str	r2, [r3, #0]
 8007e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e1a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e1c:	69bb      	ldr	r3, [r7, #24]
 8007e1e:	f383 8810 	msr	PRIMASK, r3
}
 8007e22:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e24:	f3ef 8310 	mrs	r3, PRIMASK
 8007e28:	61fb      	str	r3, [r7, #28]
  return(result);
 8007e2a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e2e:	2301      	movs	r3, #1
 8007e30:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e32:	6a3b      	ldr	r3, [r7, #32]
 8007e34:	f383 8810 	msr	PRIMASK, r3
}
 8007e38:	46c0      	nop			; (mov r8, r8)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2101      	movs	r1, #1
 8007e46:	438a      	bics	r2, r1
 8007e48:	609a      	str	r2, [r3, #8]
 8007e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e4c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e50:	f383 8810 	msr	PRIMASK, r3
}
 8007e54:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2220      	movs	r2, #32
 8007e5a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2280      	movs	r2, #128	; 0x80
 8007e66:	2120      	movs	r1, #32
 8007e68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2274      	movs	r2, #116	; 0x74
 8007e6e:	2100      	movs	r1, #0
 8007e70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e010      	b.n	8007e98 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	69db      	ldr	r3, [r3, #28]
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	4013      	ands	r3, r2
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	1ad3      	subs	r3, r2, r3
 8007e84:	425a      	negs	r2, r3
 8007e86:	4153      	adcs	r3, r2
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	001a      	movs	r2, r3
 8007e8c:	1dfb      	adds	r3, r7, #7
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d100      	bne.n	8007e96 <UART_WaitOnFlagUntilTimeout+0x17a>
 8007e94:	e74b      	b.n	8007d2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	0018      	movs	r0, r3
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	b014      	add	sp, #80	; 0x50
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	fffffe5f 	.word	0xfffffe5f

08007ea4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b090      	sub	sp, #64	; 0x40
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	1dbb      	adds	r3, r7, #6
 8007eb0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	1dba      	adds	r2, r7, #6
 8007ebc:	2158      	movs	r1, #88	; 0x58
 8007ebe:	8812      	ldrh	r2, [r2, #0]
 8007ec0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2280      	movs	r2, #128	; 0x80
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2222      	movs	r2, #34	; 0x22
 8007ece:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d02b      	beq.n	8007f30 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007edc:	4a3f      	ldr	r2, [pc, #252]	; (8007fdc <UART_Start_Receive_DMA+0x138>)
 8007ede:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ee4:	4a3e      	ldr	r2, [pc, #248]	; (8007fe0 <UART_Start_Receive_DMA+0x13c>)
 8007ee6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eec:	4a3d      	ldr	r2, [pc, #244]	; (8007fe4 <UART_Start_Receive_DMA+0x140>)
 8007eee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3324      	adds	r3, #36	; 0x24
 8007f02:	0019      	movs	r1, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f08:	001a      	movs	r2, r3
 8007f0a:	1dbb      	adds	r3, r7, #6
 8007f0c:	881b      	ldrh	r3, [r3, #0]
 8007f0e:	f7fc fad7 	bl	80044c0 <HAL_DMA_Start_IT>
 8007f12:	1e03      	subs	r3, r0, #0
 8007f14:	d00c      	beq.n	8007f30 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2280      	movs	r2, #128	; 0x80
 8007f1a:	2110      	movs	r1, #16
 8007f1c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2274      	movs	r2, #116	; 0x74
 8007f22:	2100      	movs	r1, #0
 8007f24:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e050      	b.n	8007fd2 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2274      	movs	r2, #116	; 0x74
 8007f34:	2100      	movs	r1, #0
 8007f36:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f38:	f3ef 8310 	mrs	r3, PRIMASK
 8007f3c:	613b      	str	r3, [r7, #16]
  return(result);
 8007f3e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f40:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f42:	2301      	movs	r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f383 8810 	msr	PRIMASK, r3
}
 8007f4c:	46c0      	nop			; (mov r8, r8)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2180      	movs	r1, #128	; 0x80
 8007f5a:	0049      	lsls	r1, r1, #1
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	601a      	str	r2, [r3, #0]
 8007f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f62:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	f383 8810 	msr	PRIMASK, r3
}
 8007f6a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f70:	61fb      	str	r3, [r7, #28]
  return(result);
 8007f72:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f74:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f76:	2301      	movs	r3, #1
 8007f78:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	f383 8810 	msr	PRIMASK, r3
}
 8007f80:	46c0      	nop			; (mov r8, r8)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	430a      	orrs	r2, r1
 8007f90:	609a      	str	r2, [r3, #8]
 8007f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f94:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f98:	f383 8810 	msr	PRIMASK, r3
}
 8007f9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8007fa8:	2301      	movs	r3, #1
 8007faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fae:	f383 8810 	msr	PRIMASK, r3
}
 8007fb2:	46c0      	nop			; (mov r8, r8)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	689a      	ldr	r2, [r3, #8]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2140      	movs	r1, #64	; 0x40
 8007fc0:	430a      	orrs	r2, r1
 8007fc2:	609a      	str	r2, [r3, #8]
 8007fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fc6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fca:	f383 8810 	msr	PRIMASK, r3
}
 8007fce:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	b010      	add	sp, #64	; 0x40
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	46c0      	nop			; (mov r8, r8)
 8007fdc:	080081a9 	.word	0x080081a9
 8007fe0:	080082cd 	.word	0x080082cd
 8007fe4:	08008309 	.word	0x08008309

08007fe8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ff4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f383 8810 	msr	PRIMASK, r3
}
 8008004:	46c0      	nop			; (mov r8, r8)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	21c0      	movs	r1, #192	; 0xc0
 8008012:	438a      	bics	r2, r1
 8008014:	601a      	str	r2, [r3, #0]
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	f383 8810 	msr	PRIMASK, r3
}
 8008020:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2220      	movs	r2, #32
 8008026:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008028:	46c0      	nop			; (mov r8, r8)
 800802a:	46bd      	mov	sp, r7
 800802c:	b006      	add	sp, #24
 800802e:	bd80      	pop	{r7, pc}

08008030 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b08e      	sub	sp, #56	; 0x38
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008038:	f3ef 8310 	mrs	r3, PRIMASK
 800803c:	617b      	str	r3, [r7, #20]
  return(result);
 800803e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008040:	637b      	str	r3, [r7, #52]	; 0x34
 8008042:	2301      	movs	r3, #1
 8008044:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	f383 8810 	msr	PRIMASK, r3
}
 800804c:	46c0      	nop			; (mov r8, r8)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4925      	ldr	r1, [pc, #148]	; (80080f0 <UART_EndRxTransfer+0xc0>)
 800805a:	400a      	ands	r2, r1
 800805c:	601a      	str	r2, [r3, #0]
 800805e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008060:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	f383 8810 	msr	PRIMASK, r3
}
 8008068:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800806a:	f3ef 8310 	mrs	r3, PRIMASK
 800806e:	623b      	str	r3, [r7, #32]
  return(result);
 8008070:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008072:	633b      	str	r3, [r7, #48]	; 0x30
 8008074:	2301      	movs	r3, #1
 8008076:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	f383 8810 	msr	PRIMASK, r3
}
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	689a      	ldr	r2, [r3, #8]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	2101      	movs	r1, #1
 800808c:	438a      	bics	r2, r1
 800808e:	609a      	str	r2, [r3, #8]
 8008090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008092:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008096:	f383 8810 	msr	PRIMASK, r3
}
 800809a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d118      	bne.n	80080d6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080a4:	f3ef 8310 	mrs	r3, PRIMASK
 80080a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80080aa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080ae:	2301      	movs	r3, #1
 80080b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f383 8810 	msr	PRIMASK, r3
}
 80080b8:	46c0      	nop			; (mov r8, r8)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2110      	movs	r1, #16
 80080c6:	438a      	bics	r2, r1
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f383 8810 	msr	PRIMASK, r3
}
 80080d4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2220      	movs	r2, #32
 80080da:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	665a      	str	r2, [r3, #100]	; 0x64
}
 80080e8:	46c0      	nop			; (mov r8, r8)
 80080ea:	46bd      	mov	sp, r7
 80080ec:	b00e      	add	sp, #56	; 0x38
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	fffffedf 	.word	0xfffffedf

080080f4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08c      	sub	sp, #48	; 0x30
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008100:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	2b20      	cmp	r3, #32
 8008108:	d035      	beq.n	8008176 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 800810a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800810c:	2252      	movs	r2, #82	; 0x52
 800810e:	2100      	movs	r1, #0
 8008110:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008112:	f3ef 8310 	mrs	r3, PRIMASK
 8008116:	60fb      	str	r3, [r7, #12]
  return(result);
 8008118:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800811a:	62bb      	str	r3, [r7, #40]	; 0x28
 800811c:	2301      	movs	r3, #1
 800811e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	f383 8810 	msr	PRIMASK, r3
}
 8008126:	46c0      	nop			; (mov r8, r8)
 8008128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	689a      	ldr	r2, [r3, #8]
 800812e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2180      	movs	r1, #128	; 0x80
 8008134:	438a      	bics	r2, r1
 8008136:	609a      	str	r2, [r3, #8]
 8008138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800813a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	f383 8810 	msr	PRIMASK, r3
}
 8008142:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008144:	f3ef 8310 	mrs	r3, PRIMASK
 8008148:	61bb      	str	r3, [r7, #24]
  return(result);
 800814a:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800814c:	627b      	str	r3, [r7, #36]	; 0x24
 800814e:	2301      	movs	r3, #1
 8008150:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	f383 8810 	msr	PRIMASK, r3
}
 8008158:	46c0      	nop			; (mov r8, r8)
 800815a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2140      	movs	r1, #64	; 0x40
 8008166:	430a      	orrs	r2, r1
 8008168:	601a      	str	r2, [r3, #0]
 800816a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800816e:	6a3b      	ldr	r3, [r7, #32]
 8008170:	f383 8810 	msr	PRIMASK, r3
}
 8008174:	e004      	b.n	8008180 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8008176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008178:	0018      	movs	r0, r3
 800817a:	f7fb fc47 	bl	8003a0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800817e:	46c0      	nop			; (mov r8, r8)
 8008180:	46c0      	nop			; (mov r8, r8)
 8008182:	46bd      	mov	sp, r7
 8008184:	b00c      	add	sp, #48	; 0x30
 8008186:	bd80      	pop	{r7, pc}

08008188 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	0018      	movs	r0, r3
 800819a:	f7ff fb47 	bl	800782c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800819e:	46c0      	nop			; (mov r8, r8)
 80081a0:	46bd      	mov	sp, r7
 80081a2:	b004      	add	sp, #16
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b094      	sub	sp, #80	; 0x50
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b4:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	699b      	ldr	r3, [r3, #24]
 80081ba:	2b20      	cmp	r3, #32
 80081bc:	d06e      	beq.n	800829c <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 80081be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081c0:	225a      	movs	r2, #90	; 0x5a
 80081c2:	2100      	movs	r1, #0
 80081c4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081c6:	f3ef 8310 	mrs	r3, PRIMASK
 80081ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80081cc:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80081d0:	2301      	movs	r3, #1
 80081d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	f383 8810 	msr	PRIMASK, r3
}
 80081da:	46c0      	nop			; (mov r8, r8)
 80081dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4938      	ldr	r1, [pc, #224]	; (80082c8 <UART_DMAReceiveCplt+0x120>)
 80081e8:	400a      	ands	r2, r1
 80081ea:	601a      	str	r2, [r3, #0]
 80081ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081f0:	6a3b      	ldr	r3, [r7, #32]
 80081f2:	f383 8810 	msr	PRIMASK, r3
}
 80081f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081f8:	f3ef 8310 	mrs	r3, PRIMASK
 80081fc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80081fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008200:	647b      	str	r3, [r7, #68]	; 0x44
 8008202:	2301      	movs	r3, #1
 8008204:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008208:	f383 8810 	msr	PRIMASK, r3
}
 800820c:	46c0      	nop			; (mov r8, r8)
 800820e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2101      	movs	r1, #1
 800821a:	438a      	bics	r2, r1
 800821c:	609a      	str	r2, [r3, #8]
 800821e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008224:	f383 8810 	msr	PRIMASK, r3
}
 8008228:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800822a:	f3ef 8310 	mrs	r3, PRIMASK
 800822e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008230:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008232:	643b      	str	r3, [r7, #64]	; 0x40
 8008234:	2301      	movs	r3, #1
 8008236:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800823a:	f383 8810 	msr	PRIMASK, r3
}
 800823e:	46c0      	nop			; (mov r8, r8)
 8008240:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	689a      	ldr	r2, [r3, #8]
 8008246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	2140      	movs	r1, #64	; 0x40
 800824c:	438a      	bics	r2, r1
 800824e:	609a      	str	r2, [r3, #8]
 8008250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008252:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008256:	f383 8810 	msr	PRIMASK, r3
}
 800825a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800825c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800825e:	2220      	movs	r2, #32
 8008260:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008264:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008266:	2b01      	cmp	r3, #1
 8008268:	d118      	bne.n	800829c <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800826a:	f3ef 8310 	mrs	r3, PRIMASK
 800826e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008270:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008274:	2301      	movs	r3, #1
 8008276:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	f383 8810 	msr	PRIMASK, r3
}
 800827e:	46c0      	nop			; (mov r8, r8)
 8008280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2110      	movs	r1, #16
 800828c:	438a      	bics	r2, r1
 800828e:	601a      	str	r2, [r3, #0]
 8008290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008292:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	f383 8810 	msr	PRIMASK, r3
}
 800829a:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800829c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800829e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d108      	bne.n	80082b6 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082a6:	2258      	movs	r2, #88	; 0x58
 80082a8:	5a9a      	ldrh	r2, [r3, r2]
 80082aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082ac:	0011      	movs	r1, r2
 80082ae:	0018      	movs	r0, r3
 80082b0:	f7ff fad4 	bl	800785c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082b4:	e003      	b.n	80082be <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 80082b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082b8:	0018      	movs	r0, r3
 80082ba:	f7fb fbb5 	bl	8003a28 <HAL_UART_RxCpltCallback>
}
 80082be:	46c0      	nop			; (mov r8, r8)
 80082c0:	46bd      	mov	sp, r7
 80082c2:	b014      	add	sp, #80	; 0x50
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	46c0      	nop			; (mov r8, r8)
 80082c8:	fffffeff 	.word	0xfffffeff

080082cc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d10a      	bne.n	80082f8 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2258      	movs	r2, #88	; 0x58
 80082e6:	5a9b      	ldrh	r3, [r3, r2]
 80082e8:	085b      	lsrs	r3, r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	0011      	movs	r1, r2
 80082f0:	0018      	movs	r0, r3
 80082f2:	f7ff fab3 	bl	800785c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082f6:	e003      	b.n	8008300 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	0018      	movs	r0, r3
 80082fc:	f7ff fa9e 	bl	800783c <HAL_UART_RxHalfCpltCallback>
}
 8008300:	46c0      	nop			; (mov r8, r8)
 8008302:	46bd      	mov	sp, r7
 8008304:	b004      	add	sp, #16
 8008306:	bd80      	pop	{r7, pc}

08008308 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008314:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800831a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008320:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	2280      	movs	r2, #128	; 0x80
 800832a:	4013      	ands	r3, r2
 800832c:	2b80      	cmp	r3, #128	; 0x80
 800832e:	d10a      	bne.n	8008346 <UART_DMAError+0x3e>
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	2b21      	cmp	r3, #33	; 0x21
 8008334:	d107      	bne.n	8008346 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	2252      	movs	r2, #82	; 0x52
 800833a:	2100      	movs	r1, #0
 800833c:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	0018      	movs	r0, r3
 8008342:	f7ff fe51 	bl	8007fe8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	2240      	movs	r2, #64	; 0x40
 800834e:	4013      	ands	r3, r2
 8008350:	2b40      	cmp	r3, #64	; 0x40
 8008352:	d10a      	bne.n	800836a <UART_DMAError+0x62>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b22      	cmp	r3, #34	; 0x22
 8008358:	d107      	bne.n	800836a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	225a      	movs	r2, #90	; 0x5a
 800835e:	2100      	movs	r1, #0
 8008360:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	0018      	movs	r0, r3
 8008366:	f7ff fe63 	bl	8008030 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2280      	movs	r2, #128	; 0x80
 800836e:	589b      	ldr	r3, [r3, r2]
 8008370:	2210      	movs	r2, #16
 8008372:	431a      	orrs	r2, r3
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	2180      	movs	r1, #128	; 0x80
 8008378:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	0018      	movs	r0, r3
 800837e:	f7ff fa65 	bl	800784c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008382:	46c0      	nop			; (mov r8, r8)
 8008384:	46bd      	mov	sp, r7
 8008386:	b006      	add	sp, #24
 8008388:	bd80      	pop	{r7, pc}

0800838a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b084      	sub	sp, #16
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008396:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	225a      	movs	r2, #90	; 0x5a
 800839c:	2100      	movs	r1, #0
 800839e:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2252      	movs	r2, #82	; 0x52
 80083a4:	2100      	movs	r1, #0
 80083a6:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	0018      	movs	r0, r3
 80083ac:	f7ff fa4e 	bl	800784c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083b0:	46c0      	nop			; (mov r8, r8)
 80083b2:	46bd      	mov	sp, r7
 80083b4:	b004      	add	sp, #16
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083c0:	f3ef 8310 	mrs	r3, PRIMASK
 80083c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80083c6:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083c8:	617b      	str	r3, [r7, #20]
 80083ca:	2301      	movs	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f383 8810 	msr	PRIMASK, r3
}
 80083d4:	46c0      	nop			; (mov r8, r8)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2140      	movs	r1, #64	; 0x40
 80083e2:	438a      	bics	r2, r1
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	f383 8810 	msr	PRIMASK, r3
}
 80083f0:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2220      	movs	r2, #32
 80083f6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	0018      	movs	r0, r3
 8008402:	f7fb fb03 	bl	8003a0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008406:	46c0      	nop			; (mov r8, r8)
 8008408:	46bd      	mov	sp, r7
 800840a:	b006      	add	sp, #24
 800840c:	bd80      	pop	{r7, pc}
	...

08008410 <__errno>:
 8008410:	4b01      	ldr	r3, [pc, #4]	; (8008418 <__errno+0x8>)
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	4770      	bx	lr
 8008416:	46c0      	nop			; (mov r8, r8)
 8008418:	2000000c 	.word	0x2000000c

0800841c <__libc_init_array>:
 800841c:	b570      	push	{r4, r5, r6, lr}
 800841e:	2600      	movs	r6, #0
 8008420:	4d0c      	ldr	r5, [pc, #48]	; (8008454 <__libc_init_array+0x38>)
 8008422:	4c0d      	ldr	r4, [pc, #52]	; (8008458 <__libc_init_array+0x3c>)
 8008424:	1b64      	subs	r4, r4, r5
 8008426:	10a4      	asrs	r4, r4, #2
 8008428:	42a6      	cmp	r6, r4
 800842a:	d109      	bne.n	8008440 <__libc_init_array+0x24>
 800842c:	2600      	movs	r6, #0
 800842e:	f005 f975 	bl	800d71c <_init>
 8008432:	4d0a      	ldr	r5, [pc, #40]	; (800845c <__libc_init_array+0x40>)
 8008434:	4c0a      	ldr	r4, [pc, #40]	; (8008460 <__libc_init_array+0x44>)
 8008436:	1b64      	subs	r4, r4, r5
 8008438:	10a4      	asrs	r4, r4, #2
 800843a:	42a6      	cmp	r6, r4
 800843c:	d105      	bne.n	800844a <__libc_init_array+0x2e>
 800843e:	bd70      	pop	{r4, r5, r6, pc}
 8008440:	00b3      	lsls	r3, r6, #2
 8008442:	58eb      	ldr	r3, [r5, r3]
 8008444:	4798      	blx	r3
 8008446:	3601      	adds	r6, #1
 8008448:	e7ee      	b.n	8008428 <__libc_init_array+0xc>
 800844a:	00b3      	lsls	r3, r6, #2
 800844c:	58eb      	ldr	r3, [r5, r3]
 800844e:	4798      	blx	r3
 8008450:	3601      	adds	r6, #1
 8008452:	e7f2      	b.n	800843a <__libc_init_array+0x1e>
 8008454:	0800dd34 	.word	0x0800dd34
 8008458:	0800dd34 	.word	0x0800dd34
 800845c:	0800dd34 	.word	0x0800dd34
 8008460:	0800dd38 	.word	0x0800dd38

08008464 <memset>:
 8008464:	0003      	movs	r3, r0
 8008466:	1882      	adds	r2, r0, r2
 8008468:	4293      	cmp	r3, r2
 800846a:	d100      	bne.n	800846e <memset+0xa>
 800846c:	4770      	bx	lr
 800846e:	7019      	strb	r1, [r3, #0]
 8008470:	3301      	adds	r3, #1
 8008472:	e7f9      	b.n	8008468 <memset+0x4>

08008474 <__cvt>:
 8008474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008476:	001e      	movs	r6, r3
 8008478:	2300      	movs	r3, #0
 800847a:	0014      	movs	r4, r2
 800847c:	b08b      	sub	sp, #44	; 0x2c
 800847e:	429e      	cmp	r6, r3
 8008480:	da04      	bge.n	800848c <__cvt+0x18>
 8008482:	2180      	movs	r1, #128	; 0x80
 8008484:	0609      	lsls	r1, r1, #24
 8008486:	1873      	adds	r3, r6, r1
 8008488:	001e      	movs	r6, r3
 800848a:	232d      	movs	r3, #45	; 0x2d
 800848c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800848e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008490:	7013      	strb	r3, [r2, #0]
 8008492:	2320      	movs	r3, #32
 8008494:	2203      	movs	r2, #3
 8008496:	439f      	bics	r7, r3
 8008498:	2f46      	cmp	r7, #70	; 0x46
 800849a:	d007      	beq.n	80084ac <__cvt+0x38>
 800849c:	003b      	movs	r3, r7
 800849e:	3b45      	subs	r3, #69	; 0x45
 80084a0:	4259      	negs	r1, r3
 80084a2:	414b      	adcs	r3, r1
 80084a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80084a6:	3a01      	subs	r2, #1
 80084a8:	18cb      	adds	r3, r1, r3
 80084aa:	9310      	str	r3, [sp, #64]	; 0x40
 80084ac:	ab09      	add	r3, sp, #36	; 0x24
 80084ae:	9304      	str	r3, [sp, #16]
 80084b0:	ab08      	add	r3, sp, #32
 80084b2:	9303      	str	r3, [sp, #12]
 80084b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084b6:	9200      	str	r2, [sp, #0]
 80084b8:	9302      	str	r3, [sp, #8]
 80084ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084bc:	0022      	movs	r2, r4
 80084be:	9301      	str	r3, [sp, #4]
 80084c0:	0033      	movs	r3, r6
 80084c2:	f001 fe83 	bl	800a1cc <_dtoa_r>
 80084c6:	0005      	movs	r5, r0
 80084c8:	2f47      	cmp	r7, #71	; 0x47
 80084ca:	d102      	bne.n	80084d2 <__cvt+0x5e>
 80084cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084ce:	07db      	lsls	r3, r3, #31
 80084d0:	d528      	bpl.n	8008524 <__cvt+0xb0>
 80084d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084d4:	18eb      	adds	r3, r5, r3
 80084d6:	9307      	str	r3, [sp, #28]
 80084d8:	2f46      	cmp	r7, #70	; 0x46
 80084da:	d114      	bne.n	8008506 <__cvt+0x92>
 80084dc:	782b      	ldrb	r3, [r5, #0]
 80084de:	2b30      	cmp	r3, #48	; 0x30
 80084e0:	d10c      	bne.n	80084fc <__cvt+0x88>
 80084e2:	2200      	movs	r2, #0
 80084e4:	2300      	movs	r3, #0
 80084e6:	0020      	movs	r0, r4
 80084e8:	0031      	movs	r1, r6
 80084ea:	f7f7 ffb9 	bl	8000460 <__aeabi_dcmpeq>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d104      	bne.n	80084fc <__cvt+0x88>
 80084f2:	2301      	movs	r3, #1
 80084f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084f6:	1a9b      	subs	r3, r3, r2
 80084f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084fe:	9a07      	ldr	r2, [sp, #28]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	18d3      	adds	r3, r2, r3
 8008504:	9307      	str	r3, [sp, #28]
 8008506:	2200      	movs	r2, #0
 8008508:	2300      	movs	r3, #0
 800850a:	0020      	movs	r0, r4
 800850c:	0031      	movs	r1, r6
 800850e:	f7f7 ffa7 	bl	8000460 <__aeabi_dcmpeq>
 8008512:	2800      	cmp	r0, #0
 8008514:	d001      	beq.n	800851a <__cvt+0xa6>
 8008516:	9b07      	ldr	r3, [sp, #28]
 8008518:	9309      	str	r3, [sp, #36]	; 0x24
 800851a:	2230      	movs	r2, #48	; 0x30
 800851c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851e:	9907      	ldr	r1, [sp, #28]
 8008520:	428b      	cmp	r3, r1
 8008522:	d306      	bcc.n	8008532 <__cvt+0xbe>
 8008524:	0028      	movs	r0, r5
 8008526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008528:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800852a:	1b5b      	subs	r3, r3, r5
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	b00b      	add	sp, #44	; 0x2c
 8008530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008532:	1c59      	adds	r1, r3, #1
 8008534:	9109      	str	r1, [sp, #36]	; 0x24
 8008536:	701a      	strb	r2, [r3, #0]
 8008538:	e7f0      	b.n	800851c <__cvt+0xa8>

0800853a <__exponent>:
 800853a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800853c:	1c83      	adds	r3, r0, #2
 800853e:	b087      	sub	sp, #28
 8008540:	9303      	str	r3, [sp, #12]
 8008542:	0005      	movs	r5, r0
 8008544:	000c      	movs	r4, r1
 8008546:	232b      	movs	r3, #43	; 0x2b
 8008548:	7002      	strb	r2, [r0, #0]
 800854a:	2900      	cmp	r1, #0
 800854c:	da01      	bge.n	8008552 <__exponent+0x18>
 800854e:	424c      	negs	r4, r1
 8008550:	3302      	adds	r3, #2
 8008552:	706b      	strb	r3, [r5, #1]
 8008554:	2c09      	cmp	r4, #9
 8008556:	dd31      	ble.n	80085bc <__exponent+0x82>
 8008558:	270a      	movs	r7, #10
 800855a:	ab04      	add	r3, sp, #16
 800855c:	1dde      	adds	r6, r3, #7
 800855e:	0020      	movs	r0, r4
 8008560:	0039      	movs	r1, r7
 8008562:	9601      	str	r6, [sp, #4]
 8008564:	f7f7 ff66 	bl	8000434 <__aeabi_idivmod>
 8008568:	3e01      	subs	r6, #1
 800856a:	3130      	adds	r1, #48	; 0x30
 800856c:	0020      	movs	r0, r4
 800856e:	7031      	strb	r1, [r6, #0]
 8008570:	0039      	movs	r1, r7
 8008572:	9402      	str	r4, [sp, #8]
 8008574:	f7f7 fe78 	bl	8000268 <__divsi3>
 8008578:	9b02      	ldr	r3, [sp, #8]
 800857a:	0004      	movs	r4, r0
 800857c:	2b63      	cmp	r3, #99	; 0x63
 800857e:	dcee      	bgt.n	800855e <__exponent+0x24>
 8008580:	9b01      	ldr	r3, [sp, #4]
 8008582:	3430      	adds	r4, #48	; 0x30
 8008584:	1e9a      	subs	r2, r3, #2
 8008586:	0013      	movs	r3, r2
 8008588:	9903      	ldr	r1, [sp, #12]
 800858a:	7014      	strb	r4, [r2, #0]
 800858c:	a804      	add	r0, sp, #16
 800858e:	3007      	adds	r0, #7
 8008590:	4298      	cmp	r0, r3
 8008592:	d80e      	bhi.n	80085b2 <__exponent+0x78>
 8008594:	ab04      	add	r3, sp, #16
 8008596:	3307      	adds	r3, #7
 8008598:	2000      	movs	r0, #0
 800859a:	429a      	cmp	r2, r3
 800859c:	d804      	bhi.n	80085a8 <__exponent+0x6e>
 800859e:	ab04      	add	r3, sp, #16
 80085a0:	3009      	adds	r0, #9
 80085a2:	18c0      	adds	r0, r0, r3
 80085a4:	9b01      	ldr	r3, [sp, #4]
 80085a6:	1ac0      	subs	r0, r0, r3
 80085a8:	9b03      	ldr	r3, [sp, #12]
 80085aa:	1818      	adds	r0, r3, r0
 80085ac:	1b40      	subs	r0, r0, r5
 80085ae:	b007      	add	sp, #28
 80085b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085b2:	7818      	ldrb	r0, [r3, #0]
 80085b4:	3301      	adds	r3, #1
 80085b6:	7008      	strb	r0, [r1, #0]
 80085b8:	3101      	adds	r1, #1
 80085ba:	e7e7      	b.n	800858c <__exponent+0x52>
 80085bc:	2330      	movs	r3, #48	; 0x30
 80085be:	18e4      	adds	r4, r4, r3
 80085c0:	70ab      	strb	r3, [r5, #2]
 80085c2:	1d28      	adds	r0, r5, #4
 80085c4:	70ec      	strb	r4, [r5, #3]
 80085c6:	e7f1      	b.n	80085ac <__exponent+0x72>

080085c8 <_printf_float>:
 80085c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085ca:	b095      	sub	sp, #84	; 0x54
 80085cc:	000c      	movs	r4, r1
 80085ce:	9208      	str	r2, [sp, #32]
 80085d0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80085d2:	9309      	str	r3, [sp, #36]	; 0x24
 80085d4:	0007      	movs	r7, r0
 80085d6:	f002 ff89 	bl	800b4ec <_localeconv_r>
 80085da:	6803      	ldr	r3, [r0, #0]
 80085dc:	0018      	movs	r0, r3
 80085de:	930b      	str	r3, [sp, #44]	; 0x2c
 80085e0:	f7f7 fd9c 	bl	800011c <strlen>
 80085e4:	2300      	movs	r3, #0
 80085e6:	9312      	str	r3, [sp, #72]	; 0x48
 80085e8:	7e23      	ldrb	r3, [r4, #24]
 80085ea:	2207      	movs	r2, #7
 80085ec:	001e      	movs	r6, r3
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	900d      	str	r0, [sp, #52]	; 0x34
 80085f2:	930c      	str	r3, [sp, #48]	; 0x30
 80085f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80085f6:	682b      	ldr	r3, [r5, #0]
 80085f8:	05c9      	lsls	r1, r1, #23
 80085fa:	d547      	bpl.n	800868c <_printf_float+0xc4>
 80085fc:	189b      	adds	r3, r3, r2
 80085fe:	4393      	bics	r3, r2
 8008600:	001a      	movs	r2, r3
 8008602:	3208      	adds	r2, #8
 8008604:	602a      	str	r2, [r5, #0]
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	64a2      	str	r2, [r4, #72]	; 0x48
 800860c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800860e:	2201      	movs	r2, #1
 8008610:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008612:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008614:	930a      	str	r3, [sp, #40]	; 0x28
 8008616:	006b      	lsls	r3, r5, #1
 8008618:	085b      	lsrs	r3, r3, #1
 800861a:	930e      	str	r3, [sp, #56]	; 0x38
 800861c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800861e:	4ba8      	ldr	r3, [pc, #672]	; (80088c0 <_printf_float+0x2f8>)
 8008620:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008622:	4252      	negs	r2, r2
 8008624:	f7f9 fd28 	bl	8002078 <__aeabi_dcmpun>
 8008628:	2800      	cmp	r0, #0
 800862a:	d131      	bne.n	8008690 <_printf_float+0xc8>
 800862c:	2201      	movs	r2, #1
 800862e:	4ba4      	ldr	r3, [pc, #656]	; (80088c0 <_printf_float+0x2f8>)
 8008630:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008632:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008634:	4252      	negs	r2, r2
 8008636:	f7f7 ff23 	bl	8000480 <__aeabi_dcmple>
 800863a:	2800      	cmp	r0, #0
 800863c:	d128      	bne.n	8008690 <_printf_float+0xc8>
 800863e:	2200      	movs	r2, #0
 8008640:	2300      	movs	r3, #0
 8008642:	0029      	movs	r1, r5
 8008644:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008646:	f7f7 ff11 	bl	800046c <__aeabi_dcmplt>
 800864a:	2800      	cmp	r0, #0
 800864c:	d003      	beq.n	8008656 <_printf_float+0x8e>
 800864e:	0023      	movs	r3, r4
 8008650:	222d      	movs	r2, #45	; 0x2d
 8008652:	3343      	adds	r3, #67	; 0x43
 8008654:	701a      	strb	r2, [r3, #0]
 8008656:	4d9b      	ldr	r5, [pc, #620]	; (80088c4 <_printf_float+0x2fc>)
 8008658:	2e47      	cmp	r6, #71	; 0x47
 800865a:	d900      	bls.n	800865e <_printf_float+0x96>
 800865c:	4d9a      	ldr	r5, [pc, #616]	; (80088c8 <_printf_float+0x300>)
 800865e:	2303      	movs	r3, #3
 8008660:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008662:	6123      	str	r3, [r4, #16]
 8008664:	3301      	adds	r3, #1
 8008666:	439a      	bics	r2, r3
 8008668:	2300      	movs	r3, #0
 800866a:	6022      	str	r2, [r4, #0]
 800866c:	930a      	str	r3, [sp, #40]	; 0x28
 800866e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008670:	0021      	movs	r1, r4
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	0038      	movs	r0, r7
 8008676:	9b08      	ldr	r3, [sp, #32]
 8008678:	aa13      	add	r2, sp, #76	; 0x4c
 800867a:	f000 f9f3 	bl	8008a64 <_printf_common>
 800867e:	1c43      	adds	r3, r0, #1
 8008680:	d000      	beq.n	8008684 <_printf_float+0xbc>
 8008682:	e09e      	b.n	80087c2 <_printf_float+0x1fa>
 8008684:	2001      	movs	r0, #1
 8008686:	4240      	negs	r0, r0
 8008688:	b015      	add	sp, #84	; 0x54
 800868a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800868c:	3307      	adds	r3, #7
 800868e:	e7b6      	b.n	80085fe <_printf_float+0x36>
 8008690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008692:	002b      	movs	r3, r5
 8008694:	0010      	movs	r0, r2
 8008696:	0029      	movs	r1, r5
 8008698:	f7f9 fcee 	bl	8002078 <__aeabi_dcmpun>
 800869c:	2800      	cmp	r0, #0
 800869e:	d00a      	beq.n	80086b6 <_printf_float+0xee>
 80086a0:	2d00      	cmp	r5, #0
 80086a2:	da03      	bge.n	80086ac <_printf_float+0xe4>
 80086a4:	0023      	movs	r3, r4
 80086a6:	222d      	movs	r2, #45	; 0x2d
 80086a8:	3343      	adds	r3, #67	; 0x43
 80086aa:	701a      	strb	r2, [r3, #0]
 80086ac:	4d87      	ldr	r5, [pc, #540]	; (80088cc <_printf_float+0x304>)
 80086ae:	2e47      	cmp	r6, #71	; 0x47
 80086b0:	d9d5      	bls.n	800865e <_printf_float+0x96>
 80086b2:	4d87      	ldr	r5, [pc, #540]	; (80088d0 <_printf_float+0x308>)
 80086b4:	e7d3      	b.n	800865e <_printf_float+0x96>
 80086b6:	2220      	movs	r2, #32
 80086b8:	0031      	movs	r1, r6
 80086ba:	6863      	ldr	r3, [r4, #4]
 80086bc:	4391      	bics	r1, r2
 80086be:	910e      	str	r1, [sp, #56]	; 0x38
 80086c0:	1c5a      	adds	r2, r3, #1
 80086c2:	d147      	bne.n	8008754 <_printf_float+0x18c>
 80086c4:	3307      	adds	r3, #7
 80086c6:	6063      	str	r3, [r4, #4]
 80086c8:	2380      	movs	r3, #128	; 0x80
 80086ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086cc:	00db      	lsls	r3, r3, #3
 80086ce:	4313      	orrs	r3, r2
 80086d0:	2200      	movs	r2, #0
 80086d2:	9206      	str	r2, [sp, #24]
 80086d4:	aa12      	add	r2, sp, #72	; 0x48
 80086d6:	9205      	str	r2, [sp, #20]
 80086d8:	aa11      	add	r2, sp, #68	; 0x44
 80086da:	9203      	str	r2, [sp, #12]
 80086dc:	2223      	movs	r2, #35	; 0x23
 80086de:	a908      	add	r1, sp, #32
 80086e0:	6023      	str	r3, [r4, #0]
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	6863      	ldr	r3, [r4, #4]
 80086e6:	1852      	adds	r2, r2, r1
 80086e8:	9202      	str	r2, [sp, #8]
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	0038      	movs	r0, r7
 80086ee:	002b      	movs	r3, r5
 80086f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086f2:	9604      	str	r6, [sp, #16]
 80086f4:	f7ff febe 	bl	8008474 <__cvt>
 80086f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086fa:	0005      	movs	r5, r0
 80086fc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80086fe:	2b47      	cmp	r3, #71	; 0x47
 8008700:	d108      	bne.n	8008714 <_printf_float+0x14c>
 8008702:	1ccb      	adds	r3, r1, #3
 8008704:	db02      	blt.n	800870c <_printf_float+0x144>
 8008706:	6863      	ldr	r3, [r4, #4]
 8008708:	4299      	cmp	r1, r3
 800870a:	dd46      	ble.n	800879a <_printf_float+0x1d2>
 800870c:	0033      	movs	r3, r6
 800870e:	3b02      	subs	r3, #2
 8008710:	b2db      	uxtb	r3, r3
 8008712:	001e      	movs	r6, r3
 8008714:	2e65      	cmp	r6, #101	; 0x65
 8008716:	d824      	bhi.n	8008762 <_printf_float+0x19a>
 8008718:	0020      	movs	r0, r4
 800871a:	0032      	movs	r2, r6
 800871c:	3901      	subs	r1, #1
 800871e:	3050      	adds	r0, #80	; 0x50
 8008720:	9111      	str	r1, [sp, #68]	; 0x44
 8008722:	f7ff ff0a 	bl	800853a <__exponent>
 8008726:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008728:	900a      	str	r0, [sp, #40]	; 0x28
 800872a:	1813      	adds	r3, r2, r0
 800872c:	6123      	str	r3, [r4, #16]
 800872e:	2a01      	cmp	r2, #1
 8008730:	dc02      	bgt.n	8008738 <_printf_float+0x170>
 8008732:	6822      	ldr	r2, [r4, #0]
 8008734:	07d2      	lsls	r2, r2, #31
 8008736:	d501      	bpl.n	800873c <_printf_float+0x174>
 8008738:	3301      	adds	r3, #1
 800873a:	6123      	str	r3, [r4, #16]
 800873c:	2323      	movs	r3, #35	; 0x23
 800873e:	aa08      	add	r2, sp, #32
 8008740:	189b      	adds	r3, r3, r2
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d100      	bne.n	800874a <_printf_float+0x182>
 8008748:	e791      	b.n	800866e <_printf_float+0xa6>
 800874a:	0023      	movs	r3, r4
 800874c:	222d      	movs	r2, #45	; 0x2d
 800874e:	3343      	adds	r3, #67	; 0x43
 8008750:	701a      	strb	r2, [r3, #0]
 8008752:	e78c      	b.n	800866e <_printf_float+0xa6>
 8008754:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008756:	2a47      	cmp	r2, #71	; 0x47
 8008758:	d1b6      	bne.n	80086c8 <_printf_float+0x100>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1b4      	bne.n	80086c8 <_printf_float+0x100>
 800875e:	3301      	adds	r3, #1
 8008760:	e7b1      	b.n	80086c6 <_printf_float+0xfe>
 8008762:	2e66      	cmp	r6, #102	; 0x66
 8008764:	d11b      	bne.n	800879e <_printf_float+0x1d6>
 8008766:	6863      	ldr	r3, [r4, #4]
 8008768:	2900      	cmp	r1, #0
 800876a:	dd0d      	ble.n	8008788 <_printf_float+0x1c0>
 800876c:	6121      	str	r1, [r4, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <_printf_float+0x1b0>
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	07d2      	lsls	r2, r2, #31
 8008776:	d502      	bpl.n	800877e <_printf_float+0x1b6>
 8008778:	3301      	adds	r3, #1
 800877a:	1859      	adds	r1, r3, r1
 800877c:	6121      	str	r1, [r4, #16]
 800877e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008780:	65a3      	str	r3, [r4, #88]	; 0x58
 8008782:	2300      	movs	r3, #0
 8008784:	930a      	str	r3, [sp, #40]	; 0x28
 8008786:	e7d9      	b.n	800873c <_printf_float+0x174>
 8008788:	2b00      	cmp	r3, #0
 800878a:	d103      	bne.n	8008794 <_printf_float+0x1cc>
 800878c:	2201      	movs	r2, #1
 800878e:	6821      	ldr	r1, [r4, #0]
 8008790:	4211      	tst	r1, r2
 8008792:	d000      	beq.n	8008796 <_printf_float+0x1ce>
 8008794:	1c9a      	adds	r2, r3, #2
 8008796:	6122      	str	r2, [r4, #16]
 8008798:	e7f1      	b.n	800877e <_printf_float+0x1b6>
 800879a:	2367      	movs	r3, #103	; 0x67
 800879c:	001e      	movs	r6, r3
 800879e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087a2:	4293      	cmp	r3, r2
 80087a4:	db06      	blt.n	80087b4 <_printf_float+0x1ec>
 80087a6:	6822      	ldr	r2, [r4, #0]
 80087a8:	6123      	str	r3, [r4, #16]
 80087aa:	07d2      	lsls	r2, r2, #31
 80087ac:	d5e7      	bpl.n	800877e <_printf_float+0x1b6>
 80087ae:	3301      	adds	r3, #1
 80087b0:	6123      	str	r3, [r4, #16]
 80087b2:	e7e4      	b.n	800877e <_printf_float+0x1b6>
 80087b4:	2101      	movs	r1, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	dc01      	bgt.n	80087be <_printf_float+0x1f6>
 80087ba:	1849      	adds	r1, r1, r1
 80087bc:	1ac9      	subs	r1, r1, r3
 80087be:	1852      	adds	r2, r2, r1
 80087c0:	e7e9      	b.n	8008796 <_printf_float+0x1ce>
 80087c2:	6822      	ldr	r2, [r4, #0]
 80087c4:	0553      	lsls	r3, r2, #21
 80087c6:	d408      	bmi.n	80087da <_printf_float+0x212>
 80087c8:	6923      	ldr	r3, [r4, #16]
 80087ca:	002a      	movs	r2, r5
 80087cc:	0038      	movs	r0, r7
 80087ce:	9908      	ldr	r1, [sp, #32]
 80087d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80087d2:	47a8      	blx	r5
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	d129      	bne.n	800882c <_printf_float+0x264>
 80087d8:	e754      	b.n	8008684 <_printf_float+0xbc>
 80087da:	2e65      	cmp	r6, #101	; 0x65
 80087dc:	d800      	bhi.n	80087e0 <_printf_float+0x218>
 80087de:	e0ec      	b.n	80089ba <_printf_float+0x3f2>
 80087e0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80087e2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80087e4:	2200      	movs	r2, #0
 80087e6:	2300      	movs	r3, #0
 80087e8:	f7f7 fe3a 	bl	8000460 <__aeabi_dcmpeq>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d034      	beq.n	800885a <_printf_float+0x292>
 80087f0:	2301      	movs	r3, #1
 80087f2:	0038      	movs	r0, r7
 80087f4:	4a37      	ldr	r2, [pc, #220]	; (80088d4 <_printf_float+0x30c>)
 80087f6:	9908      	ldr	r1, [sp, #32]
 80087f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80087fa:	47a8      	blx	r5
 80087fc:	1c43      	adds	r3, r0, #1
 80087fe:	d100      	bne.n	8008802 <_printf_float+0x23a>
 8008800:	e740      	b.n	8008684 <_printf_float+0xbc>
 8008802:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008804:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008806:	4293      	cmp	r3, r2
 8008808:	db02      	blt.n	8008810 <_printf_float+0x248>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	07db      	lsls	r3, r3, #31
 800880e:	d50d      	bpl.n	800882c <_printf_float+0x264>
 8008810:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008812:	0038      	movs	r0, r7
 8008814:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008816:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008818:	9908      	ldr	r1, [sp, #32]
 800881a:	47a8      	blx	r5
 800881c:	2500      	movs	r5, #0
 800881e:	1c43      	adds	r3, r0, #1
 8008820:	d100      	bne.n	8008824 <_printf_float+0x25c>
 8008822:	e72f      	b.n	8008684 <_printf_float+0xbc>
 8008824:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008826:	3b01      	subs	r3, #1
 8008828:	42ab      	cmp	r3, r5
 800882a:	dc0a      	bgt.n	8008842 <_printf_float+0x27a>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	079b      	lsls	r3, r3, #30
 8008830:	d500      	bpl.n	8008834 <_printf_float+0x26c>
 8008832:	e114      	b.n	8008a5e <_printf_float+0x496>
 8008834:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008836:	68e0      	ldr	r0, [r4, #12]
 8008838:	4298      	cmp	r0, r3
 800883a:	db00      	blt.n	800883e <_printf_float+0x276>
 800883c:	e724      	b.n	8008688 <_printf_float+0xc0>
 800883e:	0018      	movs	r0, r3
 8008840:	e722      	b.n	8008688 <_printf_float+0xc0>
 8008842:	0022      	movs	r2, r4
 8008844:	2301      	movs	r3, #1
 8008846:	0038      	movs	r0, r7
 8008848:	9908      	ldr	r1, [sp, #32]
 800884a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800884c:	321a      	adds	r2, #26
 800884e:	47b0      	blx	r6
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	d100      	bne.n	8008856 <_printf_float+0x28e>
 8008854:	e716      	b.n	8008684 <_printf_float+0xbc>
 8008856:	3501      	adds	r5, #1
 8008858:	e7e4      	b.n	8008824 <_printf_float+0x25c>
 800885a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800885c:	2b00      	cmp	r3, #0
 800885e:	dc3b      	bgt.n	80088d8 <_printf_float+0x310>
 8008860:	2301      	movs	r3, #1
 8008862:	0038      	movs	r0, r7
 8008864:	4a1b      	ldr	r2, [pc, #108]	; (80088d4 <_printf_float+0x30c>)
 8008866:	9908      	ldr	r1, [sp, #32]
 8008868:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800886a:	47b0      	blx	r6
 800886c:	1c43      	adds	r3, r0, #1
 800886e:	d100      	bne.n	8008872 <_printf_float+0x2aa>
 8008870:	e708      	b.n	8008684 <_printf_float+0xbc>
 8008872:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008874:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008876:	4313      	orrs	r3, r2
 8008878:	d102      	bne.n	8008880 <_printf_float+0x2b8>
 800887a:	6823      	ldr	r3, [r4, #0]
 800887c:	07db      	lsls	r3, r3, #31
 800887e:	d5d5      	bpl.n	800882c <_printf_float+0x264>
 8008880:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008882:	0038      	movs	r0, r7
 8008884:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008886:	9908      	ldr	r1, [sp, #32]
 8008888:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800888a:	47b0      	blx	r6
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d100      	bne.n	8008892 <_printf_float+0x2ca>
 8008890:	e6f8      	b.n	8008684 <_printf_float+0xbc>
 8008892:	2300      	movs	r3, #0
 8008894:	930a      	str	r3, [sp, #40]	; 0x28
 8008896:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800889a:	425b      	negs	r3, r3
 800889c:	4293      	cmp	r3, r2
 800889e:	dc01      	bgt.n	80088a4 <_printf_float+0x2dc>
 80088a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088a2:	e792      	b.n	80087ca <_printf_float+0x202>
 80088a4:	0022      	movs	r2, r4
 80088a6:	2301      	movs	r3, #1
 80088a8:	0038      	movs	r0, r7
 80088aa:	9908      	ldr	r1, [sp, #32]
 80088ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80088ae:	321a      	adds	r2, #26
 80088b0:	47b0      	blx	r6
 80088b2:	1c43      	adds	r3, r0, #1
 80088b4:	d100      	bne.n	80088b8 <_printf_float+0x2f0>
 80088b6:	e6e5      	b.n	8008684 <_printf_float+0xbc>
 80088b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ba:	3301      	adds	r3, #1
 80088bc:	e7ea      	b.n	8008894 <_printf_float+0x2cc>
 80088be:	46c0      	nop			; (mov r8, r8)
 80088c0:	7fefffff 	.word	0x7fefffff
 80088c4:	0800d870 	.word	0x0800d870
 80088c8:	0800d874 	.word	0x0800d874
 80088cc:	0800d878 	.word	0x0800d878
 80088d0:	0800d87c 	.word	0x0800d87c
 80088d4:	0800dc81 	.word	0x0800dc81
 80088d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088dc:	920a      	str	r2, [sp, #40]	; 0x28
 80088de:	429a      	cmp	r2, r3
 80088e0:	dd00      	ble.n	80088e4 <_printf_float+0x31c>
 80088e2:	930a      	str	r3, [sp, #40]	; 0x28
 80088e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	dc3d      	bgt.n	8008966 <_printf_float+0x39e>
 80088ea:	2300      	movs	r3, #0
 80088ec:	930e      	str	r3, [sp, #56]	; 0x38
 80088ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088f0:	43db      	mvns	r3, r3
 80088f2:	17db      	asrs	r3, r3, #31
 80088f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80088f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80088fa:	930c      	str	r3, [sp, #48]	; 0x30
 80088fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088fe:	4013      	ands	r3, r2
 8008900:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008906:	4293      	cmp	r3, r2
 8008908:	dc36      	bgt.n	8008978 <_printf_float+0x3b0>
 800890a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800890c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800890e:	4293      	cmp	r3, r2
 8008910:	db40      	blt.n	8008994 <_printf_float+0x3cc>
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	07db      	lsls	r3, r3, #31
 8008916:	d43d      	bmi.n	8008994 <_printf_float+0x3cc>
 8008918:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800891a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800891c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	1a52      	subs	r2, r2, r1
 8008922:	920a      	str	r2, [sp, #40]	; 0x28
 8008924:	429a      	cmp	r2, r3
 8008926:	dd00      	ble.n	800892a <_printf_float+0x362>
 8008928:	930a      	str	r3, [sp, #40]	; 0x28
 800892a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800892c:	2b00      	cmp	r3, #0
 800892e:	dc3a      	bgt.n	80089a6 <_printf_float+0x3de>
 8008930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008932:	2500      	movs	r5, #0
 8008934:	43db      	mvns	r3, r3
 8008936:	17db      	asrs	r3, r3, #31
 8008938:	930b      	str	r3, [sp, #44]	; 0x2c
 800893a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800893c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800893e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008944:	400a      	ands	r2, r1
 8008946:	1a9b      	subs	r3, r3, r2
 8008948:	42ab      	cmp	r3, r5
 800894a:	dc00      	bgt.n	800894e <_printf_float+0x386>
 800894c:	e76e      	b.n	800882c <_printf_float+0x264>
 800894e:	0022      	movs	r2, r4
 8008950:	2301      	movs	r3, #1
 8008952:	0038      	movs	r0, r7
 8008954:	9908      	ldr	r1, [sp, #32]
 8008956:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008958:	321a      	adds	r2, #26
 800895a:	47b0      	blx	r6
 800895c:	1c43      	adds	r3, r0, #1
 800895e:	d100      	bne.n	8008962 <_printf_float+0x39a>
 8008960:	e690      	b.n	8008684 <_printf_float+0xbc>
 8008962:	3501      	adds	r5, #1
 8008964:	e7e9      	b.n	800893a <_printf_float+0x372>
 8008966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008968:	002a      	movs	r2, r5
 800896a:	0038      	movs	r0, r7
 800896c:	9908      	ldr	r1, [sp, #32]
 800896e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008970:	47b0      	blx	r6
 8008972:	1c43      	adds	r3, r0, #1
 8008974:	d1b9      	bne.n	80088ea <_printf_float+0x322>
 8008976:	e685      	b.n	8008684 <_printf_float+0xbc>
 8008978:	0022      	movs	r2, r4
 800897a:	2301      	movs	r3, #1
 800897c:	0038      	movs	r0, r7
 800897e:	9908      	ldr	r1, [sp, #32]
 8008980:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008982:	321a      	adds	r2, #26
 8008984:	47b0      	blx	r6
 8008986:	1c43      	adds	r3, r0, #1
 8008988:	d100      	bne.n	800898c <_printf_float+0x3c4>
 800898a:	e67b      	b.n	8008684 <_printf_float+0xbc>
 800898c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800898e:	3301      	adds	r3, #1
 8008990:	930e      	str	r3, [sp, #56]	; 0x38
 8008992:	e7b0      	b.n	80088f6 <_printf_float+0x32e>
 8008994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008996:	0038      	movs	r0, r7
 8008998:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800899a:	9908      	ldr	r1, [sp, #32]
 800899c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800899e:	47b0      	blx	r6
 80089a0:	1c43      	adds	r3, r0, #1
 80089a2:	d1b9      	bne.n	8008918 <_printf_float+0x350>
 80089a4:	e66e      	b.n	8008684 <_printf_float+0xbc>
 80089a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089a8:	0038      	movs	r0, r7
 80089aa:	18ea      	adds	r2, r5, r3
 80089ac:	9908      	ldr	r1, [sp, #32]
 80089ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80089b2:	47a8      	blx	r5
 80089b4:	1c43      	adds	r3, r0, #1
 80089b6:	d1bb      	bne.n	8008930 <_printf_float+0x368>
 80089b8:	e664      	b.n	8008684 <_printf_float+0xbc>
 80089ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089bc:	2b01      	cmp	r3, #1
 80089be:	dc02      	bgt.n	80089c6 <_printf_float+0x3fe>
 80089c0:	2301      	movs	r3, #1
 80089c2:	421a      	tst	r2, r3
 80089c4:	d038      	beq.n	8008a38 <_printf_float+0x470>
 80089c6:	2301      	movs	r3, #1
 80089c8:	002a      	movs	r2, r5
 80089ca:	0038      	movs	r0, r7
 80089cc:	9908      	ldr	r1, [sp, #32]
 80089ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80089d0:	47b0      	blx	r6
 80089d2:	1c43      	adds	r3, r0, #1
 80089d4:	d100      	bne.n	80089d8 <_printf_float+0x410>
 80089d6:	e655      	b.n	8008684 <_printf_float+0xbc>
 80089d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089da:	0038      	movs	r0, r7
 80089dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089de:	9908      	ldr	r1, [sp, #32]
 80089e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80089e2:	47b0      	blx	r6
 80089e4:	1c43      	adds	r3, r0, #1
 80089e6:	d100      	bne.n	80089ea <_printf_float+0x422>
 80089e8:	e64c      	b.n	8008684 <_printf_float+0xbc>
 80089ea:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80089ec:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80089ee:	2200      	movs	r2, #0
 80089f0:	2300      	movs	r3, #0
 80089f2:	f7f7 fd35 	bl	8000460 <__aeabi_dcmpeq>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d11c      	bne.n	8008a34 <_printf_float+0x46c>
 80089fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089fc:	1c6a      	adds	r2, r5, #1
 80089fe:	3b01      	subs	r3, #1
 8008a00:	0038      	movs	r0, r7
 8008a02:	9908      	ldr	r1, [sp, #32]
 8008a04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008a06:	47a8      	blx	r5
 8008a08:	1c43      	adds	r3, r0, #1
 8008a0a:	d10f      	bne.n	8008a2c <_printf_float+0x464>
 8008a0c:	e63a      	b.n	8008684 <_printf_float+0xbc>
 8008a0e:	0022      	movs	r2, r4
 8008a10:	2301      	movs	r3, #1
 8008a12:	0038      	movs	r0, r7
 8008a14:	9908      	ldr	r1, [sp, #32]
 8008a16:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a18:	321a      	adds	r2, #26
 8008a1a:	47b0      	blx	r6
 8008a1c:	1c43      	adds	r3, r0, #1
 8008a1e:	d100      	bne.n	8008a22 <_printf_float+0x45a>
 8008a20:	e630      	b.n	8008684 <_printf_float+0xbc>
 8008a22:	3501      	adds	r5, #1
 8008a24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a26:	3b01      	subs	r3, #1
 8008a28:	42ab      	cmp	r3, r5
 8008a2a:	dcf0      	bgt.n	8008a0e <_printf_float+0x446>
 8008a2c:	0022      	movs	r2, r4
 8008a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a30:	3250      	adds	r2, #80	; 0x50
 8008a32:	e6cb      	b.n	80087cc <_printf_float+0x204>
 8008a34:	2500      	movs	r5, #0
 8008a36:	e7f5      	b.n	8008a24 <_printf_float+0x45c>
 8008a38:	002a      	movs	r2, r5
 8008a3a:	e7e1      	b.n	8008a00 <_printf_float+0x438>
 8008a3c:	0022      	movs	r2, r4
 8008a3e:	2301      	movs	r3, #1
 8008a40:	0038      	movs	r0, r7
 8008a42:	9908      	ldr	r1, [sp, #32]
 8008a44:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008a46:	3219      	adds	r2, #25
 8008a48:	47b0      	blx	r6
 8008a4a:	1c43      	adds	r3, r0, #1
 8008a4c:	d100      	bne.n	8008a50 <_printf_float+0x488>
 8008a4e:	e619      	b.n	8008684 <_printf_float+0xbc>
 8008a50:	3501      	adds	r5, #1
 8008a52:	68e3      	ldr	r3, [r4, #12]
 8008a54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a56:	1a9b      	subs	r3, r3, r2
 8008a58:	42ab      	cmp	r3, r5
 8008a5a:	dcef      	bgt.n	8008a3c <_printf_float+0x474>
 8008a5c:	e6ea      	b.n	8008834 <_printf_float+0x26c>
 8008a5e:	2500      	movs	r5, #0
 8008a60:	e7f7      	b.n	8008a52 <_printf_float+0x48a>
 8008a62:	46c0      	nop			; (mov r8, r8)

08008a64 <_printf_common>:
 8008a64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a66:	0015      	movs	r5, r2
 8008a68:	9301      	str	r3, [sp, #4]
 8008a6a:	688a      	ldr	r2, [r1, #8]
 8008a6c:	690b      	ldr	r3, [r1, #16]
 8008a6e:	000c      	movs	r4, r1
 8008a70:	9000      	str	r0, [sp, #0]
 8008a72:	4293      	cmp	r3, r2
 8008a74:	da00      	bge.n	8008a78 <_printf_common+0x14>
 8008a76:	0013      	movs	r3, r2
 8008a78:	0022      	movs	r2, r4
 8008a7a:	602b      	str	r3, [r5, #0]
 8008a7c:	3243      	adds	r2, #67	; 0x43
 8008a7e:	7812      	ldrb	r2, [r2, #0]
 8008a80:	2a00      	cmp	r2, #0
 8008a82:	d001      	beq.n	8008a88 <_printf_common+0x24>
 8008a84:	3301      	adds	r3, #1
 8008a86:	602b      	str	r3, [r5, #0]
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	069b      	lsls	r3, r3, #26
 8008a8c:	d502      	bpl.n	8008a94 <_printf_common+0x30>
 8008a8e:	682b      	ldr	r3, [r5, #0]
 8008a90:	3302      	adds	r3, #2
 8008a92:	602b      	str	r3, [r5, #0]
 8008a94:	6822      	ldr	r2, [r4, #0]
 8008a96:	2306      	movs	r3, #6
 8008a98:	0017      	movs	r7, r2
 8008a9a:	401f      	ands	r7, r3
 8008a9c:	421a      	tst	r2, r3
 8008a9e:	d027      	beq.n	8008af0 <_printf_common+0x8c>
 8008aa0:	0023      	movs	r3, r4
 8008aa2:	3343      	adds	r3, #67	; 0x43
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	1e5a      	subs	r2, r3, #1
 8008aa8:	4193      	sbcs	r3, r2
 8008aaa:	6822      	ldr	r2, [r4, #0]
 8008aac:	0692      	lsls	r2, r2, #26
 8008aae:	d430      	bmi.n	8008b12 <_printf_common+0xae>
 8008ab0:	0022      	movs	r2, r4
 8008ab2:	9901      	ldr	r1, [sp, #4]
 8008ab4:	9800      	ldr	r0, [sp, #0]
 8008ab6:	9e08      	ldr	r6, [sp, #32]
 8008ab8:	3243      	adds	r2, #67	; 0x43
 8008aba:	47b0      	blx	r6
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d025      	beq.n	8008b0c <_printf_common+0xa8>
 8008ac0:	2306      	movs	r3, #6
 8008ac2:	6820      	ldr	r0, [r4, #0]
 8008ac4:	682a      	ldr	r2, [r5, #0]
 8008ac6:	68e1      	ldr	r1, [r4, #12]
 8008ac8:	2500      	movs	r5, #0
 8008aca:	4003      	ands	r3, r0
 8008acc:	2b04      	cmp	r3, #4
 8008ace:	d103      	bne.n	8008ad8 <_printf_common+0x74>
 8008ad0:	1a8d      	subs	r5, r1, r2
 8008ad2:	43eb      	mvns	r3, r5
 8008ad4:	17db      	asrs	r3, r3, #31
 8008ad6:	401d      	ands	r5, r3
 8008ad8:	68a3      	ldr	r3, [r4, #8]
 8008ada:	6922      	ldr	r2, [r4, #16]
 8008adc:	4293      	cmp	r3, r2
 8008ade:	dd01      	ble.n	8008ae4 <_printf_common+0x80>
 8008ae0:	1a9b      	subs	r3, r3, r2
 8008ae2:	18ed      	adds	r5, r5, r3
 8008ae4:	2700      	movs	r7, #0
 8008ae6:	42bd      	cmp	r5, r7
 8008ae8:	d120      	bne.n	8008b2c <_printf_common+0xc8>
 8008aea:	2000      	movs	r0, #0
 8008aec:	e010      	b.n	8008b10 <_printf_common+0xac>
 8008aee:	3701      	adds	r7, #1
 8008af0:	68e3      	ldr	r3, [r4, #12]
 8008af2:	682a      	ldr	r2, [r5, #0]
 8008af4:	1a9b      	subs	r3, r3, r2
 8008af6:	42bb      	cmp	r3, r7
 8008af8:	ddd2      	ble.n	8008aa0 <_printf_common+0x3c>
 8008afa:	0022      	movs	r2, r4
 8008afc:	2301      	movs	r3, #1
 8008afe:	9901      	ldr	r1, [sp, #4]
 8008b00:	9800      	ldr	r0, [sp, #0]
 8008b02:	9e08      	ldr	r6, [sp, #32]
 8008b04:	3219      	adds	r2, #25
 8008b06:	47b0      	blx	r6
 8008b08:	1c43      	adds	r3, r0, #1
 8008b0a:	d1f0      	bne.n	8008aee <_printf_common+0x8a>
 8008b0c:	2001      	movs	r0, #1
 8008b0e:	4240      	negs	r0, r0
 8008b10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b12:	2030      	movs	r0, #48	; 0x30
 8008b14:	18e1      	adds	r1, r4, r3
 8008b16:	3143      	adds	r1, #67	; 0x43
 8008b18:	7008      	strb	r0, [r1, #0]
 8008b1a:	0021      	movs	r1, r4
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	3145      	adds	r1, #69	; 0x45
 8008b20:	7809      	ldrb	r1, [r1, #0]
 8008b22:	18a2      	adds	r2, r4, r2
 8008b24:	3243      	adds	r2, #67	; 0x43
 8008b26:	3302      	adds	r3, #2
 8008b28:	7011      	strb	r1, [r2, #0]
 8008b2a:	e7c1      	b.n	8008ab0 <_printf_common+0x4c>
 8008b2c:	0022      	movs	r2, r4
 8008b2e:	2301      	movs	r3, #1
 8008b30:	9901      	ldr	r1, [sp, #4]
 8008b32:	9800      	ldr	r0, [sp, #0]
 8008b34:	9e08      	ldr	r6, [sp, #32]
 8008b36:	321a      	adds	r2, #26
 8008b38:	47b0      	blx	r6
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	d0e6      	beq.n	8008b0c <_printf_common+0xa8>
 8008b3e:	3701      	adds	r7, #1
 8008b40:	e7d1      	b.n	8008ae6 <_printf_common+0x82>
	...

08008b44 <_printf_i>:
 8008b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b46:	b08b      	sub	sp, #44	; 0x2c
 8008b48:	9206      	str	r2, [sp, #24]
 8008b4a:	000a      	movs	r2, r1
 8008b4c:	3243      	adds	r2, #67	; 0x43
 8008b4e:	9307      	str	r3, [sp, #28]
 8008b50:	9005      	str	r0, [sp, #20]
 8008b52:	9204      	str	r2, [sp, #16]
 8008b54:	7e0a      	ldrb	r2, [r1, #24]
 8008b56:	000c      	movs	r4, r1
 8008b58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b5a:	2a78      	cmp	r2, #120	; 0x78
 8008b5c:	d806      	bhi.n	8008b6c <_printf_i+0x28>
 8008b5e:	2a62      	cmp	r2, #98	; 0x62
 8008b60:	d808      	bhi.n	8008b74 <_printf_i+0x30>
 8008b62:	2a00      	cmp	r2, #0
 8008b64:	d100      	bne.n	8008b68 <_printf_i+0x24>
 8008b66:	e0c0      	b.n	8008cea <_printf_i+0x1a6>
 8008b68:	2a58      	cmp	r2, #88	; 0x58
 8008b6a:	d052      	beq.n	8008c12 <_printf_i+0xce>
 8008b6c:	0026      	movs	r6, r4
 8008b6e:	3642      	adds	r6, #66	; 0x42
 8008b70:	7032      	strb	r2, [r6, #0]
 8008b72:	e022      	b.n	8008bba <_printf_i+0x76>
 8008b74:	0010      	movs	r0, r2
 8008b76:	3863      	subs	r0, #99	; 0x63
 8008b78:	2815      	cmp	r0, #21
 8008b7a:	d8f7      	bhi.n	8008b6c <_printf_i+0x28>
 8008b7c:	f7f7 fae0 	bl	8000140 <__gnu_thumb1_case_shi>
 8008b80:	001f0016 	.word	0x001f0016
 8008b84:	fff6fff6 	.word	0xfff6fff6
 8008b88:	fff6fff6 	.word	0xfff6fff6
 8008b8c:	fff6001f 	.word	0xfff6001f
 8008b90:	fff6fff6 	.word	0xfff6fff6
 8008b94:	00a8fff6 	.word	0x00a8fff6
 8008b98:	009a0036 	.word	0x009a0036
 8008b9c:	fff6fff6 	.word	0xfff6fff6
 8008ba0:	fff600b9 	.word	0xfff600b9
 8008ba4:	fff60036 	.word	0xfff60036
 8008ba8:	009efff6 	.word	0x009efff6
 8008bac:	0026      	movs	r6, r4
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	3642      	adds	r6, #66	; 0x42
 8008bb2:	1d11      	adds	r1, r2, #4
 8008bb4:	6019      	str	r1, [r3, #0]
 8008bb6:	6813      	ldr	r3, [r2, #0]
 8008bb8:	7033      	strb	r3, [r6, #0]
 8008bba:	2301      	movs	r3, #1
 8008bbc:	e0a7      	b.n	8008d0e <_printf_i+0x1ca>
 8008bbe:	6808      	ldr	r0, [r1, #0]
 8008bc0:	6819      	ldr	r1, [r3, #0]
 8008bc2:	1d0a      	adds	r2, r1, #4
 8008bc4:	0605      	lsls	r5, r0, #24
 8008bc6:	d50b      	bpl.n	8008be0 <_printf_i+0x9c>
 8008bc8:	680d      	ldr	r5, [r1, #0]
 8008bca:	601a      	str	r2, [r3, #0]
 8008bcc:	2d00      	cmp	r5, #0
 8008bce:	da03      	bge.n	8008bd8 <_printf_i+0x94>
 8008bd0:	232d      	movs	r3, #45	; 0x2d
 8008bd2:	9a04      	ldr	r2, [sp, #16]
 8008bd4:	426d      	negs	r5, r5
 8008bd6:	7013      	strb	r3, [r2, #0]
 8008bd8:	4b61      	ldr	r3, [pc, #388]	; (8008d60 <_printf_i+0x21c>)
 8008bda:	270a      	movs	r7, #10
 8008bdc:	9303      	str	r3, [sp, #12]
 8008bde:	e032      	b.n	8008c46 <_printf_i+0x102>
 8008be0:	680d      	ldr	r5, [r1, #0]
 8008be2:	601a      	str	r2, [r3, #0]
 8008be4:	0641      	lsls	r1, r0, #25
 8008be6:	d5f1      	bpl.n	8008bcc <_printf_i+0x88>
 8008be8:	b22d      	sxth	r5, r5
 8008bea:	e7ef      	b.n	8008bcc <_printf_i+0x88>
 8008bec:	680d      	ldr	r5, [r1, #0]
 8008bee:	6819      	ldr	r1, [r3, #0]
 8008bf0:	1d08      	adds	r0, r1, #4
 8008bf2:	6018      	str	r0, [r3, #0]
 8008bf4:	062e      	lsls	r6, r5, #24
 8008bf6:	d501      	bpl.n	8008bfc <_printf_i+0xb8>
 8008bf8:	680d      	ldr	r5, [r1, #0]
 8008bfa:	e003      	b.n	8008c04 <_printf_i+0xc0>
 8008bfc:	066d      	lsls	r5, r5, #25
 8008bfe:	d5fb      	bpl.n	8008bf8 <_printf_i+0xb4>
 8008c00:	680d      	ldr	r5, [r1, #0]
 8008c02:	b2ad      	uxth	r5, r5
 8008c04:	4b56      	ldr	r3, [pc, #344]	; (8008d60 <_printf_i+0x21c>)
 8008c06:	270a      	movs	r7, #10
 8008c08:	9303      	str	r3, [sp, #12]
 8008c0a:	2a6f      	cmp	r2, #111	; 0x6f
 8008c0c:	d117      	bne.n	8008c3e <_printf_i+0xfa>
 8008c0e:	2708      	movs	r7, #8
 8008c10:	e015      	b.n	8008c3e <_printf_i+0xfa>
 8008c12:	3145      	adds	r1, #69	; 0x45
 8008c14:	700a      	strb	r2, [r1, #0]
 8008c16:	4a52      	ldr	r2, [pc, #328]	; (8008d60 <_printf_i+0x21c>)
 8008c18:	9203      	str	r2, [sp, #12]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	6821      	ldr	r1, [r4, #0]
 8008c1e:	ca20      	ldmia	r2!, {r5}
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	0608      	lsls	r0, r1, #24
 8008c24:	d550      	bpl.n	8008cc8 <_printf_i+0x184>
 8008c26:	07cb      	lsls	r3, r1, #31
 8008c28:	d502      	bpl.n	8008c30 <_printf_i+0xec>
 8008c2a:	2320      	movs	r3, #32
 8008c2c:	4319      	orrs	r1, r3
 8008c2e:	6021      	str	r1, [r4, #0]
 8008c30:	2710      	movs	r7, #16
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	d103      	bne.n	8008c3e <_printf_i+0xfa>
 8008c36:	2320      	movs	r3, #32
 8008c38:	6822      	ldr	r2, [r4, #0]
 8008c3a:	439a      	bics	r2, r3
 8008c3c:	6022      	str	r2, [r4, #0]
 8008c3e:	0023      	movs	r3, r4
 8008c40:	2200      	movs	r2, #0
 8008c42:	3343      	adds	r3, #67	; 0x43
 8008c44:	701a      	strb	r2, [r3, #0]
 8008c46:	6863      	ldr	r3, [r4, #4]
 8008c48:	60a3      	str	r3, [r4, #8]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	db03      	blt.n	8008c56 <_printf_i+0x112>
 8008c4e:	2204      	movs	r2, #4
 8008c50:	6821      	ldr	r1, [r4, #0]
 8008c52:	4391      	bics	r1, r2
 8008c54:	6021      	str	r1, [r4, #0]
 8008c56:	2d00      	cmp	r5, #0
 8008c58:	d102      	bne.n	8008c60 <_printf_i+0x11c>
 8008c5a:	9e04      	ldr	r6, [sp, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00c      	beq.n	8008c7a <_printf_i+0x136>
 8008c60:	9e04      	ldr	r6, [sp, #16]
 8008c62:	0028      	movs	r0, r5
 8008c64:	0039      	movs	r1, r7
 8008c66:	f7f7 fafb 	bl	8000260 <__aeabi_uidivmod>
 8008c6a:	9b03      	ldr	r3, [sp, #12]
 8008c6c:	3e01      	subs	r6, #1
 8008c6e:	5c5b      	ldrb	r3, [r3, r1]
 8008c70:	7033      	strb	r3, [r6, #0]
 8008c72:	002b      	movs	r3, r5
 8008c74:	0005      	movs	r5, r0
 8008c76:	429f      	cmp	r7, r3
 8008c78:	d9f3      	bls.n	8008c62 <_printf_i+0x11e>
 8008c7a:	2f08      	cmp	r7, #8
 8008c7c:	d109      	bne.n	8008c92 <_printf_i+0x14e>
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	07db      	lsls	r3, r3, #31
 8008c82:	d506      	bpl.n	8008c92 <_printf_i+0x14e>
 8008c84:	6863      	ldr	r3, [r4, #4]
 8008c86:	6922      	ldr	r2, [r4, #16]
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	dc02      	bgt.n	8008c92 <_printf_i+0x14e>
 8008c8c:	2330      	movs	r3, #48	; 0x30
 8008c8e:	3e01      	subs	r6, #1
 8008c90:	7033      	strb	r3, [r6, #0]
 8008c92:	9b04      	ldr	r3, [sp, #16]
 8008c94:	1b9b      	subs	r3, r3, r6
 8008c96:	6123      	str	r3, [r4, #16]
 8008c98:	9b07      	ldr	r3, [sp, #28]
 8008c9a:	0021      	movs	r1, r4
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	9805      	ldr	r0, [sp, #20]
 8008ca0:	9b06      	ldr	r3, [sp, #24]
 8008ca2:	aa09      	add	r2, sp, #36	; 0x24
 8008ca4:	f7ff fede 	bl	8008a64 <_printf_common>
 8008ca8:	1c43      	adds	r3, r0, #1
 8008caa:	d135      	bne.n	8008d18 <_printf_i+0x1d4>
 8008cac:	2001      	movs	r0, #1
 8008cae:	4240      	negs	r0, r0
 8008cb0:	b00b      	add	sp, #44	; 0x2c
 8008cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cb4:	2220      	movs	r2, #32
 8008cb6:	6809      	ldr	r1, [r1, #0]
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	6022      	str	r2, [r4, #0]
 8008cbc:	0022      	movs	r2, r4
 8008cbe:	2178      	movs	r1, #120	; 0x78
 8008cc0:	3245      	adds	r2, #69	; 0x45
 8008cc2:	7011      	strb	r1, [r2, #0]
 8008cc4:	4a27      	ldr	r2, [pc, #156]	; (8008d64 <_printf_i+0x220>)
 8008cc6:	e7a7      	b.n	8008c18 <_printf_i+0xd4>
 8008cc8:	0648      	lsls	r0, r1, #25
 8008cca:	d5ac      	bpl.n	8008c26 <_printf_i+0xe2>
 8008ccc:	b2ad      	uxth	r5, r5
 8008cce:	e7aa      	b.n	8008c26 <_printf_i+0xe2>
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	680d      	ldr	r5, [r1, #0]
 8008cd4:	1d10      	adds	r0, r2, #4
 8008cd6:	6949      	ldr	r1, [r1, #20]
 8008cd8:	6018      	str	r0, [r3, #0]
 8008cda:	6813      	ldr	r3, [r2, #0]
 8008cdc:	062e      	lsls	r6, r5, #24
 8008cde:	d501      	bpl.n	8008ce4 <_printf_i+0x1a0>
 8008ce0:	6019      	str	r1, [r3, #0]
 8008ce2:	e002      	b.n	8008cea <_printf_i+0x1a6>
 8008ce4:	066d      	lsls	r5, r5, #25
 8008ce6:	d5fb      	bpl.n	8008ce0 <_printf_i+0x19c>
 8008ce8:	8019      	strh	r1, [r3, #0]
 8008cea:	2300      	movs	r3, #0
 8008cec:	9e04      	ldr	r6, [sp, #16]
 8008cee:	6123      	str	r3, [r4, #16]
 8008cf0:	e7d2      	b.n	8008c98 <_printf_i+0x154>
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	1d11      	adds	r1, r2, #4
 8008cf6:	6019      	str	r1, [r3, #0]
 8008cf8:	6816      	ldr	r6, [r2, #0]
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	0030      	movs	r0, r6
 8008cfe:	6862      	ldr	r2, [r4, #4]
 8008d00:	f002 fc28 	bl	800b554 <memchr>
 8008d04:	2800      	cmp	r0, #0
 8008d06:	d001      	beq.n	8008d0c <_printf_i+0x1c8>
 8008d08:	1b80      	subs	r0, r0, r6
 8008d0a:	6060      	str	r0, [r4, #4]
 8008d0c:	6863      	ldr	r3, [r4, #4]
 8008d0e:	6123      	str	r3, [r4, #16]
 8008d10:	2300      	movs	r3, #0
 8008d12:	9a04      	ldr	r2, [sp, #16]
 8008d14:	7013      	strb	r3, [r2, #0]
 8008d16:	e7bf      	b.n	8008c98 <_printf_i+0x154>
 8008d18:	6923      	ldr	r3, [r4, #16]
 8008d1a:	0032      	movs	r2, r6
 8008d1c:	9906      	ldr	r1, [sp, #24]
 8008d1e:	9805      	ldr	r0, [sp, #20]
 8008d20:	9d07      	ldr	r5, [sp, #28]
 8008d22:	47a8      	blx	r5
 8008d24:	1c43      	adds	r3, r0, #1
 8008d26:	d0c1      	beq.n	8008cac <_printf_i+0x168>
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	079b      	lsls	r3, r3, #30
 8008d2c:	d415      	bmi.n	8008d5a <_printf_i+0x216>
 8008d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d30:	68e0      	ldr	r0, [r4, #12]
 8008d32:	4298      	cmp	r0, r3
 8008d34:	dabc      	bge.n	8008cb0 <_printf_i+0x16c>
 8008d36:	0018      	movs	r0, r3
 8008d38:	e7ba      	b.n	8008cb0 <_printf_i+0x16c>
 8008d3a:	0022      	movs	r2, r4
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	9906      	ldr	r1, [sp, #24]
 8008d40:	9805      	ldr	r0, [sp, #20]
 8008d42:	9e07      	ldr	r6, [sp, #28]
 8008d44:	3219      	adds	r2, #25
 8008d46:	47b0      	blx	r6
 8008d48:	1c43      	adds	r3, r0, #1
 8008d4a:	d0af      	beq.n	8008cac <_printf_i+0x168>
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	68e3      	ldr	r3, [r4, #12]
 8008d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d52:	1a9b      	subs	r3, r3, r2
 8008d54:	42ab      	cmp	r3, r5
 8008d56:	dcf0      	bgt.n	8008d3a <_printf_i+0x1f6>
 8008d58:	e7e9      	b.n	8008d2e <_printf_i+0x1ea>
 8008d5a:	2500      	movs	r5, #0
 8008d5c:	e7f7      	b.n	8008d4e <_printf_i+0x20a>
 8008d5e:	46c0      	nop			; (mov r8, r8)
 8008d60:	0800d880 	.word	0x0800d880
 8008d64:	0800d891 	.word	0x0800d891

08008d68 <_scanf_float>:
 8008d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d6a:	b08b      	sub	sp, #44	; 0x2c
 8008d6c:	0015      	movs	r5, r2
 8008d6e:	9001      	str	r0, [sp, #4]
 8008d70:	22ae      	movs	r2, #174	; 0xae
 8008d72:	2000      	movs	r0, #0
 8008d74:	9306      	str	r3, [sp, #24]
 8008d76:	688b      	ldr	r3, [r1, #8]
 8008d78:	000e      	movs	r6, r1
 8008d7a:	1e59      	subs	r1, r3, #1
 8008d7c:	0052      	lsls	r2, r2, #1
 8008d7e:	9005      	str	r0, [sp, #20]
 8008d80:	4291      	cmp	r1, r2
 8008d82:	d905      	bls.n	8008d90 <_scanf_float+0x28>
 8008d84:	3b5e      	subs	r3, #94	; 0x5e
 8008d86:	3bff      	subs	r3, #255	; 0xff
 8008d88:	9305      	str	r3, [sp, #20]
 8008d8a:	235e      	movs	r3, #94	; 0x5e
 8008d8c:	33ff      	adds	r3, #255	; 0xff
 8008d8e:	60b3      	str	r3, [r6, #8]
 8008d90:	23f0      	movs	r3, #240	; 0xf0
 8008d92:	6832      	ldr	r2, [r6, #0]
 8008d94:	00db      	lsls	r3, r3, #3
 8008d96:	4313      	orrs	r3, r2
 8008d98:	6033      	str	r3, [r6, #0]
 8008d9a:	0033      	movs	r3, r6
 8008d9c:	2400      	movs	r4, #0
 8008d9e:	331c      	adds	r3, #28
 8008da0:	001f      	movs	r7, r3
 8008da2:	9303      	str	r3, [sp, #12]
 8008da4:	9402      	str	r4, [sp, #8]
 8008da6:	9408      	str	r4, [sp, #32]
 8008da8:	9407      	str	r4, [sp, #28]
 8008daa:	9400      	str	r4, [sp, #0]
 8008dac:	9404      	str	r4, [sp, #16]
 8008dae:	68b2      	ldr	r2, [r6, #8]
 8008db0:	2a00      	cmp	r2, #0
 8008db2:	d00a      	beq.n	8008dca <_scanf_float+0x62>
 8008db4:	682b      	ldr	r3, [r5, #0]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	2b4e      	cmp	r3, #78	; 0x4e
 8008dba:	d844      	bhi.n	8008e46 <_scanf_float+0xde>
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	2b40      	cmp	r3, #64	; 0x40
 8008dc0:	d82c      	bhi.n	8008e1c <_scanf_float+0xb4>
 8008dc2:	382b      	subs	r0, #43	; 0x2b
 8008dc4:	b2c1      	uxtb	r1, r0
 8008dc6:	290e      	cmp	r1, #14
 8008dc8:	d92a      	bls.n	8008e20 <_scanf_float+0xb8>
 8008dca:	9b00      	ldr	r3, [sp, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d003      	beq.n	8008dd8 <_scanf_float+0x70>
 8008dd0:	6832      	ldr	r2, [r6, #0]
 8008dd2:	4ba4      	ldr	r3, [pc, #656]	; (8009064 <_scanf_float+0x2fc>)
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	6033      	str	r3, [r6, #0]
 8008dd8:	9b02      	ldr	r3, [sp, #8]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d900      	bls.n	8008de2 <_scanf_float+0x7a>
 8008de0:	e0f9      	b.n	8008fd6 <_scanf_float+0x26e>
 8008de2:	24be      	movs	r4, #190	; 0xbe
 8008de4:	0064      	lsls	r4, r4, #1
 8008de6:	9b03      	ldr	r3, [sp, #12]
 8008de8:	429f      	cmp	r7, r3
 8008dea:	d900      	bls.n	8008dee <_scanf_float+0x86>
 8008dec:	e0e9      	b.n	8008fc2 <_scanf_float+0x25a>
 8008dee:	2301      	movs	r3, #1
 8008df0:	9302      	str	r3, [sp, #8]
 8008df2:	e185      	b.n	8009100 <_scanf_float+0x398>
 8008df4:	0018      	movs	r0, r3
 8008df6:	3861      	subs	r0, #97	; 0x61
 8008df8:	280d      	cmp	r0, #13
 8008dfa:	d8e6      	bhi.n	8008dca <_scanf_float+0x62>
 8008dfc:	f7f7 f9a0 	bl	8000140 <__gnu_thumb1_case_shi>
 8008e00:	ffe50083 	.word	0xffe50083
 8008e04:	ffe5ffe5 	.word	0xffe5ffe5
 8008e08:	00a200b6 	.word	0x00a200b6
 8008e0c:	ffe5ffe5 	.word	0xffe5ffe5
 8008e10:	ffe50089 	.word	0xffe50089
 8008e14:	ffe5ffe5 	.word	0xffe5ffe5
 8008e18:	0065ffe5 	.word	0x0065ffe5
 8008e1c:	3841      	subs	r0, #65	; 0x41
 8008e1e:	e7eb      	b.n	8008df8 <_scanf_float+0x90>
 8008e20:	280e      	cmp	r0, #14
 8008e22:	d8d2      	bhi.n	8008dca <_scanf_float+0x62>
 8008e24:	f7f7 f98c 	bl	8000140 <__gnu_thumb1_case_shi>
 8008e28:	ffd1004b 	.word	0xffd1004b
 8008e2c:	0098004b 	.word	0x0098004b
 8008e30:	0020ffd1 	.word	0x0020ffd1
 8008e34:	00400040 	.word	0x00400040
 8008e38:	00400040 	.word	0x00400040
 8008e3c:	00400040 	.word	0x00400040
 8008e40:	00400040 	.word	0x00400040
 8008e44:	0040      	.short	0x0040
 8008e46:	2b6e      	cmp	r3, #110	; 0x6e
 8008e48:	d809      	bhi.n	8008e5e <_scanf_float+0xf6>
 8008e4a:	2b60      	cmp	r3, #96	; 0x60
 8008e4c:	d8d2      	bhi.n	8008df4 <_scanf_float+0x8c>
 8008e4e:	2b54      	cmp	r3, #84	; 0x54
 8008e50:	d07d      	beq.n	8008f4e <_scanf_float+0x1e6>
 8008e52:	2b59      	cmp	r3, #89	; 0x59
 8008e54:	d1b9      	bne.n	8008dca <_scanf_float+0x62>
 8008e56:	2c07      	cmp	r4, #7
 8008e58:	d1b7      	bne.n	8008dca <_scanf_float+0x62>
 8008e5a:	2408      	movs	r4, #8
 8008e5c:	e02c      	b.n	8008eb8 <_scanf_float+0x150>
 8008e5e:	2b74      	cmp	r3, #116	; 0x74
 8008e60:	d075      	beq.n	8008f4e <_scanf_float+0x1e6>
 8008e62:	2b79      	cmp	r3, #121	; 0x79
 8008e64:	d0f7      	beq.n	8008e56 <_scanf_float+0xee>
 8008e66:	e7b0      	b.n	8008dca <_scanf_float+0x62>
 8008e68:	6831      	ldr	r1, [r6, #0]
 8008e6a:	05c8      	lsls	r0, r1, #23
 8008e6c:	d51c      	bpl.n	8008ea8 <_scanf_float+0x140>
 8008e6e:	2380      	movs	r3, #128	; 0x80
 8008e70:	4399      	bics	r1, r3
 8008e72:	9b00      	ldr	r3, [sp, #0]
 8008e74:	6031      	str	r1, [r6, #0]
 8008e76:	3301      	adds	r3, #1
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	9b05      	ldr	r3, [sp, #20]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d003      	beq.n	8008e88 <_scanf_float+0x120>
 8008e80:	3b01      	subs	r3, #1
 8008e82:	3201      	adds	r2, #1
 8008e84:	9305      	str	r3, [sp, #20]
 8008e86:	60b2      	str	r2, [r6, #8]
 8008e88:	68b3      	ldr	r3, [r6, #8]
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	60b3      	str	r3, [r6, #8]
 8008e8e:	6933      	ldr	r3, [r6, #16]
 8008e90:	3301      	adds	r3, #1
 8008e92:	6133      	str	r3, [r6, #16]
 8008e94:	686b      	ldr	r3, [r5, #4]
 8008e96:	3b01      	subs	r3, #1
 8008e98:	606b      	str	r3, [r5, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	dc00      	bgt.n	8008ea0 <_scanf_float+0x138>
 8008e9e:	e086      	b.n	8008fae <_scanf_float+0x246>
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	602b      	str	r3, [r5, #0]
 8008ea6:	e782      	b.n	8008dae <_scanf_float+0x46>
 8008ea8:	9a02      	ldr	r2, [sp, #8]
 8008eaa:	1912      	adds	r2, r2, r4
 8008eac:	2a00      	cmp	r2, #0
 8008eae:	d18c      	bne.n	8008dca <_scanf_float+0x62>
 8008eb0:	4a6d      	ldr	r2, [pc, #436]	; (8009068 <_scanf_float+0x300>)
 8008eb2:	6831      	ldr	r1, [r6, #0]
 8008eb4:	400a      	ands	r2, r1
 8008eb6:	6032      	str	r2, [r6, #0]
 8008eb8:	703b      	strb	r3, [r7, #0]
 8008eba:	3701      	adds	r7, #1
 8008ebc:	e7e4      	b.n	8008e88 <_scanf_float+0x120>
 8008ebe:	2180      	movs	r1, #128	; 0x80
 8008ec0:	6832      	ldr	r2, [r6, #0]
 8008ec2:	420a      	tst	r2, r1
 8008ec4:	d081      	beq.n	8008dca <_scanf_float+0x62>
 8008ec6:	438a      	bics	r2, r1
 8008ec8:	e7f5      	b.n	8008eb6 <_scanf_float+0x14e>
 8008eca:	9a02      	ldr	r2, [sp, #8]
 8008ecc:	2a00      	cmp	r2, #0
 8008ece:	d10f      	bne.n	8008ef0 <_scanf_float+0x188>
 8008ed0:	9a00      	ldr	r2, [sp, #0]
 8008ed2:	2a00      	cmp	r2, #0
 8008ed4:	d10f      	bne.n	8008ef6 <_scanf_float+0x18e>
 8008ed6:	6832      	ldr	r2, [r6, #0]
 8008ed8:	21e0      	movs	r1, #224	; 0xe0
 8008eda:	0010      	movs	r0, r2
 8008edc:	00c9      	lsls	r1, r1, #3
 8008ede:	4008      	ands	r0, r1
 8008ee0:	4288      	cmp	r0, r1
 8008ee2:	d108      	bne.n	8008ef6 <_scanf_float+0x18e>
 8008ee4:	4961      	ldr	r1, [pc, #388]	; (800906c <_scanf_float+0x304>)
 8008ee6:	400a      	ands	r2, r1
 8008ee8:	6032      	str	r2, [r6, #0]
 8008eea:	2201      	movs	r2, #1
 8008eec:	9202      	str	r2, [sp, #8]
 8008eee:	e7e3      	b.n	8008eb8 <_scanf_float+0x150>
 8008ef0:	9a02      	ldr	r2, [sp, #8]
 8008ef2:	2a02      	cmp	r2, #2
 8008ef4:	d059      	beq.n	8008faa <_scanf_float+0x242>
 8008ef6:	2c01      	cmp	r4, #1
 8008ef8:	d002      	beq.n	8008f00 <_scanf_float+0x198>
 8008efa:	2c04      	cmp	r4, #4
 8008efc:	d000      	beq.n	8008f00 <_scanf_float+0x198>
 8008efe:	e764      	b.n	8008dca <_scanf_float+0x62>
 8008f00:	3401      	adds	r4, #1
 8008f02:	b2e4      	uxtb	r4, r4
 8008f04:	e7d8      	b.n	8008eb8 <_scanf_float+0x150>
 8008f06:	9a02      	ldr	r2, [sp, #8]
 8008f08:	2a01      	cmp	r2, #1
 8008f0a:	d000      	beq.n	8008f0e <_scanf_float+0x1a6>
 8008f0c:	e75d      	b.n	8008dca <_scanf_float+0x62>
 8008f0e:	2202      	movs	r2, #2
 8008f10:	e7ec      	b.n	8008eec <_scanf_float+0x184>
 8008f12:	2c00      	cmp	r4, #0
 8008f14:	d110      	bne.n	8008f38 <_scanf_float+0x1d0>
 8008f16:	9a00      	ldr	r2, [sp, #0]
 8008f18:	2a00      	cmp	r2, #0
 8008f1a:	d000      	beq.n	8008f1e <_scanf_float+0x1b6>
 8008f1c:	e758      	b.n	8008dd0 <_scanf_float+0x68>
 8008f1e:	6832      	ldr	r2, [r6, #0]
 8008f20:	21e0      	movs	r1, #224	; 0xe0
 8008f22:	0010      	movs	r0, r2
 8008f24:	00c9      	lsls	r1, r1, #3
 8008f26:	4008      	ands	r0, r1
 8008f28:	4288      	cmp	r0, r1
 8008f2a:	d000      	beq.n	8008f2e <_scanf_float+0x1c6>
 8008f2c:	e754      	b.n	8008dd8 <_scanf_float+0x70>
 8008f2e:	494f      	ldr	r1, [pc, #316]	; (800906c <_scanf_float+0x304>)
 8008f30:	3401      	adds	r4, #1
 8008f32:	400a      	ands	r2, r1
 8008f34:	6032      	str	r2, [r6, #0]
 8008f36:	e7bf      	b.n	8008eb8 <_scanf_float+0x150>
 8008f38:	21fd      	movs	r1, #253	; 0xfd
 8008f3a:	1ee2      	subs	r2, r4, #3
 8008f3c:	420a      	tst	r2, r1
 8008f3e:	d000      	beq.n	8008f42 <_scanf_float+0x1da>
 8008f40:	e743      	b.n	8008dca <_scanf_float+0x62>
 8008f42:	e7dd      	b.n	8008f00 <_scanf_float+0x198>
 8008f44:	2c02      	cmp	r4, #2
 8008f46:	d000      	beq.n	8008f4a <_scanf_float+0x1e2>
 8008f48:	e73f      	b.n	8008dca <_scanf_float+0x62>
 8008f4a:	2403      	movs	r4, #3
 8008f4c:	e7b4      	b.n	8008eb8 <_scanf_float+0x150>
 8008f4e:	2c06      	cmp	r4, #6
 8008f50:	d000      	beq.n	8008f54 <_scanf_float+0x1ec>
 8008f52:	e73a      	b.n	8008dca <_scanf_float+0x62>
 8008f54:	2407      	movs	r4, #7
 8008f56:	e7af      	b.n	8008eb8 <_scanf_float+0x150>
 8008f58:	6832      	ldr	r2, [r6, #0]
 8008f5a:	0591      	lsls	r1, r2, #22
 8008f5c:	d400      	bmi.n	8008f60 <_scanf_float+0x1f8>
 8008f5e:	e734      	b.n	8008dca <_scanf_float+0x62>
 8008f60:	4943      	ldr	r1, [pc, #268]	; (8009070 <_scanf_float+0x308>)
 8008f62:	400a      	ands	r2, r1
 8008f64:	6032      	str	r2, [r6, #0]
 8008f66:	9a00      	ldr	r2, [sp, #0]
 8008f68:	9204      	str	r2, [sp, #16]
 8008f6a:	e7a5      	b.n	8008eb8 <_scanf_float+0x150>
 8008f6c:	21a0      	movs	r1, #160	; 0xa0
 8008f6e:	2080      	movs	r0, #128	; 0x80
 8008f70:	6832      	ldr	r2, [r6, #0]
 8008f72:	00c9      	lsls	r1, r1, #3
 8008f74:	4011      	ands	r1, r2
 8008f76:	00c0      	lsls	r0, r0, #3
 8008f78:	4281      	cmp	r1, r0
 8008f7a:	d006      	beq.n	8008f8a <_scanf_float+0x222>
 8008f7c:	4202      	tst	r2, r0
 8008f7e:	d100      	bne.n	8008f82 <_scanf_float+0x21a>
 8008f80:	e723      	b.n	8008dca <_scanf_float+0x62>
 8008f82:	9900      	ldr	r1, [sp, #0]
 8008f84:	2900      	cmp	r1, #0
 8008f86:	d100      	bne.n	8008f8a <_scanf_float+0x222>
 8008f88:	e726      	b.n	8008dd8 <_scanf_float+0x70>
 8008f8a:	0591      	lsls	r1, r2, #22
 8008f8c:	d404      	bmi.n	8008f98 <_scanf_float+0x230>
 8008f8e:	9900      	ldr	r1, [sp, #0]
 8008f90:	9804      	ldr	r0, [sp, #16]
 8008f92:	9708      	str	r7, [sp, #32]
 8008f94:	1a09      	subs	r1, r1, r0
 8008f96:	9107      	str	r1, [sp, #28]
 8008f98:	4934      	ldr	r1, [pc, #208]	; (800906c <_scanf_float+0x304>)
 8008f9a:	400a      	ands	r2, r1
 8008f9c:	21c0      	movs	r1, #192	; 0xc0
 8008f9e:	0049      	lsls	r1, r1, #1
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	6032      	str	r2, [r6, #0]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	9200      	str	r2, [sp, #0]
 8008fa8:	e786      	b.n	8008eb8 <_scanf_float+0x150>
 8008faa:	2203      	movs	r2, #3
 8008fac:	e79e      	b.n	8008eec <_scanf_float+0x184>
 8008fae:	23c0      	movs	r3, #192	; 0xc0
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	0029      	movs	r1, r5
 8008fb4:	58f3      	ldr	r3, [r6, r3]
 8008fb6:	9801      	ldr	r0, [sp, #4]
 8008fb8:	4798      	blx	r3
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d100      	bne.n	8008fc0 <_scanf_float+0x258>
 8008fbe:	e6f6      	b.n	8008dae <_scanf_float+0x46>
 8008fc0:	e703      	b.n	8008dca <_scanf_float+0x62>
 8008fc2:	3f01      	subs	r7, #1
 8008fc4:	5933      	ldr	r3, [r6, r4]
 8008fc6:	002a      	movs	r2, r5
 8008fc8:	7839      	ldrb	r1, [r7, #0]
 8008fca:	9801      	ldr	r0, [sp, #4]
 8008fcc:	4798      	blx	r3
 8008fce:	6933      	ldr	r3, [r6, #16]
 8008fd0:	3b01      	subs	r3, #1
 8008fd2:	6133      	str	r3, [r6, #16]
 8008fd4:	e707      	b.n	8008de6 <_scanf_float+0x7e>
 8008fd6:	1e63      	subs	r3, r4, #1
 8008fd8:	2b06      	cmp	r3, #6
 8008fda:	d80e      	bhi.n	8008ffa <_scanf_float+0x292>
 8008fdc:	9702      	str	r7, [sp, #8]
 8008fde:	2c02      	cmp	r4, #2
 8008fe0:	d920      	bls.n	8009024 <_scanf_float+0x2bc>
 8008fe2:	1be3      	subs	r3, r4, r7
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	9305      	str	r3, [sp, #20]
 8008fe8:	9b02      	ldr	r3, [sp, #8]
 8008fea:	9a05      	ldr	r2, [sp, #20]
 8008fec:	189b      	adds	r3, r3, r2
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	2b03      	cmp	r3, #3
 8008ff2:	d827      	bhi.n	8009044 <_scanf_float+0x2dc>
 8008ff4:	3c03      	subs	r4, #3
 8008ff6:	b2e4      	uxtb	r4, r4
 8008ff8:	1b3f      	subs	r7, r7, r4
 8008ffa:	6833      	ldr	r3, [r6, #0]
 8008ffc:	05da      	lsls	r2, r3, #23
 8008ffe:	d554      	bpl.n	80090aa <_scanf_float+0x342>
 8009000:	055b      	lsls	r3, r3, #21
 8009002:	d537      	bpl.n	8009074 <_scanf_float+0x30c>
 8009004:	24be      	movs	r4, #190	; 0xbe
 8009006:	0064      	lsls	r4, r4, #1
 8009008:	9b03      	ldr	r3, [sp, #12]
 800900a:	429f      	cmp	r7, r3
 800900c:	d800      	bhi.n	8009010 <_scanf_float+0x2a8>
 800900e:	e6ee      	b.n	8008dee <_scanf_float+0x86>
 8009010:	3f01      	subs	r7, #1
 8009012:	5933      	ldr	r3, [r6, r4]
 8009014:	002a      	movs	r2, r5
 8009016:	7839      	ldrb	r1, [r7, #0]
 8009018:	9801      	ldr	r0, [sp, #4]
 800901a:	4798      	blx	r3
 800901c:	6933      	ldr	r3, [r6, #16]
 800901e:	3b01      	subs	r3, #1
 8009020:	6133      	str	r3, [r6, #16]
 8009022:	e7f1      	b.n	8009008 <_scanf_float+0x2a0>
 8009024:	24be      	movs	r4, #190	; 0xbe
 8009026:	0064      	lsls	r4, r4, #1
 8009028:	9b03      	ldr	r3, [sp, #12]
 800902a:	429f      	cmp	r7, r3
 800902c:	d800      	bhi.n	8009030 <_scanf_float+0x2c8>
 800902e:	e6de      	b.n	8008dee <_scanf_float+0x86>
 8009030:	3f01      	subs	r7, #1
 8009032:	5933      	ldr	r3, [r6, r4]
 8009034:	002a      	movs	r2, r5
 8009036:	7839      	ldrb	r1, [r7, #0]
 8009038:	9801      	ldr	r0, [sp, #4]
 800903a:	4798      	blx	r3
 800903c:	6933      	ldr	r3, [r6, #16]
 800903e:	3b01      	subs	r3, #1
 8009040:	6133      	str	r3, [r6, #16]
 8009042:	e7f1      	b.n	8009028 <_scanf_float+0x2c0>
 8009044:	9b02      	ldr	r3, [sp, #8]
 8009046:	002a      	movs	r2, r5
 8009048:	3b01      	subs	r3, #1
 800904a:	7819      	ldrb	r1, [r3, #0]
 800904c:	9302      	str	r3, [sp, #8]
 800904e:	23be      	movs	r3, #190	; 0xbe
 8009050:	005b      	lsls	r3, r3, #1
 8009052:	58f3      	ldr	r3, [r6, r3]
 8009054:	9801      	ldr	r0, [sp, #4]
 8009056:	9309      	str	r3, [sp, #36]	; 0x24
 8009058:	4798      	blx	r3
 800905a:	6933      	ldr	r3, [r6, #16]
 800905c:	3b01      	subs	r3, #1
 800905e:	6133      	str	r3, [r6, #16]
 8009060:	e7c2      	b.n	8008fe8 <_scanf_float+0x280>
 8009062:	46c0      	nop			; (mov r8, r8)
 8009064:	fffffeff 	.word	0xfffffeff
 8009068:	fffffe7f 	.word	0xfffffe7f
 800906c:	fffff87f 	.word	0xfffff87f
 8009070:	fffffd7f 	.word	0xfffffd7f
 8009074:	6933      	ldr	r3, [r6, #16]
 8009076:	1e7c      	subs	r4, r7, #1
 8009078:	7821      	ldrb	r1, [r4, #0]
 800907a:	3b01      	subs	r3, #1
 800907c:	6133      	str	r3, [r6, #16]
 800907e:	2965      	cmp	r1, #101	; 0x65
 8009080:	d00c      	beq.n	800909c <_scanf_float+0x334>
 8009082:	2945      	cmp	r1, #69	; 0x45
 8009084:	d00a      	beq.n	800909c <_scanf_float+0x334>
 8009086:	23be      	movs	r3, #190	; 0xbe
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	58f3      	ldr	r3, [r6, r3]
 800908c:	002a      	movs	r2, r5
 800908e:	9801      	ldr	r0, [sp, #4]
 8009090:	4798      	blx	r3
 8009092:	6933      	ldr	r3, [r6, #16]
 8009094:	1ebc      	subs	r4, r7, #2
 8009096:	3b01      	subs	r3, #1
 8009098:	7821      	ldrb	r1, [r4, #0]
 800909a:	6133      	str	r3, [r6, #16]
 800909c:	23be      	movs	r3, #190	; 0xbe
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	002a      	movs	r2, r5
 80090a2:	58f3      	ldr	r3, [r6, r3]
 80090a4:	9801      	ldr	r0, [sp, #4]
 80090a6:	4798      	blx	r3
 80090a8:	0027      	movs	r7, r4
 80090aa:	6832      	ldr	r2, [r6, #0]
 80090ac:	2310      	movs	r3, #16
 80090ae:	0011      	movs	r1, r2
 80090b0:	4019      	ands	r1, r3
 80090b2:	9102      	str	r1, [sp, #8]
 80090b4:	421a      	tst	r2, r3
 80090b6:	d158      	bne.n	800916a <_scanf_float+0x402>
 80090b8:	23c0      	movs	r3, #192	; 0xc0
 80090ba:	7039      	strb	r1, [r7, #0]
 80090bc:	6832      	ldr	r2, [r6, #0]
 80090be:	00db      	lsls	r3, r3, #3
 80090c0:	4013      	ands	r3, r2
 80090c2:	2280      	movs	r2, #128	; 0x80
 80090c4:	00d2      	lsls	r2, r2, #3
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d11d      	bne.n	8009106 <_scanf_float+0x39e>
 80090ca:	9b04      	ldr	r3, [sp, #16]
 80090cc:	9a00      	ldr	r2, [sp, #0]
 80090ce:	9900      	ldr	r1, [sp, #0]
 80090d0:	1a9a      	subs	r2, r3, r2
 80090d2:	428b      	cmp	r3, r1
 80090d4:	d124      	bne.n	8009120 <_scanf_float+0x3b8>
 80090d6:	2200      	movs	r2, #0
 80090d8:	9903      	ldr	r1, [sp, #12]
 80090da:	9801      	ldr	r0, [sp, #4]
 80090dc:	f000 ff2a 	bl	8009f34 <_strtod_r>
 80090e0:	9b06      	ldr	r3, [sp, #24]
 80090e2:	000d      	movs	r5, r1
 80090e4:	6831      	ldr	r1, [r6, #0]
 80090e6:	0004      	movs	r4, r0
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	078a      	lsls	r2, r1, #30
 80090ec:	d525      	bpl.n	800913a <_scanf_float+0x3d2>
 80090ee:	1d1a      	adds	r2, r3, #4
 80090f0:	9906      	ldr	r1, [sp, #24]
 80090f2:	600a      	str	r2, [r1, #0]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	601c      	str	r4, [r3, #0]
 80090f8:	605d      	str	r5, [r3, #4]
 80090fa:	68f3      	ldr	r3, [r6, #12]
 80090fc:	3301      	adds	r3, #1
 80090fe:	60f3      	str	r3, [r6, #12]
 8009100:	9802      	ldr	r0, [sp, #8]
 8009102:	b00b      	add	sp, #44	; 0x2c
 8009104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009106:	9b07      	ldr	r3, [sp, #28]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d0e4      	beq.n	80090d6 <_scanf_float+0x36e>
 800910c:	9b08      	ldr	r3, [sp, #32]
 800910e:	9a02      	ldr	r2, [sp, #8]
 8009110:	1c59      	adds	r1, r3, #1
 8009112:	9801      	ldr	r0, [sp, #4]
 8009114:	230a      	movs	r3, #10
 8009116:	f000 ffa3 	bl	800a060 <_strtol_r>
 800911a:	9b07      	ldr	r3, [sp, #28]
 800911c:	9f08      	ldr	r7, [sp, #32]
 800911e:	1ac2      	subs	r2, r0, r3
 8009120:	0033      	movs	r3, r6
 8009122:	3370      	adds	r3, #112	; 0x70
 8009124:	33ff      	adds	r3, #255	; 0xff
 8009126:	429f      	cmp	r7, r3
 8009128:	d302      	bcc.n	8009130 <_scanf_float+0x3c8>
 800912a:	0037      	movs	r7, r6
 800912c:	376f      	adds	r7, #111	; 0x6f
 800912e:	37ff      	adds	r7, #255	; 0xff
 8009130:	0038      	movs	r0, r7
 8009132:	490f      	ldr	r1, [pc, #60]	; (8009170 <_scanf_float+0x408>)
 8009134:	f000 f824 	bl	8009180 <siprintf>
 8009138:	e7cd      	b.n	80090d6 <_scanf_float+0x36e>
 800913a:	1d1a      	adds	r2, r3, #4
 800913c:	0749      	lsls	r1, r1, #29
 800913e:	d4d7      	bmi.n	80090f0 <_scanf_float+0x388>
 8009140:	9906      	ldr	r1, [sp, #24]
 8009142:	0020      	movs	r0, r4
 8009144:	600a      	str	r2, [r1, #0]
 8009146:	681f      	ldr	r7, [r3, #0]
 8009148:	0022      	movs	r2, r4
 800914a:	002b      	movs	r3, r5
 800914c:	0029      	movs	r1, r5
 800914e:	f7f8 ff93 	bl	8002078 <__aeabi_dcmpun>
 8009152:	2800      	cmp	r0, #0
 8009154:	d004      	beq.n	8009160 <_scanf_float+0x3f8>
 8009156:	4807      	ldr	r0, [pc, #28]	; (8009174 <_scanf_float+0x40c>)
 8009158:	f000 f80e 	bl	8009178 <nanf>
 800915c:	6038      	str	r0, [r7, #0]
 800915e:	e7cc      	b.n	80090fa <_scanf_float+0x392>
 8009160:	0020      	movs	r0, r4
 8009162:	0029      	movs	r1, r5
 8009164:	f7f9 f87a 	bl	800225c <__aeabi_d2f>
 8009168:	e7f8      	b.n	800915c <_scanf_float+0x3f4>
 800916a:	2300      	movs	r3, #0
 800916c:	e640      	b.n	8008df0 <_scanf_float+0x88>
 800916e:	46c0      	nop			; (mov r8, r8)
 8009170:	0800d8a2 	.word	0x0800d8a2
 8009174:	0800dcd3 	.word	0x0800dcd3

08009178 <nanf>:
 8009178:	4800      	ldr	r0, [pc, #0]	; (800917c <nanf+0x4>)
 800917a:	4770      	bx	lr
 800917c:	7fc00000 	.word	0x7fc00000

08009180 <siprintf>:
 8009180:	b40e      	push	{r1, r2, r3}
 8009182:	b500      	push	{lr}
 8009184:	490b      	ldr	r1, [pc, #44]	; (80091b4 <siprintf+0x34>)
 8009186:	b09c      	sub	sp, #112	; 0x70
 8009188:	ab1d      	add	r3, sp, #116	; 0x74
 800918a:	9002      	str	r0, [sp, #8]
 800918c:	9006      	str	r0, [sp, #24]
 800918e:	9107      	str	r1, [sp, #28]
 8009190:	9104      	str	r1, [sp, #16]
 8009192:	4809      	ldr	r0, [pc, #36]	; (80091b8 <siprintf+0x38>)
 8009194:	4909      	ldr	r1, [pc, #36]	; (80091bc <siprintf+0x3c>)
 8009196:	cb04      	ldmia	r3!, {r2}
 8009198:	9105      	str	r1, [sp, #20]
 800919a:	6800      	ldr	r0, [r0, #0]
 800919c:	a902      	add	r1, sp, #8
 800919e:	9301      	str	r3, [sp, #4]
 80091a0:	f002 ffce 	bl	800c140 <_svfiprintf_r>
 80091a4:	2300      	movs	r3, #0
 80091a6:	9a02      	ldr	r2, [sp, #8]
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	b01c      	add	sp, #112	; 0x70
 80091ac:	bc08      	pop	{r3}
 80091ae:	b003      	add	sp, #12
 80091b0:	4718      	bx	r3
 80091b2:	46c0      	nop			; (mov r8, r8)
 80091b4:	7fffffff 	.word	0x7fffffff
 80091b8:	2000000c 	.word	0x2000000c
 80091bc:	ffff0208 	.word	0xffff0208

080091c0 <siscanf>:
 80091c0:	b40e      	push	{r1, r2, r3}
 80091c2:	b530      	push	{r4, r5, lr}
 80091c4:	2381      	movs	r3, #129	; 0x81
 80091c6:	b09c      	sub	sp, #112	; 0x70
 80091c8:	466a      	mov	r2, sp
 80091ca:	ac1f      	add	r4, sp, #124	; 0x7c
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	cc20      	ldmia	r4!, {r5}
 80091d0:	8293      	strh	r3, [r2, #20]
 80091d2:	9002      	str	r0, [sp, #8]
 80091d4:	9006      	str	r0, [sp, #24]
 80091d6:	f7f6 ffa1 	bl	800011c <strlen>
 80091da:	4b0b      	ldr	r3, [pc, #44]	; (8009208 <siscanf+0x48>)
 80091dc:	466a      	mov	r2, sp
 80091de:	930b      	str	r3, [sp, #44]	; 0x2c
 80091e0:	2300      	movs	r3, #0
 80091e2:	9003      	str	r0, [sp, #12]
 80091e4:	9007      	str	r0, [sp, #28]
 80091e6:	4809      	ldr	r0, [pc, #36]	; (800920c <siscanf+0x4c>)
 80091e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80091ea:	9314      	str	r3, [sp, #80]	; 0x50
 80091ec:	3b01      	subs	r3, #1
 80091ee:	82d3      	strh	r3, [r2, #22]
 80091f0:	a902      	add	r1, sp, #8
 80091f2:	0023      	movs	r3, r4
 80091f4:	002a      	movs	r2, r5
 80091f6:	6800      	ldr	r0, [r0, #0]
 80091f8:	9401      	str	r4, [sp, #4]
 80091fa:	f003 f8fd 	bl	800c3f8 <__ssvfiscanf_r>
 80091fe:	b01c      	add	sp, #112	; 0x70
 8009200:	bc30      	pop	{r4, r5}
 8009202:	bc08      	pop	{r3}
 8009204:	b003      	add	sp, #12
 8009206:	4718      	bx	r3
 8009208:	08009239 	.word	0x08009239
 800920c:	2000000c 	.word	0x2000000c

08009210 <__sread>:
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	000c      	movs	r4, r1
 8009214:	250e      	movs	r5, #14
 8009216:	5f49      	ldrsh	r1, [r1, r5]
 8009218:	f003 fbc8 	bl	800c9ac <_read_r>
 800921c:	2800      	cmp	r0, #0
 800921e:	db03      	blt.n	8009228 <__sread+0x18>
 8009220:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009222:	181b      	adds	r3, r3, r0
 8009224:	6563      	str	r3, [r4, #84]	; 0x54
 8009226:	bd70      	pop	{r4, r5, r6, pc}
 8009228:	89a3      	ldrh	r3, [r4, #12]
 800922a:	4a02      	ldr	r2, [pc, #8]	; (8009234 <__sread+0x24>)
 800922c:	4013      	ands	r3, r2
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	e7f9      	b.n	8009226 <__sread+0x16>
 8009232:	46c0      	nop			; (mov r8, r8)
 8009234:	ffffefff 	.word	0xffffefff

08009238 <__seofread>:
 8009238:	2000      	movs	r0, #0
 800923a:	4770      	bx	lr

0800923c <__swrite>:
 800923c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800923e:	001f      	movs	r7, r3
 8009240:	898b      	ldrh	r3, [r1, #12]
 8009242:	0005      	movs	r5, r0
 8009244:	000c      	movs	r4, r1
 8009246:	0016      	movs	r6, r2
 8009248:	05db      	lsls	r3, r3, #23
 800924a:	d505      	bpl.n	8009258 <__swrite+0x1c>
 800924c:	230e      	movs	r3, #14
 800924e:	5ec9      	ldrsh	r1, [r1, r3]
 8009250:	2200      	movs	r2, #0
 8009252:	2302      	movs	r3, #2
 8009254:	f002 f94e 	bl	800b4f4 <_lseek_r>
 8009258:	89a3      	ldrh	r3, [r4, #12]
 800925a:	4a05      	ldr	r2, [pc, #20]	; (8009270 <__swrite+0x34>)
 800925c:	0028      	movs	r0, r5
 800925e:	4013      	ands	r3, r2
 8009260:	81a3      	strh	r3, [r4, #12]
 8009262:	0032      	movs	r2, r6
 8009264:	230e      	movs	r3, #14
 8009266:	5ee1      	ldrsh	r1, [r4, r3]
 8009268:	003b      	movs	r3, r7
 800926a:	f000 fefd 	bl	800a068 <_write_r>
 800926e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009270:	ffffefff 	.word	0xffffefff

08009274 <__sseek>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	000c      	movs	r4, r1
 8009278:	250e      	movs	r5, #14
 800927a:	5f49      	ldrsh	r1, [r1, r5]
 800927c:	f002 f93a 	bl	800b4f4 <_lseek_r>
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	1c42      	adds	r2, r0, #1
 8009284:	d103      	bne.n	800928e <__sseek+0x1a>
 8009286:	4a05      	ldr	r2, [pc, #20]	; (800929c <__sseek+0x28>)
 8009288:	4013      	ands	r3, r2
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	bd70      	pop	{r4, r5, r6, pc}
 800928e:	2280      	movs	r2, #128	; 0x80
 8009290:	0152      	lsls	r2, r2, #5
 8009292:	4313      	orrs	r3, r2
 8009294:	81a3      	strh	r3, [r4, #12]
 8009296:	6560      	str	r0, [r4, #84]	; 0x54
 8009298:	e7f8      	b.n	800928c <__sseek+0x18>
 800929a:	46c0      	nop			; (mov r8, r8)
 800929c:	ffffefff 	.word	0xffffefff

080092a0 <__sclose>:
 80092a0:	b510      	push	{r4, lr}
 80092a2:	230e      	movs	r3, #14
 80092a4:	5ec9      	ldrsh	r1, [r1, r3]
 80092a6:	f000 fef3 	bl	800a090 <_close_r>
 80092aa:	bd10      	pop	{r4, pc}

080092ac <strcpy>:
 80092ac:	0003      	movs	r3, r0
 80092ae:	780a      	ldrb	r2, [r1, #0]
 80092b0:	3101      	adds	r1, #1
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	3301      	adds	r3, #1
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	d1f9      	bne.n	80092ae <strcpy+0x2>
 80092ba:	4770      	bx	lr

080092bc <sulp>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	0016      	movs	r6, r2
 80092c0:	000d      	movs	r5, r1
 80092c2:	f002 fce1 	bl	800bc88 <__ulp>
 80092c6:	2e00      	cmp	r6, #0
 80092c8:	d00d      	beq.n	80092e6 <sulp+0x2a>
 80092ca:	236b      	movs	r3, #107	; 0x6b
 80092cc:	006a      	lsls	r2, r5, #1
 80092ce:	0d52      	lsrs	r2, r2, #21
 80092d0:	1a9b      	subs	r3, r3, r2
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	dd07      	ble.n	80092e6 <sulp+0x2a>
 80092d6:	2400      	movs	r4, #0
 80092d8:	4a03      	ldr	r2, [pc, #12]	; (80092e8 <sulp+0x2c>)
 80092da:	051b      	lsls	r3, r3, #20
 80092dc:	189d      	adds	r5, r3, r2
 80092de:	002b      	movs	r3, r5
 80092e0:	0022      	movs	r2, r4
 80092e2:	f7f8 f8cb 	bl	800147c <__aeabi_dmul>
 80092e6:	bd70      	pop	{r4, r5, r6, pc}
 80092e8:	3ff00000 	.word	0x3ff00000

080092ec <_strtod_l>:
 80092ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092ee:	001d      	movs	r5, r3
 80092f0:	2300      	movs	r3, #0
 80092f2:	b0a7      	sub	sp, #156	; 0x9c
 80092f4:	9322      	str	r3, [sp, #136]	; 0x88
 80092f6:	4bae      	ldr	r3, [pc, #696]	; (80095b0 <_strtod_l+0x2c4>)
 80092f8:	9005      	str	r0, [sp, #20]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	9108      	str	r1, [sp, #32]
 80092fe:	0018      	movs	r0, r3
 8009300:	9307      	str	r3, [sp, #28]
 8009302:	921d      	str	r2, [sp, #116]	; 0x74
 8009304:	f7f6 ff0a 	bl	800011c <strlen>
 8009308:	2600      	movs	r6, #0
 800930a:	0004      	movs	r4, r0
 800930c:	2700      	movs	r7, #0
 800930e:	9b08      	ldr	r3, [sp, #32]
 8009310:	9321      	str	r3, [sp, #132]	; 0x84
 8009312:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009314:	7813      	ldrb	r3, [r2, #0]
 8009316:	2b2b      	cmp	r3, #43	; 0x2b
 8009318:	d058      	beq.n	80093cc <_strtod_l+0xe0>
 800931a:	d844      	bhi.n	80093a6 <_strtod_l+0xba>
 800931c:	2b0d      	cmp	r3, #13
 800931e:	d83d      	bhi.n	800939c <_strtod_l+0xb0>
 8009320:	2b08      	cmp	r3, #8
 8009322:	d83d      	bhi.n	80093a0 <_strtod_l+0xb4>
 8009324:	2b00      	cmp	r3, #0
 8009326:	d047      	beq.n	80093b8 <_strtod_l+0xcc>
 8009328:	2300      	movs	r3, #0
 800932a:	9310      	str	r3, [sp, #64]	; 0x40
 800932c:	2200      	movs	r2, #0
 800932e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009330:	920a      	str	r2, [sp, #40]	; 0x28
 8009332:	9306      	str	r3, [sp, #24]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	2b30      	cmp	r3, #48	; 0x30
 8009338:	d000      	beq.n	800933c <_strtod_l+0x50>
 800933a:	e083      	b.n	8009444 <_strtod_l+0x158>
 800933c:	9b06      	ldr	r3, [sp, #24]
 800933e:	3220      	adds	r2, #32
 8009340:	785b      	ldrb	r3, [r3, #1]
 8009342:	4393      	bics	r3, r2
 8009344:	2b58      	cmp	r3, #88	; 0x58
 8009346:	d000      	beq.n	800934a <_strtod_l+0x5e>
 8009348:	e072      	b.n	8009430 <_strtod_l+0x144>
 800934a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800934c:	9502      	str	r5, [sp, #8]
 800934e:	9301      	str	r3, [sp, #4]
 8009350:	ab22      	add	r3, sp, #136	; 0x88
 8009352:	9300      	str	r3, [sp, #0]
 8009354:	4a97      	ldr	r2, [pc, #604]	; (80095b4 <_strtod_l+0x2c8>)
 8009356:	ab23      	add	r3, sp, #140	; 0x8c
 8009358:	9805      	ldr	r0, [sp, #20]
 800935a:	a921      	add	r1, sp, #132	; 0x84
 800935c:	f001 fdbe 	bl	800aedc <__gethex>
 8009360:	2307      	movs	r3, #7
 8009362:	0005      	movs	r5, r0
 8009364:	0004      	movs	r4, r0
 8009366:	401d      	ands	r5, r3
 8009368:	4218      	tst	r0, r3
 800936a:	d006      	beq.n	800937a <_strtod_l+0x8e>
 800936c:	2d06      	cmp	r5, #6
 800936e:	d12f      	bne.n	80093d0 <_strtod_l+0xe4>
 8009370:	9b06      	ldr	r3, [sp, #24]
 8009372:	3301      	adds	r3, #1
 8009374:	9321      	str	r3, [sp, #132]	; 0x84
 8009376:	2300      	movs	r3, #0
 8009378:	9310      	str	r3, [sp, #64]	; 0x40
 800937a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800937c:	2b00      	cmp	r3, #0
 800937e:	d002      	beq.n	8009386 <_strtod_l+0x9a>
 8009380:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009382:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009384:	601a      	str	r2, [r3, #0]
 8009386:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009388:	2b00      	cmp	r3, #0
 800938a:	d01c      	beq.n	80093c6 <_strtod_l+0xda>
 800938c:	2380      	movs	r3, #128	; 0x80
 800938e:	0032      	movs	r2, r6
 8009390:	061b      	lsls	r3, r3, #24
 8009392:	18fb      	adds	r3, r7, r3
 8009394:	0010      	movs	r0, r2
 8009396:	0019      	movs	r1, r3
 8009398:	b027      	add	sp, #156	; 0x9c
 800939a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939c:	2b20      	cmp	r3, #32
 800939e:	d1c3      	bne.n	8009328 <_strtod_l+0x3c>
 80093a0:	3201      	adds	r2, #1
 80093a2:	9221      	str	r2, [sp, #132]	; 0x84
 80093a4:	e7b5      	b.n	8009312 <_strtod_l+0x26>
 80093a6:	2b2d      	cmp	r3, #45	; 0x2d
 80093a8:	d1be      	bne.n	8009328 <_strtod_l+0x3c>
 80093aa:	3b2c      	subs	r3, #44	; 0x2c
 80093ac:	9310      	str	r3, [sp, #64]	; 0x40
 80093ae:	1c53      	adds	r3, r2, #1
 80093b0:	9321      	str	r3, [sp, #132]	; 0x84
 80093b2:	7853      	ldrb	r3, [r2, #1]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d1b9      	bne.n	800932c <_strtod_l+0x40>
 80093b8:	9b08      	ldr	r3, [sp, #32]
 80093ba:	9321      	str	r3, [sp, #132]	; 0x84
 80093bc:	2300      	movs	r3, #0
 80093be:	9310      	str	r3, [sp, #64]	; 0x40
 80093c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1dc      	bne.n	8009380 <_strtod_l+0x94>
 80093c6:	0032      	movs	r2, r6
 80093c8:	003b      	movs	r3, r7
 80093ca:	e7e3      	b.n	8009394 <_strtod_l+0xa8>
 80093cc:	2300      	movs	r3, #0
 80093ce:	e7ed      	b.n	80093ac <_strtod_l+0xc0>
 80093d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80093d2:	2a00      	cmp	r2, #0
 80093d4:	d007      	beq.n	80093e6 <_strtod_l+0xfa>
 80093d6:	2135      	movs	r1, #53	; 0x35
 80093d8:	a824      	add	r0, sp, #144	; 0x90
 80093da:	f002 fd54 	bl	800be86 <__copybits>
 80093de:	9922      	ldr	r1, [sp, #136]	; 0x88
 80093e0:	9805      	ldr	r0, [sp, #20]
 80093e2:	f002 f90f 	bl	800b604 <_Bfree>
 80093e6:	1e68      	subs	r0, r5, #1
 80093e8:	2805      	cmp	r0, #5
 80093ea:	d806      	bhi.n	80093fa <_strtod_l+0x10e>
 80093ec:	f7f6 fe9e 	bl	800012c <__gnu_thumb1_case_uqi>
 80093f0:	1c190b0e 	.word	0x1c190b0e
 80093f4:	030e      	.short	0x030e
 80093f6:	2700      	movs	r7, #0
 80093f8:	003e      	movs	r6, r7
 80093fa:	0723      	lsls	r3, r4, #28
 80093fc:	d5bd      	bpl.n	800937a <_strtod_l+0x8e>
 80093fe:	2380      	movs	r3, #128	; 0x80
 8009400:	061b      	lsls	r3, r3, #24
 8009402:	431f      	orrs	r7, r3
 8009404:	e7b9      	b.n	800937a <_strtod_l+0x8e>
 8009406:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8009408:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800940a:	e7f6      	b.n	80093fa <_strtod_l+0x10e>
 800940c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800940e:	4a6a      	ldr	r2, [pc, #424]	; (80095b8 <_strtod_l+0x2cc>)
 8009410:	496a      	ldr	r1, [pc, #424]	; (80095bc <_strtod_l+0x2d0>)
 8009412:	401a      	ands	r2, r3
 8009414:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009416:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8009418:	185b      	adds	r3, r3, r1
 800941a:	051b      	lsls	r3, r3, #20
 800941c:	431a      	orrs	r2, r3
 800941e:	0017      	movs	r7, r2
 8009420:	e7eb      	b.n	80093fa <_strtod_l+0x10e>
 8009422:	2600      	movs	r6, #0
 8009424:	4f66      	ldr	r7, [pc, #408]	; (80095c0 <_strtod_l+0x2d4>)
 8009426:	e7e8      	b.n	80093fa <_strtod_l+0x10e>
 8009428:	2601      	movs	r6, #1
 800942a:	4f66      	ldr	r7, [pc, #408]	; (80095c4 <_strtod_l+0x2d8>)
 800942c:	4276      	negs	r6, r6
 800942e:	e7e4      	b.n	80093fa <_strtod_l+0x10e>
 8009430:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009432:	1c5a      	adds	r2, r3, #1
 8009434:	9221      	str	r2, [sp, #132]	; 0x84
 8009436:	785b      	ldrb	r3, [r3, #1]
 8009438:	2b30      	cmp	r3, #48	; 0x30
 800943a:	d0f9      	beq.n	8009430 <_strtod_l+0x144>
 800943c:	2b00      	cmp	r3, #0
 800943e:	d09c      	beq.n	800937a <_strtod_l+0x8e>
 8009440:	2301      	movs	r3, #1
 8009442:	930a      	str	r3, [sp, #40]	; 0x28
 8009444:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009446:	220a      	movs	r2, #10
 8009448:	9311      	str	r3, [sp, #68]	; 0x44
 800944a:	2300      	movs	r3, #0
 800944c:	930e      	str	r3, [sp, #56]	; 0x38
 800944e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009450:	9309      	str	r3, [sp, #36]	; 0x24
 8009452:	9821      	ldr	r0, [sp, #132]	; 0x84
 8009454:	7805      	ldrb	r5, [r0, #0]
 8009456:	002b      	movs	r3, r5
 8009458:	3b30      	subs	r3, #48	; 0x30
 800945a:	b2d9      	uxtb	r1, r3
 800945c:	2909      	cmp	r1, #9
 800945e:	d927      	bls.n	80094b0 <_strtod_l+0x1c4>
 8009460:	0022      	movs	r2, r4
 8009462:	9907      	ldr	r1, [sp, #28]
 8009464:	f003 fb0a 	bl	800ca7c <strncmp>
 8009468:	2800      	cmp	r0, #0
 800946a:	d033      	beq.n	80094d4 <_strtod_l+0x1e8>
 800946c:	2000      	movs	r0, #0
 800946e:	002b      	movs	r3, r5
 8009470:	4684      	mov	ip, r0
 8009472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009474:	900c      	str	r0, [sp, #48]	; 0x30
 8009476:	9206      	str	r2, [sp, #24]
 8009478:	2220      	movs	r2, #32
 800947a:	0019      	movs	r1, r3
 800947c:	4391      	bics	r1, r2
 800947e:	000a      	movs	r2, r1
 8009480:	2100      	movs	r1, #0
 8009482:	9107      	str	r1, [sp, #28]
 8009484:	2a45      	cmp	r2, #69	; 0x45
 8009486:	d000      	beq.n	800948a <_strtod_l+0x19e>
 8009488:	e0c5      	b.n	8009616 <_strtod_l+0x32a>
 800948a:	9b06      	ldr	r3, [sp, #24]
 800948c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800948e:	4303      	orrs	r3, r0
 8009490:	4313      	orrs	r3, r2
 8009492:	428b      	cmp	r3, r1
 8009494:	d090      	beq.n	80093b8 <_strtod_l+0xcc>
 8009496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009498:	9308      	str	r3, [sp, #32]
 800949a:	3301      	adds	r3, #1
 800949c:	9321      	str	r3, [sp, #132]	; 0x84
 800949e:	9b08      	ldr	r3, [sp, #32]
 80094a0:	785b      	ldrb	r3, [r3, #1]
 80094a2:	2b2b      	cmp	r3, #43	; 0x2b
 80094a4:	d075      	beq.n	8009592 <_strtod_l+0x2a6>
 80094a6:	000c      	movs	r4, r1
 80094a8:	2b2d      	cmp	r3, #45	; 0x2d
 80094aa:	d178      	bne.n	800959e <_strtod_l+0x2b2>
 80094ac:	2401      	movs	r4, #1
 80094ae:	e071      	b.n	8009594 <_strtod_l+0x2a8>
 80094b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094b2:	2908      	cmp	r1, #8
 80094b4:	dc09      	bgt.n	80094ca <_strtod_l+0x1de>
 80094b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80094b8:	4351      	muls	r1, r2
 80094ba:	185b      	adds	r3, r3, r1
 80094bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80094be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094c0:	3001      	adds	r0, #1
 80094c2:	3301      	adds	r3, #1
 80094c4:	9309      	str	r3, [sp, #36]	; 0x24
 80094c6:	9021      	str	r0, [sp, #132]	; 0x84
 80094c8:	e7c3      	b.n	8009452 <_strtod_l+0x166>
 80094ca:	990e      	ldr	r1, [sp, #56]	; 0x38
 80094cc:	4351      	muls	r1, r2
 80094ce:	185b      	adds	r3, r3, r1
 80094d0:	930e      	str	r3, [sp, #56]	; 0x38
 80094d2:	e7f4      	b.n	80094be <_strtod_l+0x1d2>
 80094d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094d8:	191c      	adds	r4, r3, r4
 80094da:	9421      	str	r4, [sp, #132]	; 0x84
 80094dc:	7823      	ldrb	r3, [r4, #0]
 80094de:	2a00      	cmp	r2, #0
 80094e0:	d039      	beq.n	8009556 <_strtod_l+0x26a>
 80094e2:	900c      	str	r0, [sp, #48]	; 0x30
 80094e4:	9206      	str	r2, [sp, #24]
 80094e6:	001a      	movs	r2, r3
 80094e8:	3a30      	subs	r2, #48	; 0x30
 80094ea:	2a09      	cmp	r2, #9
 80094ec:	d912      	bls.n	8009514 <_strtod_l+0x228>
 80094ee:	2201      	movs	r2, #1
 80094f0:	4694      	mov	ip, r2
 80094f2:	e7c1      	b.n	8009478 <_strtod_l+0x18c>
 80094f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094f6:	3001      	adds	r0, #1
 80094f8:	1c5a      	adds	r2, r3, #1
 80094fa:	9221      	str	r2, [sp, #132]	; 0x84
 80094fc:	785b      	ldrb	r3, [r3, #1]
 80094fe:	2b30      	cmp	r3, #48	; 0x30
 8009500:	d0f8      	beq.n	80094f4 <_strtod_l+0x208>
 8009502:	001a      	movs	r2, r3
 8009504:	3a31      	subs	r2, #49	; 0x31
 8009506:	2a08      	cmp	r2, #8
 8009508:	d83e      	bhi.n	8009588 <_strtod_l+0x29c>
 800950a:	900c      	str	r0, [sp, #48]	; 0x30
 800950c:	2000      	movs	r0, #0
 800950e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009510:	9006      	str	r0, [sp, #24]
 8009512:	9211      	str	r2, [sp, #68]	; 0x44
 8009514:	001a      	movs	r2, r3
 8009516:	9906      	ldr	r1, [sp, #24]
 8009518:	1c44      	adds	r4, r0, #1
 800951a:	3a30      	subs	r2, #48	; 0x30
 800951c:	2b30      	cmp	r3, #48	; 0x30
 800951e:	d013      	beq.n	8009548 <_strtod_l+0x25c>
 8009520:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009522:	191b      	adds	r3, r3, r4
 8009524:	930c      	str	r3, [sp, #48]	; 0x30
 8009526:	1844      	adds	r4, r0, r1
 8009528:	000b      	movs	r3, r1
 800952a:	210a      	movs	r1, #10
 800952c:	429c      	cmp	r4, r3
 800952e:	d114      	bne.n	800955a <_strtod_l+0x26e>
 8009530:	9b06      	ldr	r3, [sp, #24]
 8009532:	1c59      	adds	r1, r3, #1
 8009534:	1809      	adds	r1, r1, r0
 8009536:	1818      	adds	r0, r3, r0
 8009538:	2808      	cmp	r0, #8
 800953a:	dc1c      	bgt.n	8009576 <_strtod_l+0x28a>
 800953c:	230a      	movs	r3, #10
 800953e:	2400      	movs	r4, #0
 8009540:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009542:	4343      	muls	r3, r0
 8009544:	18d3      	adds	r3, r2, r3
 8009546:	930b      	str	r3, [sp, #44]	; 0x2c
 8009548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800954a:	0020      	movs	r0, r4
 800954c:	1c5a      	adds	r2, r3, #1
 800954e:	9221      	str	r2, [sp, #132]	; 0x84
 8009550:	785b      	ldrb	r3, [r3, #1]
 8009552:	9106      	str	r1, [sp, #24]
 8009554:	e7c7      	b.n	80094e6 <_strtod_l+0x1fa>
 8009556:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009558:	e7d1      	b.n	80094fe <_strtod_l+0x212>
 800955a:	2b08      	cmp	r3, #8
 800955c:	dc04      	bgt.n	8009568 <_strtod_l+0x27c>
 800955e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009560:	434d      	muls	r5, r1
 8009562:	950b      	str	r5, [sp, #44]	; 0x2c
 8009564:	3301      	adds	r3, #1
 8009566:	e7e1      	b.n	800952c <_strtod_l+0x240>
 8009568:	1c5d      	adds	r5, r3, #1
 800956a:	2d10      	cmp	r5, #16
 800956c:	dcfa      	bgt.n	8009564 <_strtod_l+0x278>
 800956e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009570:	434d      	muls	r5, r1
 8009572:	950e      	str	r5, [sp, #56]	; 0x38
 8009574:	e7f6      	b.n	8009564 <_strtod_l+0x278>
 8009576:	2400      	movs	r4, #0
 8009578:	2910      	cmp	r1, #16
 800957a:	dce5      	bgt.n	8009548 <_strtod_l+0x25c>
 800957c:	230a      	movs	r3, #10
 800957e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009580:	4343      	muls	r3, r0
 8009582:	18d3      	adds	r3, r2, r3
 8009584:	930e      	str	r3, [sp, #56]	; 0x38
 8009586:	e7df      	b.n	8009548 <_strtod_l+0x25c>
 8009588:	2200      	movs	r2, #0
 800958a:	920c      	str	r2, [sp, #48]	; 0x30
 800958c:	9206      	str	r2, [sp, #24]
 800958e:	3201      	adds	r2, #1
 8009590:	e7ae      	b.n	80094f0 <_strtod_l+0x204>
 8009592:	2400      	movs	r4, #0
 8009594:	9b08      	ldr	r3, [sp, #32]
 8009596:	3302      	adds	r3, #2
 8009598:	9321      	str	r3, [sp, #132]	; 0x84
 800959a:	9b08      	ldr	r3, [sp, #32]
 800959c:	789b      	ldrb	r3, [r3, #2]
 800959e:	001a      	movs	r2, r3
 80095a0:	3a30      	subs	r2, #48	; 0x30
 80095a2:	2a09      	cmp	r2, #9
 80095a4:	d914      	bls.n	80095d0 <_strtod_l+0x2e4>
 80095a6:	9a08      	ldr	r2, [sp, #32]
 80095a8:	9221      	str	r2, [sp, #132]	; 0x84
 80095aa:	2200      	movs	r2, #0
 80095ac:	e032      	b.n	8009614 <_strtod_l+0x328>
 80095ae:	46c0      	nop			; (mov r8, r8)
 80095b0:	0800daf8 	.word	0x0800daf8
 80095b4:	0800d8a8 	.word	0x0800d8a8
 80095b8:	ffefffff 	.word	0xffefffff
 80095bc:	00000433 	.word	0x00000433
 80095c0:	7ff00000 	.word	0x7ff00000
 80095c4:	7fffffff 	.word	0x7fffffff
 80095c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095ca:	1c5a      	adds	r2, r3, #1
 80095cc:	9221      	str	r2, [sp, #132]	; 0x84
 80095ce:	785b      	ldrb	r3, [r3, #1]
 80095d0:	2b30      	cmp	r3, #48	; 0x30
 80095d2:	d0f9      	beq.n	80095c8 <_strtod_l+0x2dc>
 80095d4:	2200      	movs	r2, #0
 80095d6:	9207      	str	r2, [sp, #28]
 80095d8:	001a      	movs	r2, r3
 80095da:	3a31      	subs	r2, #49	; 0x31
 80095dc:	2a08      	cmp	r2, #8
 80095de:	d81a      	bhi.n	8009616 <_strtod_l+0x32a>
 80095e0:	3b30      	subs	r3, #48	; 0x30
 80095e2:	001a      	movs	r2, r3
 80095e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095e6:	9307      	str	r3, [sp, #28]
 80095e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095ea:	1c59      	adds	r1, r3, #1
 80095ec:	9121      	str	r1, [sp, #132]	; 0x84
 80095ee:	785b      	ldrb	r3, [r3, #1]
 80095f0:	001d      	movs	r5, r3
 80095f2:	3d30      	subs	r5, #48	; 0x30
 80095f4:	2d09      	cmp	r5, #9
 80095f6:	d939      	bls.n	800966c <_strtod_l+0x380>
 80095f8:	9d07      	ldr	r5, [sp, #28]
 80095fa:	1b49      	subs	r1, r1, r5
 80095fc:	4daf      	ldr	r5, [pc, #700]	; (80098bc <_strtod_l+0x5d0>)
 80095fe:	9507      	str	r5, [sp, #28]
 8009600:	2908      	cmp	r1, #8
 8009602:	dc03      	bgt.n	800960c <_strtod_l+0x320>
 8009604:	9207      	str	r2, [sp, #28]
 8009606:	42aa      	cmp	r2, r5
 8009608:	dd00      	ble.n	800960c <_strtod_l+0x320>
 800960a:	9507      	str	r5, [sp, #28]
 800960c:	2c00      	cmp	r4, #0
 800960e:	d002      	beq.n	8009616 <_strtod_l+0x32a>
 8009610:	9a07      	ldr	r2, [sp, #28]
 8009612:	4252      	negs	r2, r2
 8009614:	9207      	str	r2, [sp, #28]
 8009616:	9a06      	ldr	r2, [sp, #24]
 8009618:	2a00      	cmp	r2, #0
 800961a:	d14b      	bne.n	80096b4 <_strtod_l+0x3c8>
 800961c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800961e:	4310      	orrs	r0, r2
 8009620:	d000      	beq.n	8009624 <_strtod_l+0x338>
 8009622:	e6aa      	b.n	800937a <_strtod_l+0x8e>
 8009624:	4662      	mov	r2, ip
 8009626:	2a00      	cmp	r2, #0
 8009628:	d000      	beq.n	800962c <_strtod_l+0x340>
 800962a:	e6c5      	b.n	80093b8 <_strtod_l+0xcc>
 800962c:	2b69      	cmp	r3, #105	; 0x69
 800962e:	d025      	beq.n	800967c <_strtod_l+0x390>
 8009630:	dc21      	bgt.n	8009676 <_strtod_l+0x38a>
 8009632:	2b49      	cmp	r3, #73	; 0x49
 8009634:	d022      	beq.n	800967c <_strtod_l+0x390>
 8009636:	2b4e      	cmp	r3, #78	; 0x4e
 8009638:	d000      	beq.n	800963c <_strtod_l+0x350>
 800963a:	e6bd      	b.n	80093b8 <_strtod_l+0xcc>
 800963c:	49a0      	ldr	r1, [pc, #640]	; (80098c0 <_strtod_l+0x5d4>)
 800963e:	a821      	add	r0, sp, #132	; 0x84
 8009640:	f001 fe9a 	bl	800b378 <__match>
 8009644:	2800      	cmp	r0, #0
 8009646:	d100      	bne.n	800964a <_strtod_l+0x35e>
 8009648:	e6b6      	b.n	80093b8 <_strtod_l+0xcc>
 800964a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	2b28      	cmp	r3, #40	; 0x28
 8009650:	d12a      	bne.n	80096a8 <_strtod_l+0x3bc>
 8009652:	499c      	ldr	r1, [pc, #624]	; (80098c4 <_strtod_l+0x5d8>)
 8009654:	aa24      	add	r2, sp, #144	; 0x90
 8009656:	a821      	add	r0, sp, #132	; 0x84
 8009658:	f001 fea2 	bl	800b3a0 <__hexnan>
 800965c:	2805      	cmp	r0, #5
 800965e:	d123      	bne.n	80096a8 <_strtod_l+0x3bc>
 8009660:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009662:	4a99      	ldr	r2, [pc, #612]	; (80098c8 <_strtod_l+0x5dc>)
 8009664:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8009666:	431a      	orrs	r2, r3
 8009668:	0017      	movs	r7, r2
 800966a:	e686      	b.n	800937a <_strtod_l+0x8e>
 800966c:	210a      	movs	r1, #10
 800966e:	434a      	muls	r2, r1
 8009670:	18d2      	adds	r2, r2, r3
 8009672:	3a30      	subs	r2, #48	; 0x30
 8009674:	e7b8      	b.n	80095e8 <_strtod_l+0x2fc>
 8009676:	2b6e      	cmp	r3, #110	; 0x6e
 8009678:	d0e0      	beq.n	800963c <_strtod_l+0x350>
 800967a:	e69d      	b.n	80093b8 <_strtod_l+0xcc>
 800967c:	4993      	ldr	r1, [pc, #588]	; (80098cc <_strtod_l+0x5e0>)
 800967e:	a821      	add	r0, sp, #132	; 0x84
 8009680:	f001 fe7a 	bl	800b378 <__match>
 8009684:	2800      	cmp	r0, #0
 8009686:	d100      	bne.n	800968a <_strtod_l+0x39e>
 8009688:	e696      	b.n	80093b8 <_strtod_l+0xcc>
 800968a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800968c:	4990      	ldr	r1, [pc, #576]	; (80098d0 <_strtod_l+0x5e4>)
 800968e:	3b01      	subs	r3, #1
 8009690:	a821      	add	r0, sp, #132	; 0x84
 8009692:	9321      	str	r3, [sp, #132]	; 0x84
 8009694:	f001 fe70 	bl	800b378 <__match>
 8009698:	2800      	cmp	r0, #0
 800969a:	d102      	bne.n	80096a2 <_strtod_l+0x3b6>
 800969c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800969e:	3301      	adds	r3, #1
 80096a0:	9321      	str	r3, [sp, #132]	; 0x84
 80096a2:	2600      	movs	r6, #0
 80096a4:	4f88      	ldr	r7, [pc, #544]	; (80098c8 <_strtod_l+0x5dc>)
 80096a6:	e668      	b.n	800937a <_strtod_l+0x8e>
 80096a8:	488a      	ldr	r0, [pc, #552]	; (80098d4 <_strtod_l+0x5e8>)
 80096aa:	f003 f993 	bl	800c9d4 <nan>
 80096ae:	0006      	movs	r6, r0
 80096b0:	000f      	movs	r7, r1
 80096b2:	e662      	b.n	800937a <_strtod_l+0x8e>
 80096b4:	9b07      	ldr	r3, [sp, #28]
 80096b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096b8:	1a9b      	subs	r3, r3, r2
 80096ba:	930a      	str	r3, [sp, #40]	; 0x28
 80096bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <_strtod_l+0x3da>
 80096c2:	9b06      	ldr	r3, [sp, #24]
 80096c4:	9309      	str	r3, [sp, #36]	; 0x24
 80096c6:	9c06      	ldr	r4, [sp, #24]
 80096c8:	2c10      	cmp	r4, #16
 80096ca:	dd00      	ble.n	80096ce <_strtod_l+0x3e2>
 80096cc:	2410      	movs	r4, #16
 80096ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80096d0:	f7f8 fd56 	bl	8002180 <__aeabi_ui2d>
 80096d4:	9b06      	ldr	r3, [sp, #24]
 80096d6:	0006      	movs	r6, r0
 80096d8:	000f      	movs	r7, r1
 80096da:	2b09      	cmp	r3, #9
 80096dc:	dd15      	ble.n	800970a <_strtod_l+0x41e>
 80096de:	0022      	movs	r2, r4
 80096e0:	4b7d      	ldr	r3, [pc, #500]	; (80098d8 <_strtod_l+0x5ec>)
 80096e2:	3a09      	subs	r2, #9
 80096e4:	00d2      	lsls	r2, r2, #3
 80096e6:	189b      	adds	r3, r3, r2
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	f7f7 fec6 	bl	800147c <__aeabi_dmul>
 80096f0:	0006      	movs	r6, r0
 80096f2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80096f4:	000f      	movs	r7, r1
 80096f6:	f7f8 fd43 	bl	8002180 <__aeabi_ui2d>
 80096fa:	0002      	movs	r2, r0
 80096fc:	000b      	movs	r3, r1
 80096fe:	0030      	movs	r0, r6
 8009700:	0039      	movs	r1, r7
 8009702:	f7f6 ff4b 	bl	800059c <__aeabi_dadd>
 8009706:	0006      	movs	r6, r0
 8009708:	000f      	movs	r7, r1
 800970a:	9b06      	ldr	r3, [sp, #24]
 800970c:	2b0f      	cmp	r3, #15
 800970e:	dc39      	bgt.n	8009784 <_strtod_l+0x498>
 8009710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009712:	2b00      	cmp	r3, #0
 8009714:	d100      	bne.n	8009718 <_strtod_l+0x42c>
 8009716:	e630      	b.n	800937a <_strtod_l+0x8e>
 8009718:	dd24      	ble.n	8009764 <_strtod_l+0x478>
 800971a:	2b16      	cmp	r3, #22
 800971c:	dc09      	bgt.n	8009732 <_strtod_l+0x446>
 800971e:	00dd      	lsls	r5, r3, #3
 8009720:	0032      	movs	r2, r6
 8009722:	003b      	movs	r3, r7
 8009724:	4c6c      	ldr	r4, [pc, #432]	; (80098d8 <_strtod_l+0x5ec>)
 8009726:	1964      	adds	r4, r4, r5
 8009728:	6820      	ldr	r0, [r4, #0]
 800972a:	6861      	ldr	r1, [r4, #4]
 800972c:	f7f7 fea6 	bl	800147c <__aeabi_dmul>
 8009730:	e7bd      	b.n	80096ae <_strtod_l+0x3c2>
 8009732:	2325      	movs	r3, #37	; 0x25
 8009734:	9a06      	ldr	r2, [sp, #24]
 8009736:	1a9b      	subs	r3, r3, r2
 8009738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800973a:	4293      	cmp	r3, r2
 800973c:	db22      	blt.n	8009784 <_strtod_l+0x498>
 800973e:	240f      	movs	r4, #15
 8009740:	9b06      	ldr	r3, [sp, #24]
 8009742:	4d65      	ldr	r5, [pc, #404]	; (80098d8 <_strtod_l+0x5ec>)
 8009744:	1ae4      	subs	r4, r4, r3
 8009746:	00e1      	lsls	r1, r4, #3
 8009748:	1869      	adds	r1, r5, r1
 800974a:	0032      	movs	r2, r6
 800974c:	6808      	ldr	r0, [r1, #0]
 800974e:	6849      	ldr	r1, [r1, #4]
 8009750:	003b      	movs	r3, r7
 8009752:	f7f7 fe93 	bl	800147c <__aeabi_dmul>
 8009756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009758:	1b1c      	subs	r4, r3, r4
 800975a:	00e4      	lsls	r4, r4, #3
 800975c:	192c      	adds	r4, r5, r4
 800975e:	6822      	ldr	r2, [r4, #0]
 8009760:	6863      	ldr	r3, [r4, #4]
 8009762:	e7e3      	b.n	800972c <_strtod_l+0x440>
 8009764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009766:	3316      	adds	r3, #22
 8009768:	db0c      	blt.n	8009784 <_strtod_l+0x498>
 800976a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800976c:	9a07      	ldr	r2, [sp, #28]
 800976e:	0030      	movs	r0, r6
 8009770:	1a9a      	subs	r2, r3, r2
 8009772:	4b59      	ldr	r3, [pc, #356]	; (80098d8 <_strtod_l+0x5ec>)
 8009774:	00d2      	lsls	r2, r2, #3
 8009776:	189b      	adds	r3, r3, r2
 8009778:	0039      	movs	r1, r7
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	f7f7 fa77 	bl	8000c70 <__aeabi_ddiv>
 8009782:	e794      	b.n	80096ae <_strtod_l+0x3c2>
 8009784:	9b06      	ldr	r3, [sp, #24]
 8009786:	1b1c      	subs	r4, r3, r4
 8009788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800978a:	18e4      	adds	r4, r4, r3
 800978c:	2c00      	cmp	r4, #0
 800978e:	dd70      	ble.n	8009872 <_strtod_l+0x586>
 8009790:	230f      	movs	r3, #15
 8009792:	0021      	movs	r1, r4
 8009794:	4019      	ands	r1, r3
 8009796:	421c      	tst	r4, r3
 8009798:	d00a      	beq.n	80097b0 <_strtod_l+0x4c4>
 800979a:	00cb      	lsls	r3, r1, #3
 800979c:	494e      	ldr	r1, [pc, #312]	; (80098d8 <_strtod_l+0x5ec>)
 800979e:	0032      	movs	r2, r6
 80097a0:	18c9      	adds	r1, r1, r3
 80097a2:	6808      	ldr	r0, [r1, #0]
 80097a4:	6849      	ldr	r1, [r1, #4]
 80097a6:	003b      	movs	r3, r7
 80097a8:	f7f7 fe68 	bl	800147c <__aeabi_dmul>
 80097ac:	0006      	movs	r6, r0
 80097ae:	000f      	movs	r7, r1
 80097b0:	230f      	movs	r3, #15
 80097b2:	439c      	bics	r4, r3
 80097b4:	d048      	beq.n	8009848 <_strtod_l+0x55c>
 80097b6:	3326      	adds	r3, #38	; 0x26
 80097b8:	33ff      	adds	r3, #255	; 0xff
 80097ba:	429c      	cmp	r4, r3
 80097bc:	dd22      	ble.n	8009804 <_strtod_l+0x518>
 80097be:	2300      	movs	r3, #0
 80097c0:	9306      	str	r3, [sp, #24]
 80097c2:	9307      	str	r3, [sp, #28]
 80097c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80097c6:	9309      	str	r3, [sp, #36]	; 0x24
 80097c8:	2322      	movs	r3, #34	; 0x22
 80097ca:	2600      	movs	r6, #0
 80097cc:	9a05      	ldr	r2, [sp, #20]
 80097ce:	4f3e      	ldr	r7, [pc, #248]	; (80098c8 <_strtod_l+0x5dc>)
 80097d0:	6013      	str	r3, [r2, #0]
 80097d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097d4:	42b3      	cmp	r3, r6
 80097d6:	d100      	bne.n	80097da <_strtod_l+0x4ee>
 80097d8:	e5cf      	b.n	800937a <_strtod_l+0x8e>
 80097da:	9922      	ldr	r1, [sp, #136]	; 0x88
 80097dc:	9805      	ldr	r0, [sp, #20]
 80097de:	f001 ff11 	bl	800b604 <_Bfree>
 80097e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097e4:	9805      	ldr	r0, [sp, #20]
 80097e6:	f001 ff0d 	bl	800b604 <_Bfree>
 80097ea:	9907      	ldr	r1, [sp, #28]
 80097ec:	9805      	ldr	r0, [sp, #20]
 80097ee:	f001 ff09 	bl	800b604 <_Bfree>
 80097f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097f4:	9805      	ldr	r0, [sp, #20]
 80097f6:	f001 ff05 	bl	800b604 <_Bfree>
 80097fa:	9906      	ldr	r1, [sp, #24]
 80097fc:	9805      	ldr	r0, [sp, #20]
 80097fe:	f001 ff01 	bl	800b604 <_Bfree>
 8009802:	e5ba      	b.n	800937a <_strtod_l+0x8e>
 8009804:	2300      	movs	r3, #0
 8009806:	0030      	movs	r0, r6
 8009808:	0039      	movs	r1, r7
 800980a:	001d      	movs	r5, r3
 800980c:	1124      	asrs	r4, r4, #4
 800980e:	2c01      	cmp	r4, #1
 8009810:	dc1d      	bgt.n	800984e <_strtod_l+0x562>
 8009812:	2b00      	cmp	r3, #0
 8009814:	d001      	beq.n	800981a <_strtod_l+0x52e>
 8009816:	0006      	movs	r6, r0
 8009818:	000f      	movs	r7, r1
 800981a:	4b30      	ldr	r3, [pc, #192]	; (80098dc <_strtod_l+0x5f0>)
 800981c:	00ed      	lsls	r5, r5, #3
 800981e:	18ff      	adds	r7, r7, r3
 8009820:	4b2f      	ldr	r3, [pc, #188]	; (80098e0 <_strtod_l+0x5f4>)
 8009822:	0032      	movs	r2, r6
 8009824:	195d      	adds	r5, r3, r5
 8009826:	6828      	ldr	r0, [r5, #0]
 8009828:	6869      	ldr	r1, [r5, #4]
 800982a:	003b      	movs	r3, r7
 800982c:	f7f7 fe26 	bl	800147c <__aeabi_dmul>
 8009830:	4b25      	ldr	r3, [pc, #148]	; (80098c8 <_strtod_l+0x5dc>)
 8009832:	4a2c      	ldr	r2, [pc, #176]	; (80098e4 <_strtod_l+0x5f8>)
 8009834:	0006      	movs	r6, r0
 8009836:	400b      	ands	r3, r1
 8009838:	4293      	cmp	r3, r2
 800983a:	d8c0      	bhi.n	80097be <_strtod_l+0x4d2>
 800983c:	4a2a      	ldr	r2, [pc, #168]	; (80098e8 <_strtod_l+0x5fc>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d913      	bls.n	800986a <_strtod_l+0x57e>
 8009842:	2601      	movs	r6, #1
 8009844:	4f29      	ldr	r7, [pc, #164]	; (80098ec <_strtod_l+0x600>)
 8009846:	4276      	negs	r6, r6
 8009848:	2300      	movs	r3, #0
 800984a:	9308      	str	r3, [sp, #32]
 800984c:	e087      	b.n	800995e <_strtod_l+0x672>
 800984e:	2201      	movs	r2, #1
 8009850:	4214      	tst	r4, r2
 8009852:	d007      	beq.n	8009864 <_strtod_l+0x578>
 8009854:	4a22      	ldr	r2, [pc, #136]	; (80098e0 <_strtod_l+0x5f4>)
 8009856:	00eb      	lsls	r3, r5, #3
 8009858:	189b      	adds	r3, r3, r2
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	f7f7 fe0d 	bl	800147c <__aeabi_dmul>
 8009862:	2301      	movs	r3, #1
 8009864:	3501      	adds	r5, #1
 8009866:	1064      	asrs	r4, r4, #1
 8009868:	e7d1      	b.n	800980e <_strtod_l+0x522>
 800986a:	23d4      	movs	r3, #212	; 0xd4
 800986c:	049b      	lsls	r3, r3, #18
 800986e:	18cf      	adds	r7, r1, r3
 8009870:	e7ea      	b.n	8009848 <_strtod_l+0x55c>
 8009872:	2c00      	cmp	r4, #0
 8009874:	d0e8      	beq.n	8009848 <_strtod_l+0x55c>
 8009876:	4264      	negs	r4, r4
 8009878:	220f      	movs	r2, #15
 800987a:	0023      	movs	r3, r4
 800987c:	4013      	ands	r3, r2
 800987e:	4214      	tst	r4, r2
 8009880:	d00a      	beq.n	8009898 <_strtod_l+0x5ac>
 8009882:	00da      	lsls	r2, r3, #3
 8009884:	4b14      	ldr	r3, [pc, #80]	; (80098d8 <_strtod_l+0x5ec>)
 8009886:	0030      	movs	r0, r6
 8009888:	189b      	adds	r3, r3, r2
 800988a:	0039      	movs	r1, r7
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	f7f7 f9ee 	bl	8000c70 <__aeabi_ddiv>
 8009894:	0006      	movs	r6, r0
 8009896:	000f      	movs	r7, r1
 8009898:	1124      	asrs	r4, r4, #4
 800989a:	d0d5      	beq.n	8009848 <_strtod_l+0x55c>
 800989c:	2c1f      	cmp	r4, #31
 800989e:	dd27      	ble.n	80098f0 <_strtod_l+0x604>
 80098a0:	2300      	movs	r3, #0
 80098a2:	9306      	str	r3, [sp, #24]
 80098a4:	9307      	str	r3, [sp, #28]
 80098a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80098a8:	9309      	str	r3, [sp, #36]	; 0x24
 80098aa:	2322      	movs	r3, #34	; 0x22
 80098ac:	9a05      	ldr	r2, [sp, #20]
 80098ae:	2600      	movs	r6, #0
 80098b0:	6013      	str	r3, [r2, #0]
 80098b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098b4:	2700      	movs	r7, #0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d18f      	bne.n	80097da <_strtod_l+0x4ee>
 80098ba:	e55e      	b.n	800937a <_strtod_l+0x8e>
 80098bc:	00004e1f 	.word	0x00004e1f
 80098c0:	0800d87d 	.word	0x0800d87d
 80098c4:	0800d8bc 	.word	0x0800d8bc
 80098c8:	7ff00000 	.word	0x7ff00000
 80098cc:	0800d875 	.word	0x0800d875
 80098d0:	0800d9fc 	.word	0x0800d9fc
 80098d4:	0800dcd3 	.word	0x0800dcd3
 80098d8:	0800db98 	.word	0x0800db98
 80098dc:	fcb00000 	.word	0xfcb00000
 80098e0:	0800db70 	.word	0x0800db70
 80098e4:	7ca00000 	.word	0x7ca00000
 80098e8:	7c900000 	.word	0x7c900000
 80098ec:	7fefffff 	.word	0x7fefffff
 80098f0:	2310      	movs	r3, #16
 80098f2:	0022      	movs	r2, r4
 80098f4:	401a      	ands	r2, r3
 80098f6:	9208      	str	r2, [sp, #32]
 80098f8:	421c      	tst	r4, r3
 80098fa:	d001      	beq.n	8009900 <_strtod_l+0x614>
 80098fc:	335a      	adds	r3, #90	; 0x5a
 80098fe:	9308      	str	r3, [sp, #32]
 8009900:	0030      	movs	r0, r6
 8009902:	0039      	movs	r1, r7
 8009904:	2300      	movs	r3, #0
 8009906:	4dca      	ldr	r5, [pc, #808]	; (8009c30 <_strtod_l+0x944>)
 8009908:	2201      	movs	r2, #1
 800990a:	4214      	tst	r4, r2
 800990c:	d004      	beq.n	8009918 <_strtod_l+0x62c>
 800990e:	682a      	ldr	r2, [r5, #0]
 8009910:	686b      	ldr	r3, [r5, #4]
 8009912:	f7f7 fdb3 	bl	800147c <__aeabi_dmul>
 8009916:	2301      	movs	r3, #1
 8009918:	1064      	asrs	r4, r4, #1
 800991a:	3508      	adds	r5, #8
 800991c:	2c00      	cmp	r4, #0
 800991e:	d1f3      	bne.n	8009908 <_strtod_l+0x61c>
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <_strtod_l+0x63c>
 8009924:	0006      	movs	r6, r0
 8009926:	000f      	movs	r7, r1
 8009928:	9b08      	ldr	r3, [sp, #32]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00f      	beq.n	800994e <_strtod_l+0x662>
 800992e:	236b      	movs	r3, #107	; 0x6b
 8009930:	0079      	lsls	r1, r7, #1
 8009932:	0d49      	lsrs	r1, r1, #21
 8009934:	003a      	movs	r2, r7
 8009936:	1a5b      	subs	r3, r3, r1
 8009938:	2b00      	cmp	r3, #0
 800993a:	dd08      	ble.n	800994e <_strtod_l+0x662>
 800993c:	2b1f      	cmp	r3, #31
 800993e:	dc00      	bgt.n	8009942 <_strtod_l+0x656>
 8009940:	e126      	b.n	8009b90 <_strtod_l+0x8a4>
 8009942:	2600      	movs	r6, #0
 8009944:	2b34      	cmp	r3, #52	; 0x34
 8009946:	dc00      	bgt.n	800994a <_strtod_l+0x65e>
 8009948:	e11b      	b.n	8009b82 <_strtod_l+0x896>
 800994a:	27dc      	movs	r7, #220	; 0xdc
 800994c:	04bf      	lsls	r7, r7, #18
 800994e:	2200      	movs	r2, #0
 8009950:	2300      	movs	r3, #0
 8009952:	0030      	movs	r0, r6
 8009954:	0039      	movs	r1, r7
 8009956:	f7f6 fd83 	bl	8000460 <__aeabi_dcmpeq>
 800995a:	2800      	cmp	r0, #0
 800995c:	d1a0      	bne.n	80098a0 <_strtod_l+0x5b4>
 800995e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009966:	9b06      	ldr	r3, [sp, #24]
 8009968:	9805      	ldr	r0, [sp, #20]
 800996a:	f001 feb3 	bl	800b6d4 <__s2b>
 800996e:	900b      	str	r0, [sp, #44]	; 0x2c
 8009970:	2800      	cmp	r0, #0
 8009972:	d100      	bne.n	8009976 <_strtod_l+0x68a>
 8009974:	e723      	b.n	80097be <_strtod_l+0x4d2>
 8009976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009978:	9907      	ldr	r1, [sp, #28]
 800997a:	17da      	asrs	r2, r3, #31
 800997c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800997e:	1a5b      	subs	r3, r3, r1
 8009980:	401a      	ands	r2, r3
 8009982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009984:	9215      	str	r2, [sp, #84]	; 0x54
 8009986:	43db      	mvns	r3, r3
 8009988:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800998a:	17db      	asrs	r3, r3, #31
 800998c:	401a      	ands	r2, r3
 800998e:	2300      	movs	r3, #0
 8009990:	921c      	str	r2, [sp, #112]	; 0x70
 8009992:	9306      	str	r3, [sp, #24]
 8009994:	9307      	str	r3, [sp, #28]
 8009996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009998:	9805      	ldr	r0, [sp, #20]
 800999a:	6859      	ldr	r1, [r3, #4]
 800999c:	f001 fdee 	bl	800b57c <_Balloc>
 80099a0:	9009      	str	r0, [sp, #36]	; 0x24
 80099a2:	2800      	cmp	r0, #0
 80099a4:	d100      	bne.n	80099a8 <_strtod_l+0x6bc>
 80099a6:	e70f      	b.n	80097c8 <_strtod_l+0x4dc>
 80099a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	310c      	adds	r1, #12
 80099b0:	1c9a      	adds	r2, r3, #2
 80099b2:	0092      	lsls	r2, r2, #2
 80099b4:	300c      	adds	r0, #12
 80099b6:	930c      	str	r3, [sp, #48]	; 0x30
 80099b8:	f001 fdd7 	bl	800b56a <memcpy>
 80099bc:	ab24      	add	r3, sp, #144	; 0x90
 80099be:	9301      	str	r3, [sp, #4]
 80099c0:	ab23      	add	r3, sp, #140	; 0x8c
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	0032      	movs	r2, r6
 80099c6:	003b      	movs	r3, r7
 80099c8:	9805      	ldr	r0, [sp, #20]
 80099ca:	960e      	str	r6, [sp, #56]	; 0x38
 80099cc:	970f      	str	r7, [sp, #60]	; 0x3c
 80099ce:	f002 f9cf 	bl	800bd70 <__d2b>
 80099d2:	9022      	str	r0, [sp, #136]	; 0x88
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d100      	bne.n	80099da <_strtod_l+0x6ee>
 80099d8:	e6f6      	b.n	80097c8 <_strtod_l+0x4dc>
 80099da:	2101      	movs	r1, #1
 80099dc:	9805      	ldr	r0, [sp, #20]
 80099de:	f001 ff0d 	bl	800b7fc <__i2b>
 80099e2:	9007      	str	r0, [sp, #28]
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d100      	bne.n	80099ea <_strtod_l+0x6fe>
 80099e8:	e6ee      	b.n	80097c8 <_strtod_l+0x4dc>
 80099ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	da00      	bge.n	80099f2 <_strtod_l+0x706>
 80099f0:	e0d3      	b.n	8009b9a <_strtod_l+0x8ae>
 80099f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80099f4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80099f6:	189d      	adds	r5, r3, r2
 80099f8:	9908      	ldr	r1, [sp, #32]
 80099fa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80099fc:	1a5b      	subs	r3, r3, r1
 80099fe:	2136      	movs	r1, #54	; 0x36
 8009a00:	189b      	adds	r3, r3, r2
 8009a02:	1a8a      	subs	r2, r1, r2
 8009a04:	498b      	ldr	r1, [pc, #556]	; (8009c34 <_strtod_l+0x948>)
 8009a06:	3b01      	subs	r3, #1
 8009a08:	2001      	movs	r0, #1
 8009a0a:	428b      	cmp	r3, r1
 8009a0c:	db00      	blt.n	8009a10 <_strtod_l+0x724>
 8009a0e:	e0cf      	b.n	8009bb0 <_strtod_l+0x8c4>
 8009a10:	1ac9      	subs	r1, r1, r3
 8009a12:	1a52      	subs	r2, r2, r1
 8009a14:	291f      	cmp	r1, #31
 8009a16:	dd00      	ble.n	8009a1a <_strtod_l+0x72e>
 8009a18:	e0c3      	b.n	8009ba2 <_strtod_l+0x8b6>
 8009a1a:	4088      	lsls	r0, r1
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	9014      	str	r0, [sp, #80]	; 0x50
 8009a20:	9312      	str	r3, [sp, #72]	; 0x48
 8009a22:	18ab      	adds	r3, r5, r2
 8009a24:	930c      	str	r3, [sp, #48]	; 0x30
 8009a26:	18a4      	adds	r4, r4, r2
 8009a28:	9b08      	ldr	r3, [sp, #32]
 8009a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a2c:	191c      	adds	r4, r3, r4
 8009a2e:	002b      	movs	r3, r5
 8009a30:	4295      	cmp	r5, r2
 8009a32:	dd00      	ble.n	8009a36 <_strtod_l+0x74a>
 8009a34:	0013      	movs	r3, r2
 8009a36:	42a3      	cmp	r3, r4
 8009a38:	dd00      	ble.n	8009a3c <_strtod_l+0x750>
 8009a3a:	0023      	movs	r3, r4
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dd04      	ble.n	8009a4a <_strtod_l+0x75e>
 8009a40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a42:	1ae4      	subs	r4, r4, r3
 8009a44:	1ad2      	subs	r2, r2, r3
 8009a46:	920c      	str	r2, [sp, #48]	; 0x30
 8009a48:	1aed      	subs	r5, r5, r3
 8009a4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	dd17      	ble.n	8009a80 <_strtod_l+0x794>
 8009a50:	001a      	movs	r2, r3
 8009a52:	9907      	ldr	r1, [sp, #28]
 8009a54:	9805      	ldr	r0, [sp, #20]
 8009a56:	f001 ff97 	bl	800b988 <__pow5mult>
 8009a5a:	9007      	str	r0, [sp, #28]
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	d100      	bne.n	8009a62 <_strtod_l+0x776>
 8009a60:	e6b2      	b.n	80097c8 <_strtod_l+0x4dc>
 8009a62:	0001      	movs	r1, r0
 8009a64:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009a66:	9805      	ldr	r0, [sp, #20]
 8009a68:	f001 fede 	bl	800b828 <__multiply>
 8009a6c:	9011      	str	r0, [sp, #68]	; 0x44
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d100      	bne.n	8009a74 <_strtod_l+0x788>
 8009a72:	e6a9      	b.n	80097c8 <_strtod_l+0x4dc>
 8009a74:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009a76:	9805      	ldr	r0, [sp, #20]
 8009a78:	f001 fdc4 	bl	800b604 <_Bfree>
 8009a7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a7e:	9322      	str	r3, [sp, #136]	; 0x88
 8009a80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd00      	ble.n	8009a88 <_strtod_l+0x79c>
 8009a86:	e096      	b.n	8009bb6 <_strtod_l+0x8ca>
 8009a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	dd08      	ble.n	8009aa0 <_strtod_l+0x7b4>
 8009a8e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009a90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a92:	9805      	ldr	r0, [sp, #20]
 8009a94:	f001 ff78 	bl	800b988 <__pow5mult>
 8009a98:	9009      	str	r0, [sp, #36]	; 0x24
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d100      	bne.n	8009aa0 <_strtod_l+0x7b4>
 8009a9e:	e693      	b.n	80097c8 <_strtod_l+0x4dc>
 8009aa0:	2c00      	cmp	r4, #0
 8009aa2:	dd08      	ble.n	8009ab6 <_strtod_l+0x7ca>
 8009aa4:	0022      	movs	r2, r4
 8009aa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009aa8:	9805      	ldr	r0, [sp, #20]
 8009aaa:	f001 ffc9 	bl	800ba40 <__lshift>
 8009aae:	9009      	str	r0, [sp, #36]	; 0x24
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d100      	bne.n	8009ab6 <_strtod_l+0x7ca>
 8009ab4:	e688      	b.n	80097c8 <_strtod_l+0x4dc>
 8009ab6:	2d00      	cmp	r5, #0
 8009ab8:	dd08      	ble.n	8009acc <_strtod_l+0x7e0>
 8009aba:	002a      	movs	r2, r5
 8009abc:	9907      	ldr	r1, [sp, #28]
 8009abe:	9805      	ldr	r0, [sp, #20]
 8009ac0:	f001 ffbe 	bl	800ba40 <__lshift>
 8009ac4:	9007      	str	r0, [sp, #28]
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	d100      	bne.n	8009acc <_strtod_l+0x7e0>
 8009aca:	e67d      	b.n	80097c8 <_strtod_l+0x4dc>
 8009acc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ace:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009ad0:	9805      	ldr	r0, [sp, #20]
 8009ad2:	f002 f841 	bl	800bb58 <__mdiff>
 8009ad6:	9006      	str	r0, [sp, #24]
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d100      	bne.n	8009ade <_strtod_l+0x7f2>
 8009adc:	e674      	b.n	80097c8 <_strtod_l+0x4dc>
 8009ade:	2200      	movs	r2, #0
 8009ae0:	68c3      	ldr	r3, [r0, #12]
 8009ae2:	9907      	ldr	r1, [sp, #28]
 8009ae4:	60c2      	str	r2, [r0, #12]
 8009ae6:	9311      	str	r3, [sp, #68]	; 0x44
 8009ae8:	f002 f81a 	bl	800bb20 <__mcmp>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	da6c      	bge.n	8009bca <_strtod_l+0x8de>
 8009af0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009af2:	4333      	orrs	r3, r6
 8009af4:	d000      	beq.n	8009af8 <_strtod_l+0x80c>
 8009af6:	e097      	b.n	8009c28 <_strtod_l+0x93c>
 8009af8:	033b      	lsls	r3, r7, #12
 8009afa:	d000      	beq.n	8009afe <_strtod_l+0x812>
 8009afc:	e094      	b.n	8009c28 <_strtod_l+0x93c>
 8009afe:	22d6      	movs	r2, #214	; 0xd6
 8009b00:	4b4d      	ldr	r3, [pc, #308]	; (8009c38 <_strtod_l+0x94c>)
 8009b02:	04d2      	lsls	r2, r2, #19
 8009b04:	403b      	ands	r3, r7
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d800      	bhi.n	8009b0c <_strtod_l+0x820>
 8009b0a:	e08d      	b.n	8009c28 <_strtod_l+0x93c>
 8009b0c:	9b06      	ldr	r3, [sp, #24]
 8009b0e:	695b      	ldr	r3, [r3, #20]
 8009b10:	930a      	str	r3, [sp, #40]	; 0x28
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d105      	bne.n	8009b22 <_strtod_l+0x836>
 8009b16:	9b06      	ldr	r3, [sp, #24]
 8009b18:	691b      	ldr	r3, [r3, #16]
 8009b1a:	930a      	str	r3, [sp, #40]	; 0x28
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	dc00      	bgt.n	8009b22 <_strtod_l+0x836>
 8009b20:	e082      	b.n	8009c28 <_strtod_l+0x93c>
 8009b22:	9906      	ldr	r1, [sp, #24]
 8009b24:	2201      	movs	r2, #1
 8009b26:	9805      	ldr	r0, [sp, #20]
 8009b28:	f001 ff8a 	bl	800ba40 <__lshift>
 8009b2c:	9907      	ldr	r1, [sp, #28]
 8009b2e:	9006      	str	r0, [sp, #24]
 8009b30:	f001 fff6 	bl	800bb20 <__mcmp>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	dd77      	ble.n	8009c28 <_strtod_l+0x93c>
 8009b38:	9908      	ldr	r1, [sp, #32]
 8009b3a:	003b      	movs	r3, r7
 8009b3c:	4a3e      	ldr	r2, [pc, #248]	; (8009c38 <_strtod_l+0x94c>)
 8009b3e:	2900      	cmp	r1, #0
 8009b40:	d100      	bne.n	8009b44 <_strtod_l+0x858>
 8009b42:	e09e      	b.n	8009c82 <_strtod_l+0x996>
 8009b44:	0011      	movs	r1, r2
 8009b46:	20d6      	movs	r0, #214	; 0xd6
 8009b48:	4039      	ands	r1, r7
 8009b4a:	04c0      	lsls	r0, r0, #19
 8009b4c:	4281      	cmp	r1, r0
 8009b4e:	dd00      	ble.n	8009b52 <_strtod_l+0x866>
 8009b50:	e097      	b.n	8009c82 <_strtod_l+0x996>
 8009b52:	23dc      	movs	r3, #220	; 0xdc
 8009b54:	049b      	lsls	r3, r3, #18
 8009b56:	4299      	cmp	r1, r3
 8009b58:	dc00      	bgt.n	8009b5c <_strtod_l+0x870>
 8009b5a:	e6a6      	b.n	80098aa <_strtod_l+0x5be>
 8009b5c:	4b37      	ldr	r3, [pc, #220]	; (8009c3c <_strtod_l+0x950>)
 8009b5e:	0030      	movs	r0, r6
 8009b60:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b62:	2300      	movs	r3, #0
 8009b64:	931a      	str	r3, [sp, #104]	; 0x68
 8009b66:	0039      	movs	r1, r7
 8009b68:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009b6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b6c:	f7f7 fc86 	bl	800147c <__aeabi_dmul>
 8009b70:	0006      	movs	r6, r0
 8009b72:	000f      	movs	r7, r1
 8009b74:	4308      	orrs	r0, r1
 8009b76:	d000      	beq.n	8009b7a <_strtod_l+0x88e>
 8009b78:	e62f      	b.n	80097da <_strtod_l+0x4ee>
 8009b7a:	2322      	movs	r3, #34	; 0x22
 8009b7c:	9a05      	ldr	r2, [sp, #20]
 8009b7e:	6013      	str	r3, [r2, #0]
 8009b80:	e62b      	b.n	80097da <_strtod_l+0x4ee>
 8009b82:	2101      	movs	r1, #1
 8009b84:	3b20      	subs	r3, #32
 8009b86:	4249      	negs	r1, r1
 8009b88:	4099      	lsls	r1, r3
 8009b8a:	400a      	ands	r2, r1
 8009b8c:	0017      	movs	r7, r2
 8009b8e:	e6de      	b.n	800994e <_strtod_l+0x662>
 8009b90:	2201      	movs	r2, #1
 8009b92:	4252      	negs	r2, r2
 8009b94:	409a      	lsls	r2, r3
 8009b96:	4016      	ands	r6, r2
 8009b98:	e6d9      	b.n	800994e <_strtod_l+0x662>
 8009b9a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009b9c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009b9e:	1ad4      	subs	r4, r2, r3
 8009ba0:	e72a      	b.n	80099f8 <_strtod_l+0x70c>
 8009ba2:	4927      	ldr	r1, [pc, #156]	; (8009c40 <_strtod_l+0x954>)
 8009ba4:	1acb      	subs	r3, r1, r3
 8009ba6:	0001      	movs	r1, r0
 8009ba8:	4099      	lsls	r1, r3
 8009baa:	9112      	str	r1, [sp, #72]	; 0x48
 8009bac:	9014      	str	r0, [sp, #80]	; 0x50
 8009bae:	e738      	b.n	8009a22 <_strtod_l+0x736>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	9312      	str	r3, [sp, #72]	; 0x48
 8009bb4:	e7fa      	b.n	8009bac <_strtod_l+0x8c0>
 8009bb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bb8:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009bba:	9805      	ldr	r0, [sp, #20]
 8009bbc:	f001 ff40 	bl	800ba40 <__lshift>
 8009bc0:	9022      	str	r0, [sp, #136]	; 0x88
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	d000      	beq.n	8009bc8 <_strtod_l+0x8dc>
 8009bc6:	e75f      	b.n	8009a88 <_strtod_l+0x79c>
 8009bc8:	e5fe      	b.n	80097c8 <_strtod_l+0x4dc>
 8009bca:	970c      	str	r7, [sp, #48]	; 0x30
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d176      	bne.n	8009cbe <_strtod_l+0x9d2>
 8009bd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009bd2:	033b      	lsls	r3, r7, #12
 8009bd4:	0b1b      	lsrs	r3, r3, #12
 8009bd6:	2a00      	cmp	r2, #0
 8009bd8:	d038      	beq.n	8009c4c <_strtod_l+0x960>
 8009bda:	4a1a      	ldr	r2, [pc, #104]	; (8009c44 <_strtod_l+0x958>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d138      	bne.n	8009c52 <_strtod_l+0x966>
 8009be0:	2201      	movs	r2, #1
 8009be2:	9b08      	ldr	r3, [sp, #32]
 8009be4:	4252      	negs	r2, r2
 8009be6:	0031      	movs	r1, r6
 8009be8:	0010      	movs	r0, r2
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00b      	beq.n	8009c06 <_strtod_l+0x91a>
 8009bee:	24d4      	movs	r4, #212	; 0xd4
 8009bf0:	4b11      	ldr	r3, [pc, #68]	; (8009c38 <_strtod_l+0x94c>)
 8009bf2:	0010      	movs	r0, r2
 8009bf4:	403b      	ands	r3, r7
 8009bf6:	04e4      	lsls	r4, r4, #19
 8009bf8:	42a3      	cmp	r3, r4
 8009bfa:	d804      	bhi.n	8009c06 <_strtod_l+0x91a>
 8009bfc:	306c      	adds	r0, #108	; 0x6c
 8009bfe:	0d1b      	lsrs	r3, r3, #20
 8009c00:	1ac3      	subs	r3, r0, r3
 8009c02:	409a      	lsls	r2, r3
 8009c04:	0010      	movs	r0, r2
 8009c06:	4281      	cmp	r1, r0
 8009c08:	d123      	bne.n	8009c52 <_strtod_l+0x966>
 8009c0a:	4b0f      	ldr	r3, [pc, #60]	; (8009c48 <_strtod_l+0x95c>)
 8009c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d102      	bne.n	8009c18 <_strtod_l+0x92c>
 8009c12:	1c4b      	adds	r3, r1, #1
 8009c14:	d100      	bne.n	8009c18 <_strtod_l+0x92c>
 8009c16:	e5d7      	b.n	80097c8 <_strtod_l+0x4dc>
 8009c18:	4b07      	ldr	r3, [pc, #28]	; (8009c38 <_strtod_l+0x94c>)
 8009c1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c1c:	2600      	movs	r6, #0
 8009c1e:	401a      	ands	r2, r3
 8009c20:	0013      	movs	r3, r2
 8009c22:	2280      	movs	r2, #128	; 0x80
 8009c24:	0352      	lsls	r2, r2, #13
 8009c26:	189f      	adds	r7, r3, r2
 8009c28:	9b08      	ldr	r3, [sp, #32]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d196      	bne.n	8009b5c <_strtod_l+0x870>
 8009c2e:	e5d4      	b.n	80097da <_strtod_l+0x4ee>
 8009c30:	0800d8d0 	.word	0x0800d8d0
 8009c34:	fffffc02 	.word	0xfffffc02
 8009c38:	7ff00000 	.word	0x7ff00000
 8009c3c:	39500000 	.word	0x39500000
 8009c40:	fffffbe2 	.word	0xfffffbe2
 8009c44:	000fffff 	.word	0x000fffff
 8009c48:	7fefffff 	.word	0x7fefffff
 8009c4c:	4333      	orrs	r3, r6
 8009c4e:	d100      	bne.n	8009c52 <_strtod_l+0x966>
 8009c50:	e772      	b.n	8009b38 <_strtod_l+0x84c>
 8009c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d01d      	beq.n	8009c94 <_strtod_l+0x9a8>
 8009c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009c5c:	4213      	tst	r3, r2
 8009c5e:	d0e3      	beq.n	8009c28 <_strtod_l+0x93c>
 8009c60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c62:	0030      	movs	r0, r6
 8009c64:	0039      	movs	r1, r7
 8009c66:	9a08      	ldr	r2, [sp, #32]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d017      	beq.n	8009c9c <_strtod_l+0x9b0>
 8009c6c:	f7ff fb26 	bl	80092bc <sulp>
 8009c70:	0002      	movs	r2, r0
 8009c72:	000b      	movs	r3, r1
 8009c74:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009c76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009c78:	f7f6 fc90 	bl	800059c <__aeabi_dadd>
 8009c7c:	0006      	movs	r6, r0
 8009c7e:	000f      	movs	r7, r1
 8009c80:	e7d2      	b.n	8009c28 <_strtod_l+0x93c>
 8009c82:	2601      	movs	r6, #1
 8009c84:	4013      	ands	r3, r2
 8009c86:	4a9b      	ldr	r2, [pc, #620]	; (8009ef4 <_strtod_l+0xc08>)
 8009c88:	4276      	negs	r6, r6
 8009c8a:	189b      	adds	r3, r3, r2
 8009c8c:	4a9a      	ldr	r2, [pc, #616]	; (8009ef8 <_strtod_l+0xc0c>)
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	0017      	movs	r7, r2
 8009c92:	e7c9      	b.n	8009c28 <_strtod_l+0x93c>
 8009c94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c96:	4233      	tst	r3, r6
 8009c98:	d0c6      	beq.n	8009c28 <_strtod_l+0x93c>
 8009c9a:	e7e1      	b.n	8009c60 <_strtod_l+0x974>
 8009c9c:	f7ff fb0e 	bl	80092bc <sulp>
 8009ca0:	0002      	movs	r2, r0
 8009ca2:	000b      	movs	r3, r1
 8009ca4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009ca6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009ca8:	f7f7 fe54 	bl	8001954 <__aeabi_dsub>
 8009cac:	2200      	movs	r2, #0
 8009cae:	2300      	movs	r3, #0
 8009cb0:	0006      	movs	r6, r0
 8009cb2:	000f      	movs	r7, r1
 8009cb4:	f7f6 fbd4 	bl	8000460 <__aeabi_dcmpeq>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0b5      	beq.n	8009c28 <_strtod_l+0x93c>
 8009cbc:	e5f5      	b.n	80098aa <_strtod_l+0x5be>
 8009cbe:	9907      	ldr	r1, [sp, #28]
 8009cc0:	9806      	ldr	r0, [sp, #24]
 8009cc2:	f002 f8b9 	bl	800be38 <__ratio>
 8009cc6:	2380      	movs	r3, #128	; 0x80
 8009cc8:	2200      	movs	r2, #0
 8009cca:	05db      	lsls	r3, r3, #23
 8009ccc:	0004      	movs	r4, r0
 8009cce:	000d      	movs	r5, r1
 8009cd0:	f7f6 fbd6 	bl	8000480 <__aeabi_dcmple>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d079      	beq.n	8009dcc <_strtod_l+0xae0>
 8009cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d04b      	beq.n	8009d76 <_strtod_l+0xa8a>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4c86      	ldr	r4, [pc, #536]	; (8009efc <_strtod_l+0xc10>)
 8009ce2:	2500      	movs	r5, #0
 8009ce4:	9312      	str	r3, [sp, #72]	; 0x48
 8009ce6:	9413      	str	r4, [sp, #76]	; 0x4c
 8009ce8:	4c84      	ldr	r4, [pc, #528]	; (8009efc <_strtod_l+0xc10>)
 8009cea:	4a85      	ldr	r2, [pc, #532]	; (8009f00 <_strtod_l+0xc14>)
 8009cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cee:	4013      	ands	r3, r2
 8009cf0:	9314      	str	r3, [sp, #80]	; 0x50
 8009cf2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cf4:	4b83      	ldr	r3, [pc, #524]	; (8009f04 <_strtod_l+0xc18>)
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d000      	beq.n	8009cfc <_strtod_l+0xa10>
 8009cfa:	e0b0      	b.n	8009e5e <_strtod_l+0xb72>
 8009cfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d00:	921a      	str	r2, [sp, #104]	; 0x68
 8009d02:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d04:	4a80      	ldr	r2, [pc, #512]	; (8009f08 <_strtod_l+0xc1c>)
 8009d06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d08:	4694      	mov	ip, r2
 8009d0a:	4463      	add	r3, ip
 8009d0c:	001f      	movs	r7, r3
 8009d0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d12:	0030      	movs	r0, r6
 8009d14:	0039      	movs	r1, r7
 8009d16:	920c      	str	r2, [sp, #48]	; 0x30
 8009d18:	930d      	str	r3, [sp, #52]	; 0x34
 8009d1a:	f001 ffb5 	bl	800bc88 <__ulp>
 8009d1e:	0002      	movs	r2, r0
 8009d20:	000b      	movs	r3, r1
 8009d22:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d24:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d26:	f7f7 fba9 	bl	800147c <__aeabi_dmul>
 8009d2a:	0032      	movs	r2, r6
 8009d2c:	003b      	movs	r3, r7
 8009d2e:	f7f6 fc35 	bl	800059c <__aeabi_dadd>
 8009d32:	4a73      	ldr	r2, [pc, #460]	; (8009f00 <_strtod_l+0xc14>)
 8009d34:	4b75      	ldr	r3, [pc, #468]	; (8009f0c <_strtod_l+0xc20>)
 8009d36:	0006      	movs	r6, r0
 8009d38:	400a      	ands	r2, r1
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d95e      	bls.n	8009dfc <_strtod_l+0xb10>
 8009d3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d40:	4a73      	ldr	r2, [pc, #460]	; (8009f10 <_strtod_l+0xc24>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d103      	bne.n	8009d4e <_strtod_l+0xa62>
 8009d46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d48:	3301      	adds	r3, #1
 8009d4a:	d100      	bne.n	8009d4e <_strtod_l+0xa62>
 8009d4c:	e53c      	b.n	80097c8 <_strtod_l+0x4dc>
 8009d4e:	2601      	movs	r6, #1
 8009d50:	4f6f      	ldr	r7, [pc, #444]	; (8009f10 <_strtod_l+0xc24>)
 8009d52:	4276      	negs	r6, r6
 8009d54:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009d56:	9805      	ldr	r0, [sp, #20]
 8009d58:	f001 fc54 	bl	800b604 <_Bfree>
 8009d5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d5e:	9805      	ldr	r0, [sp, #20]
 8009d60:	f001 fc50 	bl	800b604 <_Bfree>
 8009d64:	9907      	ldr	r1, [sp, #28]
 8009d66:	9805      	ldr	r0, [sp, #20]
 8009d68:	f001 fc4c 	bl	800b604 <_Bfree>
 8009d6c:	9906      	ldr	r1, [sp, #24]
 8009d6e:	9805      	ldr	r0, [sp, #20]
 8009d70:	f001 fc48 	bl	800b604 <_Bfree>
 8009d74:	e60f      	b.n	8009996 <_strtod_l+0x6aa>
 8009d76:	2e00      	cmp	r6, #0
 8009d78:	d11c      	bne.n	8009db4 <_strtod_l+0xac8>
 8009d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d7c:	031b      	lsls	r3, r3, #12
 8009d7e:	d11f      	bne.n	8009dc0 <_strtod_l+0xad4>
 8009d80:	2200      	movs	r2, #0
 8009d82:	0020      	movs	r0, r4
 8009d84:	0029      	movs	r1, r5
 8009d86:	4b5d      	ldr	r3, [pc, #372]	; (8009efc <_strtod_l+0xc10>)
 8009d88:	f7f6 fb70 	bl	800046c <__aeabi_dcmplt>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	d11a      	bne.n	8009dc6 <_strtod_l+0xada>
 8009d90:	0020      	movs	r0, r4
 8009d92:	0029      	movs	r1, r5
 8009d94:	2200      	movs	r2, #0
 8009d96:	4b5f      	ldr	r3, [pc, #380]	; (8009f14 <_strtod_l+0xc28>)
 8009d98:	f7f7 fb70 	bl	800147c <__aeabi_dmul>
 8009d9c:	0005      	movs	r5, r0
 8009d9e:	000c      	movs	r4, r1
 8009da0:	2380      	movs	r3, #128	; 0x80
 8009da2:	061b      	lsls	r3, r3, #24
 8009da4:	18e3      	adds	r3, r4, r3
 8009da6:	951e      	str	r5, [sp, #120]	; 0x78
 8009da8:	931f      	str	r3, [sp, #124]	; 0x7c
 8009daa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009dac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009dae:	9212      	str	r2, [sp, #72]	; 0x48
 8009db0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009db2:	e79a      	b.n	8009cea <_strtod_l+0x9fe>
 8009db4:	2e01      	cmp	r6, #1
 8009db6:	d103      	bne.n	8009dc0 <_strtod_l+0xad4>
 8009db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d100      	bne.n	8009dc0 <_strtod_l+0xad4>
 8009dbe:	e574      	b.n	80098aa <_strtod_l+0x5be>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	4c55      	ldr	r4, [pc, #340]	; (8009f18 <_strtod_l+0xc2c>)
 8009dc4:	e78d      	b.n	8009ce2 <_strtod_l+0x9f6>
 8009dc6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009dc8:	4c52      	ldr	r4, [pc, #328]	; (8009f14 <_strtod_l+0xc28>)
 8009dca:	e7e9      	b.n	8009da0 <_strtod_l+0xab4>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	0020      	movs	r0, r4
 8009dd0:	0029      	movs	r1, r5
 8009dd2:	4b50      	ldr	r3, [pc, #320]	; (8009f14 <_strtod_l+0xc28>)
 8009dd4:	f7f7 fb52 	bl	800147c <__aeabi_dmul>
 8009dd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009dda:	0005      	movs	r5, r0
 8009ddc:	000b      	movs	r3, r1
 8009dde:	000c      	movs	r4, r1
 8009de0:	2a00      	cmp	r2, #0
 8009de2:	d107      	bne.n	8009df4 <_strtod_l+0xb08>
 8009de4:	2280      	movs	r2, #128	; 0x80
 8009de6:	0612      	lsls	r2, r2, #24
 8009de8:	188b      	adds	r3, r1, r2
 8009dea:	9016      	str	r0, [sp, #88]	; 0x58
 8009dec:	9317      	str	r3, [sp, #92]	; 0x5c
 8009dee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009df0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009df2:	e7dc      	b.n	8009dae <_strtod_l+0xac2>
 8009df4:	0002      	movs	r2, r0
 8009df6:	9216      	str	r2, [sp, #88]	; 0x58
 8009df8:	9317      	str	r3, [sp, #92]	; 0x5c
 8009dfa:	e7f8      	b.n	8009dee <_strtod_l+0xb02>
 8009dfc:	23d4      	movs	r3, #212	; 0xd4
 8009dfe:	049b      	lsls	r3, r3, #18
 8009e00:	18cf      	adds	r7, r1, r3
 8009e02:	9b08      	ldr	r3, [sp, #32]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1a5      	bne.n	8009d54 <_strtod_l+0xa68>
 8009e08:	4b3d      	ldr	r3, [pc, #244]	; (8009f00 <_strtod_l+0xc14>)
 8009e0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e0c:	403b      	ands	r3, r7
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d1a0      	bne.n	8009d54 <_strtod_l+0xa68>
 8009e12:	0028      	movs	r0, r5
 8009e14:	0021      	movs	r1, r4
 8009e16:	f7f6 fb6f 	bl	80004f8 <__aeabi_d2lz>
 8009e1a:	f7f6 fba9 	bl	8000570 <__aeabi_l2d>
 8009e1e:	0002      	movs	r2, r0
 8009e20:	000b      	movs	r3, r1
 8009e22:	0028      	movs	r0, r5
 8009e24:	0021      	movs	r1, r4
 8009e26:	f7f7 fd95 	bl	8001954 <__aeabi_dsub>
 8009e2a:	033b      	lsls	r3, r7, #12
 8009e2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009e2e:	0b1b      	lsrs	r3, r3, #12
 8009e30:	4333      	orrs	r3, r6
 8009e32:	4313      	orrs	r3, r2
 8009e34:	0004      	movs	r4, r0
 8009e36:	000d      	movs	r5, r1
 8009e38:	4a38      	ldr	r2, [pc, #224]	; (8009f1c <_strtod_l+0xc30>)
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d055      	beq.n	8009eea <_strtod_l+0xbfe>
 8009e3e:	4b38      	ldr	r3, [pc, #224]	; (8009f20 <_strtod_l+0xc34>)
 8009e40:	f7f6 fb14 	bl	800046c <__aeabi_dcmplt>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d000      	beq.n	8009e4a <_strtod_l+0xb5e>
 8009e48:	e4c7      	b.n	80097da <_strtod_l+0x4ee>
 8009e4a:	0020      	movs	r0, r4
 8009e4c:	0029      	movs	r1, r5
 8009e4e:	4a35      	ldr	r2, [pc, #212]	; (8009f24 <_strtod_l+0xc38>)
 8009e50:	4b30      	ldr	r3, [pc, #192]	; (8009f14 <_strtod_l+0xc28>)
 8009e52:	f7f6 fb1f 	bl	8000494 <__aeabi_dcmpgt>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d100      	bne.n	8009e5c <_strtod_l+0xb70>
 8009e5a:	e77b      	b.n	8009d54 <_strtod_l+0xa68>
 8009e5c:	e4bd      	b.n	80097da <_strtod_l+0x4ee>
 8009e5e:	9b08      	ldr	r3, [sp, #32]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d02b      	beq.n	8009ebc <_strtod_l+0xbd0>
 8009e64:	23d4      	movs	r3, #212	; 0xd4
 8009e66:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e68:	04db      	lsls	r3, r3, #19
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d826      	bhi.n	8009ebc <_strtod_l+0xbd0>
 8009e6e:	0028      	movs	r0, r5
 8009e70:	0021      	movs	r1, r4
 8009e72:	4a2d      	ldr	r2, [pc, #180]	; (8009f28 <_strtod_l+0xc3c>)
 8009e74:	4b2d      	ldr	r3, [pc, #180]	; (8009f2c <_strtod_l+0xc40>)
 8009e76:	f7f6 fb03 	bl	8000480 <__aeabi_dcmple>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d017      	beq.n	8009eae <_strtod_l+0xbc2>
 8009e7e:	0028      	movs	r0, r5
 8009e80:	0021      	movs	r1, r4
 8009e82:	f7f6 fb1b 	bl	80004bc <__aeabi_d2uiz>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d100      	bne.n	8009e8c <_strtod_l+0xba0>
 8009e8a:	3001      	adds	r0, #1
 8009e8c:	f7f8 f978 	bl	8002180 <__aeabi_ui2d>
 8009e90:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009e92:	0005      	movs	r5, r0
 8009e94:	000b      	movs	r3, r1
 8009e96:	000c      	movs	r4, r1
 8009e98:	2a00      	cmp	r2, #0
 8009e9a:	d122      	bne.n	8009ee2 <_strtod_l+0xbf6>
 8009e9c:	2280      	movs	r2, #128	; 0x80
 8009e9e:	0612      	lsls	r2, r2, #24
 8009ea0:	188b      	adds	r3, r1, r2
 8009ea2:	9018      	str	r0, [sp, #96]	; 0x60
 8009ea4:	9319      	str	r3, [sp, #100]	; 0x64
 8009ea6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009ea8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009eaa:	9212      	str	r2, [sp, #72]	; 0x48
 8009eac:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eae:	22d6      	movs	r2, #214	; 0xd6
 8009eb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009eb2:	04d2      	lsls	r2, r2, #19
 8009eb4:	189b      	adds	r3, r3, r2
 8009eb6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009eb8:	1a9b      	subs	r3, r3, r2
 8009eba:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ebc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009ebe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009ec0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009ec2:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8009ec4:	f001 fee0 	bl	800bc88 <__ulp>
 8009ec8:	0002      	movs	r2, r0
 8009eca:	000b      	movs	r3, r1
 8009ecc:	0030      	movs	r0, r6
 8009ece:	0039      	movs	r1, r7
 8009ed0:	f7f7 fad4 	bl	800147c <__aeabi_dmul>
 8009ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ed8:	f7f6 fb60 	bl	800059c <__aeabi_dadd>
 8009edc:	0006      	movs	r6, r0
 8009ede:	000f      	movs	r7, r1
 8009ee0:	e78f      	b.n	8009e02 <_strtod_l+0xb16>
 8009ee2:	0002      	movs	r2, r0
 8009ee4:	9218      	str	r2, [sp, #96]	; 0x60
 8009ee6:	9319      	str	r3, [sp, #100]	; 0x64
 8009ee8:	e7dd      	b.n	8009ea6 <_strtod_l+0xbba>
 8009eea:	4b11      	ldr	r3, [pc, #68]	; (8009f30 <_strtod_l+0xc44>)
 8009eec:	f7f6 fabe 	bl	800046c <__aeabi_dcmplt>
 8009ef0:	e7b1      	b.n	8009e56 <_strtod_l+0xb6a>
 8009ef2:	46c0      	nop			; (mov r8, r8)
 8009ef4:	fff00000 	.word	0xfff00000
 8009ef8:	000fffff 	.word	0x000fffff
 8009efc:	3ff00000 	.word	0x3ff00000
 8009f00:	7ff00000 	.word	0x7ff00000
 8009f04:	7fe00000 	.word	0x7fe00000
 8009f08:	fcb00000 	.word	0xfcb00000
 8009f0c:	7c9fffff 	.word	0x7c9fffff
 8009f10:	7fefffff 	.word	0x7fefffff
 8009f14:	3fe00000 	.word	0x3fe00000
 8009f18:	bff00000 	.word	0xbff00000
 8009f1c:	94a03595 	.word	0x94a03595
 8009f20:	3fdfffff 	.word	0x3fdfffff
 8009f24:	35afe535 	.word	0x35afe535
 8009f28:	ffc00000 	.word	0xffc00000
 8009f2c:	41dfffff 	.word	0x41dfffff
 8009f30:	3fcfffff 	.word	0x3fcfffff

08009f34 <_strtod_r>:
 8009f34:	b510      	push	{r4, lr}
 8009f36:	4b02      	ldr	r3, [pc, #8]	; (8009f40 <_strtod_r+0xc>)
 8009f38:	f7ff f9d8 	bl	80092ec <_strtod_l>
 8009f3c:	bd10      	pop	{r4, pc}
 8009f3e:	46c0      	nop			; (mov r8, r8)
 8009f40:	20000074 	.word	0x20000074

08009f44 <_strtol_l.isra.0>:
 8009f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f46:	b087      	sub	sp, #28
 8009f48:	001e      	movs	r6, r3
 8009f4a:	9005      	str	r0, [sp, #20]
 8009f4c:	9101      	str	r1, [sp, #4]
 8009f4e:	9202      	str	r2, [sp, #8]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d045      	beq.n	8009fe0 <_strtol_l.isra.0+0x9c>
 8009f54:	0008      	movs	r0, r1
 8009f56:	2b24      	cmp	r3, #36	; 0x24
 8009f58:	d842      	bhi.n	8009fe0 <_strtol_l.isra.0+0x9c>
 8009f5a:	4b3f      	ldr	r3, [pc, #252]	; (800a058 <_strtol_l.isra.0+0x114>)
 8009f5c:	2208      	movs	r2, #8
 8009f5e:	469c      	mov	ip, r3
 8009f60:	0003      	movs	r3, r0
 8009f62:	4661      	mov	r1, ip
 8009f64:	781c      	ldrb	r4, [r3, #0]
 8009f66:	1c45      	adds	r5, r0, #1
 8009f68:	5d09      	ldrb	r1, [r1, r4]
 8009f6a:	0028      	movs	r0, r5
 8009f6c:	000f      	movs	r7, r1
 8009f6e:	4017      	ands	r7, r2
 8009f70:	4211      	tst	r1, r2
 8009f72:	d1f5      	bne.n	8009f60 <_strtol_l.isra.0+0x1c>
 8009f74:	2c2d      	cmp	r4, #45	; 0x2d
 8009f76:	d13a      	bne.n	8009fee <_strtol_l.isra.0+0xaa>
 8009f78:	2701      	movs	r7, #1
 8009f7a:	782c      	ldrb	r4, [r5, #0]
 8009f7c:	1c9d      	adds	r5, r3, #2
 8009f7e:	2e00      	cmp	r6, #0
 8009f80:	d065      	beq.n	800a04e <_strtol_l.isra.0+0x10a>
 8009f82:	2e10      	cmp	r6, #16
 8009f84:	d109      	bne.n	8009f9a <_strtol_l.isra.0+0x56>
 8009f86:	2c30      	cmp	r4, #48	; 0x30
 8009f88:	d107      	bne.n	8009f9a <_strtol_l.isra.0+0x56>
 8009f8a:	2220      	movs	r2, #32
 8009f8c:	782b      	ldrb	r3, [r5, #0]
 8009f8e:	4393      	bics	r3, r2
 8009f90:	2b58      	cmp	r3, #88	; 0x58
 8009f92:	d157      	bne.n	800a044 <_strtol_l.isra.0+0x100>
 8009f94:	2610      	movs	r6, #16
 8009f96:	786c      	ldrb	r4, [r5, #1]
 8009f98:	3502      	adds	r5, #2
 8009f9a:	4b30      	ldr	r3, [pc, #192]	; (800a05c <_strtol_l.isra.0+0x118>)
 8009f9c:	0031      	movs	r1, r6
 8009f9e:	18fb      	adds	r3, r7, r3
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	9303      	str	r3, [sp, #12]
 8009fa4:	f7f6 f95c 	bl	8000260 <__aeabi_uidivmod>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	2201      	movs	r2, #1
 8009fac:	4684      	mov	ip, r0
 8009fae:	0018      	movs	r0, r3
 8009fb0:	9104      	str	r1, [sp, #16]
 8009fb2:	4252      	negs	r2, r2
 8009fb4:	0021      	movs	r1, r4
 8009fb6:	3930      	subs	r1, #48	; 0x30
 8009fb8:	2909      	cmp	r1, #9
 8009fba:	d81d      	bhi.n	8009ff8 <_strtol_l.isra.0+0xb4>
 8009fbc:	000c      	movs	r4, r1
 8009fbe:	42a6      	cmp	r6, r4
 8009fc0:	dd28      	ble.n	800a014 <_strtol_l.isra.0+0xd0>
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	db24      	blt.n	800a010 <_strtol_l.isra.0+0xcc>
 8009fc6:	0013      	movs	r3, r2
 8009fc8:	4584      	cmp	ip, r0
 8009fca:	d306      	bcc.n	8009fda <_strtol_l.isra.0+0x96>
 8009fcc:	d102      	bne.n	8009fd4 <_strtol_l.isra.0+0x90>
 8009fce:	9904      	ldr	r1, [sp, #16]
 8009fd0:	42a1      	cmp	r1, r4
 8009fd2:	db02      	blt.n	8009fda <_strtol_l.isra.0+0x96>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	4370      	muls	r0, r6
 8009fd8:	1820      	adds	r0, r4, r0
 8009fda:	782c      	ldrb	r4, [r5, #0]
 8009fdc:	3501      	adds	r5, #1
 8009fde:	e7e9      	b.n	8009fb4 <_strtol_l.isra.0+0x70>
 8009fe0:	f7fe fa16 	bl	8008410 <__errno>
 8009fe4:	2316      	movs	r3, #22
 8009fe6:	6003      	str	r3, [r0, #0]
 8009fe8:	2000      	movs	r0, #0
 8009fea:	b007      	add	sp, #28
 8009fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fee:	2c2b      	cmp	r4, #43	; 0x2b
 8009ff0:	d1c5      	bne.n	8009f7e <_strtol_l.isra.0+0x3a>
 8009ff2:	782c      	ldrb	r4, [r5, #0]
 8009ff4:	1c9d      	adds	r5, r3, #2
 8009ff6:	e7c2      	b.n	8009f7e <_strtol_l.isra.0+0x3a>
 8009ff8:	0021      	movs	r1, r4
 8009ffa:	3941      	subs	r1, #65	; 0x41
 8009ffc:	2919      	cmp	r1, #25
 8009ffe:	d801      	bhi.n	800a004 <_strtol_l.isra.0+0xc0>
 800a000:	3c37      	subs	r4, #55	; 0x37
 800a002:	e7dc      	b.n	8009fbe <_strtol_l.isra.0+0x7a>
 800a004:	0021      	movs	r1, r4
 800a006:	3961      	subs	r1, #97	; 0x61
 800a008:	2919      	cmp	r1, #25
 800a00a:	d803      	bhi.n	800a014 <_strtol_l.isra.0+0xd0>
 800a00c:	3c57      	subs	r4, #87	; 0x57
 800a00e:	e7d6      	b.n	8009fbe <_strtol_l.isra.0+0x7a>
 800a010:	0013      	movs	r3, r2
 800a012:	e7e2      	b.n	8009fda <_strtol_l.isra.0+0x96>
 800a014:	2b00      	cmp	r3, #0
 800a016:	da09      	bge.n	800a02c <_strtol_l.isra.0+0xe8>
 800a018:	2322      	movs	r3, #34	; 0x22
 800a01a:	9a05      	ldr	r2, [sp, #20]
 800a01c:	9803      	ldr	r0, [sp, #12]
 800a01e:	6013      	str	r3, [r2, #0]
 800a020:	9b02      	ldr	r3, [sp, #8]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d0e1      	beq.n	8009fea <_strtol_l.isra.0+0xa6>
 800a026:	1e6b      	subs	r3, r5, #1
 800a028:	9301      	str	r3, [sp, #4]
 800a02a:	e007      	b.n	800a03c <_strtol_l.isra.0+0xf8>
 800a02c:	2f00      	cmp	r7, #0
 800a02e:	d000      	beq.n	800a032 <_strtol_l.isra.0+0xee>
 800a030:	4240      	negs	r0, r0
 800a032:	9a02      	ldr	r2, [sp, #8]
 800a034:	2a00      	cmp	r2, #0
 800a036:	d0d8      	beq.n	8009fea <_strtol_l.isra.0+0xa6>
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1f4      	bne.n	800a026 <_strtol_l.isra.0+0xe2>
 800a03c:	9b02      	ldr	r3, [sp, #8]
 800a03e:	9a01      	ldr	r2, [sp, #4]
 800a040:	601a      	str	r2, [r3, #0]
 800a042:	e7d2      	b.n	8009fea <_strtol_l.isra.0+0xa6>
 800a044:	2430      	movs	r4, #48	; 0x30
 800a046:	2e00      	cmp	r6, #0
 800a048:	d1a7      	bne.n	8009f9a <_strtol_l.isra.0+0x56>
 800a04a:	3608      	adds	r6, #8
 800a04c:	e7a5      	b.n	8009f9a <_strtol_l.isra.0+0x56>
 800a04e:	2c30      	cmp	r4, #48	; 0x30
 800a050:	d09b      	beq.n	8009f8a <_strtol_l.isra.0+0x46>
 800a052:	260a      	movs	r6, #10
 800a054:	e7a1      	b.n	8009f9a <_strtol_l.isra.0+0x56>
 800a056:	46c0      	nop			; (mov r8, r8)
 800a058:	0800d8f9 	.word	0x0800d8f9
 800a05c:	7fffffff 	.word	0x7fffffff

0800a060 <_strtol_r>:
 800a060:	b510      	push	{r4, lr}
 800a062:	f7ff ff6f 	bl	8009f44 <_strtol_l.isra.0>
 800a066:	bd10      	pop	{r4, pc}

0800a068 <_write_r>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	0004      	movs	r4, r0
 800a06c:	0008      	movs	r0, r1
 800a06e:	0011      	movs	r1, r2
 800a070:	001a      	movs	r2, r3
 800a072:	2300      	movs	r3, #0
 800a074:	4d05      	ldr	r5, [pc, #20]	; (800a08c <_write_r+0x24>)
 800a076:	602b      	str	r3, [r5, #0]
 800a078:	f7f9 ffc5 	bl	8004006 <_write>
 800a07c:	1c43      	adds	r3, r0, #1
 800a07e:	d103      	bne.n	800a088 <_write_r+0x20>
 800a080:	682b      	ldr	r3, [r5, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d000      	beq.n	800a088 <_write_r+0x20>
 800a086:	6023      	str	r3, [r4, #0]
 800a088:	bd70      	pop	{r4, r5, r6, pc}
 800a08a:	46c0      	nop			; (mov r8, r8)
 800a08c:	200005d0 	.word	0x200005d0

0800a090 <_close_r>:
 800a090:	2300      	movs	r3, #0
 800a092:	b570      	push	{r4, r5, r6, lr}
 800a094:	4d06      	ldr	r5, [pc, #24]	; (800a0b0 <_close_r+0x20>)
 800a096:	0004      	movs	r4, r0
 800a098:	0008      	movs	r0, r1
 800a09a:	602b      	str	r3, [r5, #0]
 800a09c:	f7f9 ffcf 	bl	800403e <_close>
 800a0a0:	1c43      	adds	r3, r0, #1
 800a0a2:	d103      	bne.n	800a0ac <_close_r+0x1c>
 800a0a4:	682b      	ldr	r3, [r5, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d000      	beq.n	800a0ac <_close_r+0x1c>
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	bd70      	pop	{r4, r5, r6, pc}
 800a0ae:	46c0      	nop			; (mov r8, r8)
 800a0b0:	200005d0 	.word	0x200005d0

0800a0b4 <quorem>:
 800a0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0b6:	0006      	movs	r6, r0
 800a0b8:	690d      	ldr	r5, [r1, #16]
 800a0ba:	6933      	ldr	r3, [r6, #16]
 800a0bc:	b087      	sub	sp, #28
 800a0be:	2000      	movs	r0, #0
 800a0c0:	9102      	str	r1, [sp, #8]
 800a0c2:	42ab      	cmp	r3, r5
 800a0c4:	db6b      	blt.n	800a19e <quorem+0xea>
 800a0c6:	000b      	movs	r3, r1
 800a0c8:	3d01      	subs	r5, #1
 800a0ca:	00ac      	lsls	r4, r5, #2
 800a0cc:	3314      	adds	r3, #20
 800a0ce:	9305      	str	r3, [sp, #20]
 800a0d0:	191b      	adds	r3, r3, r4
 800a0d2:	9303      	str	r3, [sp, #12]
 800a0d4:	0033      	movs	r3, r6
 800a0d6:	3314      	adds	r3, #20
 800a0d8:	9301      	str	r3, [sp, #4]
 800a0da:	191c      	adds	r4, r3, r4
 800a0dc:	9b03      	ldr	r3, [sp, #12]
 800a0de:	6827      	ldr	r7, [r4, #0]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	0038      	movs	r0, r7
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	0019      	movs	r1, r3
 800a0ea:	9304      	str	r3, [sp, #16]
 800a0ec:	f7f6 f832 	bl	8000154 <__udivsi3>
 800a0f0:	9b04      	ldr	r3, [sp, #16]
 800a0f2:	9000      	str	r0, [sp, #0]
 800a0f4:	429f      	cmp	r7, r3
 800a0f6:	d329      	bcc.n	800a14c <quorem+0x98>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	469c      	mov	ip, r3
 800a0fc:	9801      	ldr	r0, [sp, #4]
 800a0fe:	9f05      	ldr	r7, [sp, #20]
 800a100:	9304      	str	r3, [sp, #16]
 800a102:	cf08      	ldmia	r7!, {r3}
 800a104:	9a00      	ldr	r2, [sp, #0]
 800a106:	b299      	uxth	r1, r3
 800a108:	4351      	muls	r1, r2
 800a10a:	0c1b      	lsrs	r3, r3, #16
 800a10c:	4353      	muls	r3, r2
 800a10e:	4461      	add	r1, ip
 800a110:	0c0a      	lsrs	r2, r1, #16
 800a112:	189b      	adds	r3, r3, r2
 800a114:	0c1a      	lsrs	r2, r3, #16
 800a116:	9305      	str	r3, [sp, #20]
 800a118:	6803      	ldr	r3, [r0, #0]
 800a11a:	4694      	mov	ip, r2
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	9b04      	ldr	r3, [sp, #16]
 800a120:	b289      	uxth	r1, r1
 800a122:	18d2      	adds	r2, r2, r3
 800a124:	6803      	ldr	r3, [r0, #0]
 800a126:	1a52      	subs	r2, r2, r1
 800a128:	0c19      	lsrs	r1, r3, #16
 800a12a:	466b      	mov	r3, sp
 800a12c:	8a9b      	ldrh	r3, [r3, #20]
 800a12e:	1acb      	subs	r3, r1, r3
 800a130:	1411      	asrs	r1, r2, #16
 800a132:	185b      	adds	r3, r3, r1
 800a134:	1419      	asrs	r1, r3, #16
 800a136:	b292      	uxth	r2, r2
 800a138:	041b      	lsls	r3, r3, #16
 800a13a:	431a      	orrs	r2, r3
 800a13c:	9b03      	ldr	r3, [sp, #12]
 800a13e:	9104      	str	r1, [sp, #16]
 800a140:	c004      	stmia	r0!, {r2}
 800a142:	42bb      	cmp	r3, r7
 800a144:	d2dd      	bcs.n	800a102 <quorem+0x4e>
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d02e      	beq.n	800a1aa <quorem+0xf6>
 800a14c:	0030      	movs	r0, r6
 800a14e:	9902      	ldr	r1, [sp, #8]
 800a150:	f001 fce6 	bl	800bb20 <__mcmp>
 800a154:	2800      	cmp	r0, #0
 800a156:	db21      	blt.n	800a19c <quorem+0xe8>
 800a158:	0030      	movs	r0, r6
 800a15a:	2400      	movs	r4, #0
 800a15c:	9b00      	ldr	r3, [sp, #0]
 800a15e:	9902      	ldr	r1, [sp, #8]
 800a160:	3301      	adds	r3, #1
 800a162:	9300      	str	r3, [sp, #0]
 800a164:	3014      	adds	r0, #20
 800a166:	3114      	adds	r1, #20
 800a168:	6802      	ldr	r2, [r0, #0]
 800a16a:	c908      	ldmia	r1!, {r3}
 800a16c:	b292      	uxth	r2, r2
 800a16e:	1914      	adds	r4, r2, r4
 800a170:	b29a      	uxth	r2, r3
 800a172:	1aa2      	subs	r2, r4, r2
 800a174:	6804      	ldr	r4, [r0, #0]
 800a176:	0c1b      	lsrs	r3, r3, #16
 800a178:	0c24      	lsrs	r4, r4, #16
 800a17a:	1ae3      	subs	r3, r4, r3
 800a17c:	1414      	asrs	r4, r2, #16
 800a17e:	191b      	adds	r3, r3, r4
 800a180:	141c      	asrs	r4, r3, #16
 800a182:	b292      	uxth	r2, r2
 800a184:	041b      	lsls	r3, r3, #16
 800a186:	4313      	orrs	r3, r2
 800a188:	c008      	stmia	r0!, {r3}
 800a18a:	9b03      	ldr	r3, [sp, #12]
 800a18c:	428b      	cmp	r3, r1
 800a18e:	d2eb      	bcs.n	800a168 <quorem+0xb4>
 800a190:	9a01      	ldr	r2, [sp, #4]
 800a192:	00ab      	lsls	r3, r5, #2
 800a194:	18d3      	adds	r3, r2, r3
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	2a00      	cmp	r2, #0
 800a19a:	d010      	beq.n	800a1be <quorem+0x10a>
 800a19c:	9800      	ldr	r0, [sp, #0]
 800a19e:	b007      	add	sp, #28
 800a1a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a2:	6823      	ldr	r3, [r4, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d104      	bne.n	800a1b2 <quorem+0xfe>
 800a1a8:	3d01      	subs	r5, #1
 800a1aa:	9b01      	ldr	r3, [sp, #4]
 800a1ac:	3c04      	subs	r4, #4
 800a1ae:	42a3      	cmp	r3, r4
 800a1b0:	d3f7      	bcc.n	800a1a2 <quorem+0xee>
 800a1b2:	6135      	str	r5, [r6, #16]
 800a1b4:	e7ca      	b.n	800a14c <quorem+0x98>
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	2a00      	cmp	r2, #0
 800a1ba:	d104      	bne.n	800a1c6 <quorem+0x112>
 800a1bc:	3d01      	subs	r5, #1
 800a1be:	9a01      	ldr	r2, [sp, #4]
 800a1c0:	3b04      	subs	r3, #4
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d3f7      	bcc.n	800a1b6 <quorem+0x102>
 800a1c6:	6135      	str	r5, [r6, #16]
 800a1c8:	e7e8      	b.n	800a19c <quorem+0xe8>
	...

0800a1cc <_dtoa_r>:
 800a1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1ce:	b09d      	sub	sp, #116	; 0x74
 800a1d0:	9202      	str	r2, [sp, #8]
 800a1d2:	9303      	str	r3, [sp, #12]
 800a1d4:	9b02      	ldr	r3, [sp, #8]
 800a1d6:	9c03      	ldr	r4, [sp, #12]
 800a1d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a1da:	940b      	str	r4, [sp, #44]	; 0x2c
 800a1dc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a1de:	0007      	movs	r7, r0
 800a1e0:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a1e2:	2c00      	cmp	r4, #0
 800a1e4:	d10e      	bne.n	800a204 <_dtoa_r+0x38>
 800a1e6:	2010      	movs	r0, #16
 800a1e8:	f001 f998 	bl	800b51c <malloc>
 800a1ec:	1e02      	subs	r2, r0, #0
 800a1ee:	6278      	str	r0, [r7, #36]	; 0x24
 800a1f0:	d104      	bne.n	800a1fc <_dtoa_r+0x30>
 800a1f2:	21ea      	movs	r1, #234	; 0xea
 800a1f4:	4bc0      	ldr	r3, [pc, #768]	; (800a4f8 <_dtoa_r+0x32c>)
 800a1f6:	48c1      	ldr	r0, [pc, #772]	; (800a4fc <_dtoa_r+0x330>)
 800a1f8:	f002 fd2e 	bl	800cc58 <__assert_func>
 800a1fc:	6044      	str	r4, [r0, #4]
 800a1fe:	6084      	str	r4, [r0, #8]
 800a200:	6004      	str	r4, [r0, #0]
 800a202:	60c4      	str	r4, [r0, #12]
 800a204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a206:	6819      	ldr	r1, [r3, #0]
 800a208:	2900      	cmp	r1, #0
 800a20a:	d00a      	beq.n	800a222 <_dtoa_r+0x56>
 800a20c:	685a      	ldr	r2, [r3, #4]
 800a20e:	2301      	movs	r3, #1
 800a210:	4093      	lsls	r3, r2
 800a212:	604a      	str	r2, [r1, #4]
 800a214:	608b      	str	r3, [r1, #8]
 800a216:	0038      	movs	r0, r7
 800a218:	f001 f9f4 	bl	800b604 <_Bfree>
 800a21c:	2200      	movs	r2, #0
 800a21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a220:	601a      	str	r2, [r3, #0]
 800a222:	9b03      	ldr	r3, [sp, #12]
 800a224:	2b00      	cmp	r3, #0
 800a226:	da21      	bge.n	800a26c <_dtoa_r+0xa0>
 800a228:	2301      	movs	r3, #1
 800a22a:	602b      	str	r3, [r5, #0]
 800a22c:	9b03      	ldr	r3, [sp, #12]
 800a22e:	005b      	lsls	r3, r3, #1
 800a230:	085b      	lsrs	r3, r3, #1
 800a232:	930b      	str	r3, [sp, #44]	; 0x2c
 800a234:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a236:	4bb2      	ldr	r3, [pc, #712]	; (800a500 <_dtoa_r+0x334>)
 800a238:	002a      	movs	r2, r5
 800a23a:	9318      	str	r3, [sp, #96]	; 0x60
 800a23c:	401a      	ands	r2, r3
 800a23e:	429a      	cmp	r2, r3
 800a240:	d117      	bne.n	800a272 <_dtoa_r+0xa6>
 800a242:	4bb0      	ldr	r3, [pc, #704]	; (800a504 <_dtoa_r+0x338>)
 800a244:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a246:	0328      	lsls	r0, r5, #12
 800a248:	6013      	str	r3, [r2, #0]
 800a24a:	9b02      	ldr	r3, [sp, #8]
 800a24c:	0b00      	lsrs	r0, r0, #12
 800a24e:	4318      	orrs	r0, r3
 800a250:	d101      	bne.n	800a256 <_dtoa_r+0x8a>
 800a252:	f000 fdc3 	bl	800addc <_dtoa_r+0xc10>
 800a256:	48ac      	ldr	r0, [pc, #688]	; (800a508 <_dtoa_r+0x33c>)
 800a258:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a25a:	9005      	str	r0, [sp, #20]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d002      	beq.n	800a266 <_dtoa_r+0x9a>
 800a260:	4baa      	ldr	r3, [pc, #680]	; (800a50c <_dtoa_r+0x340>)
 800a262:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a264:	6013      	str	r3, [r2, #0]
 800a266:	9805      	ldr	r0, [sp, #20]
 800a268:	b01d      	add	sp, #116	; 0x74
 800a26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26c:	2300      	movs	r3, #0
 800a26e:	602b      	str	r3, [r5, #0]
 800a270:	e7e0      	b.n	800a234 <_dtoa_r+0x68>
 800a272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a274:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a276:	9312      	str	r3, [sp, #72]	; 0x48
 800a278:	9413      	str	r4, [sp, #76]	; 0x4c
 800a27a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a27c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a27e:	2200      	movs	r2, #0
 800a280:	2300      	movs	r3, #0
 800a282:	f7f6 f8ed 	bl	8000460 <__aeabi_dcmpeq>
 800a286:	1e04      	subs	r4, r0, #0
 800a288:	d00b      	beq.n	800a2a2 <_dtoa_r+0xd6>
 800a28a:	2301      	movs	r3, #1
 800a28c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a28e:	6013      	str	r3, [r2, #0]
 800a290:	4b9f      	ldr	r3, [pc, #636]	; (800a510 <_dtoa_r+0x344>)
 800a292:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a294:	9305      	str	r3, [sp, #20]
 800a296:	2a00      	cmp	r2, #0
 800a298:	d0e5      	beq.n	800a266 <_dtoa_r+0x9a>
 800a29a:	4a9e      	ldr	r2, [pc, #632]	; (800a514 <_dtoa_r+0x348>)
 800a29c:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a29e:	600a      	str	r2, [r1, #0]
 800a2a0:	e7e1      	b.n	800a266 <_dtoa_r+0x9a>
 800a2a2:	ab1a      	add	r3, sp, #104	; 0x68
 800a2a4:	9301      	str	r3, [sp, #4]
 800a2a6:	ab1b      	add	r3, sp, #108	; 0x6c
 800a2a8:	9300      	str	r3, [sp, #0]
 800a2aa:	0038      	movs	r0, r7
 800a2ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a2ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2b0:	f001 fd5e 	bl	800bd70 <__d2b>
 800a2b4:	006e      	lsls	r6, r5, #1
 800a2b6:	9004      	str	r0, [sp, #16]
 800a2b8:	0d76      	lsrs	r6, r6, #21
 800a2ba:	d100      	bne.n	800a2be <_dtoa_r+0xf2>
 800a2bc:	e07c      	b.n	800a3b8 <_dtoa_r+0x1ec>
 800a2be:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a2c0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a2c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2c4:	4a94      	ldr	r2, [pc, #592]	; (800a518 <_dtoa_r+0x34c>)
 800a2c6:	031b      	lsls	r3, r3, #12
 800a2c8:	0b1b      	lsrs	r3, r3, #12
 800a2ca:	431a      	orrs	r2, r3
 800a2cc:	0011      	movs	r1, r2
 800a2ce:	4b93      	ldr	r3, [pc, #588]	; (800a51c <_dtoa_r+0x350>)
 800a2d0:	9416      	str	r4, [sp, #88]	; 0x58
 800a2d2:	18f6      	adds	r6, r6, r3
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	4b92      	ldr	r3, [pc, #584]	; (800a520 <_dtoa_r+0x354>)
 800a2d8:	f7f7 fb3c 	bl	8001954 <__aeabi_dsub>
 800a2dc:	4a91      	ldr	r2, [pc, #580]	; (800a524 <_dtoa_r+0x358>)
 800a2de:	4b92      	ldr	r3, [pc, #584]	; (800a528 <_dtoa_r+0x35c>)
 800a2e0:	f7f7 f8cc 	bl	800147c <__aeabi_dmul>
 800a2e4:	4a91      	ldr	r2, [pc, #580]	; (800a52c <_dtoa_r+0x360>)
 800a2e6:	4b92      	ldr	r3, [pc, #584]	; (800a530 <_dtoa_r+0x364>)
 800a2e8:	f7f6 f958 	bl	800059c <__aeabi_dadd>
 800a2ec:	0004      	movs	r4, r0
 800a2ee:	0030      	movs	r0, r6
 800a2f0:	000d      	movs	r5, r1
 800a2f2:	f7f7 ff15 	bl	8002120 <__aeabi_i2d>
 800a2f6:	4a8f      	ldr	r2, [pc, #572]	; (800a534 <_dtoa_r+0x368>)
 800a2f8:	4b8f      	ldr	r3, [pc, #572]	; (800a538 <_dtoa_r+0x36c>)
 800a2fa:	f7f7 f8bf 	bl	800147c <__aeabi_dmul>
 800a2fe:	0002      	movs	r2, r0
 800a300:	000b      	movs	r3, r1
 800a302:	0020      	movs	r0, r4
 800a304:	0029      	movs	r1, r5
 800a306:	f7f6 f949 	bl	800059c <__aeabi_dadd>
 800a30a:	0004      	movs	r4, r0
 800a30c:	000d      	movs	r5, r1
 800a30e:	f7f7 fed1 	bl	80020b4 <__aeabi_d2iz>
 800a312:	2200      	movs	r2, #0
 800a314:	9002      	str	r0, [sp, #8]
 800a316:	2300      	movs	r3, #0
 800a318:	0020      	movs	r0, r4
 800a31a:	0029      	movs	r1, r5
 800a31c:	f7f6 f8a6 	bl	800046c <__aeabi_dcmplt>
 800a320:	2800      	cmp	r0, #0
 800a322:	d00b      	beq.n	800a33c <_dtoa_r+0x170>
 800a324:	9802      	ldr	r0, [sp, #8]
 800a326:	f7f7 fefb 	bl	8002120 <__aeabi_i2d>
 800a32a:	002b      	movs	r3, r5
 800a32c:	0022      	movs	r2, r4
 800a32e:	f7f6 f897 	bl	8000460 <__aeabi_dcmpeq>
 800a332:	4243      	negs	r3, r0
 800a334:	4158      	adcs	r0, r3
 800a336:	9b02      	ldr	r3, [sp, #8]
 800a338:	1a1b      	subs	r3, r3, r0
 800a33a:	9302      	str	r3, [sp, #8]
 800a33c:	2301      	movs	r3, #1
 800a33e:	9315      	str	r3, [sp, #84]	; 0x54
 800a340:	9b02      	ldr	r3, [sp, #8]
 800a342:	2b16      	cmp	r3, #22
 800a344:	d80f      	bhi.n	800a366 <_dtoa_r+0x19a>
 800a346:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a348:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a34a:	00da      	lsls	r2, r3, #3
 800a34c:	4b7b      	ldr	r3, [pc, #492]	; (800a53c <_dtoa_r+0x370>)
 800a34e:	189b      	adds	r3, r3, r2
 800a350:	681a      	ldr	r2, [r3, #0]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	f7f6 f88a 	bl	800046c <__aeabi_dcmplt>
 800a358:	2800      	cmp	r0, #0
 800a35a:	d049      	beq.n	800a3f0 <_dtoa_r+0x224>
 800a35c:	9b02      	ldr	r3, [sp, #8]
 800a35e:	3b01      	subs	r3, #1
 800a360:	9302      	str	r3, [sp, #8]
 800a362:	2300      	movs	r3, #0
 800a364:	9315      	str	r3, [sp, #84]	; 0x54
 800a366:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a368:	1b9e      	subs	r6, r3, r6
 800a36a:	2300      	movs	r3, #0
 800a36c:	9308      	str	r3, [sp, #32]
 800a36e:	0033      	movs	r3, r6
 800a370:	3b01      	subs	r3, #1
 800a372:	930d      	str	r3, [sp, #52]	; 0x34
 800a374:	d504      	bpl.n	800a380 <_dtoa_r+0x1b4>
 800a376:	2301      	movs	r3, #1
 800a378:	1b9b      	subs	r3, r3, r6
 800a37a:	9308      	str	r3, [sp, #32]
 800a37c:	2300      	movs	r3, #0
 800a37e:	930d      	str	r3, [sp, #52]	; 0x34
 800a380:	9b02      	ldr	r3, [sp, #8]
 800a382:	2b00      	cmp	r3, #0
 800a384:	db36      	blt.n	800a3f4 <_dtoa_r+0x228>
 800a386:	9a02      	ldr	r2, [sp, #8]
 800a388:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a38a:	4694      	mov	ip, r2
 800a38c:	4463      	add	r3, ip
 800a38e:	930d      	str	r3, [sp, #52]	; 0x34
 800a390:	2300      	movs	r3, #0
 800a392:	9214      	str	r2, [sp, #80]	; 0x50
 800a394:	930e      	str	r3, [sp, #56]	; 0x38
 800a396:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a398:	2401      	movs	r4, #1
 800a39a:	2b09      	cmp	r3, #9
 800a39c:	d862      	bhi.n	800a464 <_dtoa_r+0x298>
 800a39e:	2b05      	cmp	r3, #5
 800a3a0:	dd02      	ble.n	800a3a8 <_dtoa_r+0x1dc>
 800a3a2:	2400      	movs	r4, #0
 800a3a4:	3b04      	subs	r3, #4
 800a3a6:	9322      	str	r3, [sp, #136]	; 0x88
 800a3a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a3aa:	1e98      	subs	r0, r3, #2
 800a3ac:	2803      	cmp	r0, #3
 800a3ae:	d862      	bhi.n	800a476 <_dtoa_r+0x2aa>
 800a3b0:	f7f5 febc 	bl	800012c <__gnu_thumb1_case_uqi>
 800a3b4:	56343629 	.word	0x56343629
 800a3b8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a3ba:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a3bc:	189e      	adds	r6, r3, r2
 800a3be:	4b60      	ldr	r3, [pc, #384]	; (800a540 <_dtoa_r+0x374>)
 800a3c0:	18f2      	adds	r2, r6, r3
 800a3c2:	2a20      	cmp	r2, #32
 800a3c4:	dd0f      	ble.n	800a3e6 <_dtoa_r+0x21a>
 800a3c6:	2340      	movs	r3, #64	; 0x40
 800a3c8:	1a9b      	subs	r3, r3, r2
 800a3ca:	409d      	lsls	r5, r3
 800a3cc:	4b5d      	ldr	r3, [pc, #372]	; (800a544 <_dtoa_r+0x378>)
 800a3ce:	9802      	ldr	r0, [sp, #8]
 800a3d0:	18f3      	adds	r3, r6, r3
 800a3d2:	40d8      	lsrs	r0, r3
 800a3d4:	4328      	orrs	r0, r5
 800a3d6:	f7f7 fed3 	bl	8002180 <__aeabi_ui2d>
 800a3da:	2301      	movs	r3, #1
 800a3dc:	4c5a      	ldr	r4, [pc, #360]	; (800a548 <_dtoa_r+0x37c>)
 800a3de:	3e01      	subs	r6, #1
 800a3e0:	1909      	adds	r1, r1, r4
 800a3e2:	9316      	str	r3, [sp, #88]	; 0x58
 800a3e4:	e776      	b.n	800a2d4 <_dtoa_r+0x108>
 800a3e6:	2320      	movs	r3, #32
 800a3e8:	9802      	ldr	r0, [sp, #8]
 800a3ea:	1a9b      	subs	r3, r3, r2
 800a3ec:	4098      	lsls	r0, r3
 800a3ee:	e7f2      	b.n	800a3d6 <_dtoa_r+0x20a>
 800a3f0:	9015      	str	r0, [sp, #84]	; 0x54
 800a3f2:	e7b8      	b.n	800a366 <_dtoa_r+0x19a>
 800a3f4:	9b08      	ldr	r3, [sp, #32]
 800a3f6:	9a02      	ldr	r2, [sp, #8]
 800a3f8:	1a9b      	subs	r3, r3, r2
 800a3fa:	9308      	str	r3, [sp, #32]
 800a3fc:	4253      	negs	r3, r2
 800a3fe:	930e      	str	r3, [sp, #56]	; 0x38
 800a400:	2300      	movs	r3, #0
 800a402:	9314      	str	r3, [sp, #80]	; 0x50
 800a404:	e7c7      	b.n	800a396 <_dtoa_r+0x1ca>
 800a406:	2300      	movs	r3, #0
 800a408:	930f      	str	r3, [sp, #60]	; 0x3c
 800a40a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	dc36      	bgt.n	800a47e <_dtoa_r+0x2b2>
 800a410:	2301      	movs	r3, #1
 800a412:	001a      	movs	r2, r3
 800a414:	930c      	str	r3, [sp, #48]	; 0x30
 800a416:	9306      	str	r3, [sp, #24]
 800a418:	9223      	str	r2, [sp, #140]	; 0x8c
 800a41a:	e00d      	b.n	800a438 <_dtoa_r+0x26c>
 800a41c:	2301      	movs	r3, #1
 800a41e:	e7f3      	b.n	800a408 <_dtoa_r+0x23c>
 800a420:	2300      	movs	r3, #0
 800a422:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a424:	930f      	str	r3, [sp, #60]	; 0x3c
 800a426:	4694      	mov	ip, r2
 800a428:	9b02      	ldr	r3, [sp, #8]
 800a42a:	4463      	add	r3, ip
 800a42c:	930c      	str	r3, [sp, #48]	; 0x30
 800a42e:	3301      	adds	r3, #1
 800a430:	9306      	str	r3, [sp, #24]
 800a432:	2b00      	cmp	r3, #0
 800a434:	dc00      	bgt.n	800a438 <_dtoa_r+0x26c>
 800a436:	2301      	movs	r3, #1
 800a438:	2200      	movs	r2, #0
 800a43a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a43c:	6042      	str	r2, [r0, #4]
 800a43e:	3204      	adds	r2, #4
 800a440:	0015      	movs	r5, r2
 800a442:	3514      	adds	r5, #20
 800a444:	6841      	ldr	r1, [r0, #4]
 800a446:	429d      	cmp	r5, r3
 800a448:	d91d      	bls.n	800a486 <_dtoa_r+0x2ba>
 800a44a:	0038      	movs	r0, r7
 800a44c:	f001 f896 	bl	800b57c <_Balloc>
 800a450:	9005      	str	r0, [sp, #20]
 800a452:	2800      	cmp	r0, #0
 800a454:	d11b      	bne.n	800a48e <_dtoa_r+0x2c2>
 800a456:	21d5      	movs	r1, #213	; 0xd5
 800a458:	0002      	movs	r2, r0
 800a45a:	4b3c      	ldr	r3, [pc, #240]	; (800a54c <_dtoa_r+0x380>)
 800a45c:	0049      	lsls	r1, r1, #1
 800a45e:	e6ca      	b.n	800a1f6 <_dtoa_r+0x2a>
 800a460:	2301      	movs	r3, #1
 800a462:	e7de      	b.n	800a422 <_dtoa_r+0x256>
 800a464:	2300      	movs	r3, #0
 800a466:	940f      	str	r4, [sp, #60]	; 0x3c
 800a468:	9322      	str	r3, [sp, #136]	; 0x88
 800a46a:	3b01      	subs	r3, #1
 800a46c:	930c      	str	r3, [sp, #48]	; 0x30
 800a46e:	9306      	str	r3, [sp, #24]
 800a470:	2200      	movs	r2, #0
 800a472:	3313      	adds	r3, #19
 800a474:	e7d0      	b.n	800a418 <_dtoa_r+0x24c>
 800a476:	2301      	movs	r3, #1
 800a478:	930f      	str	r3, [sp, #60]	; 0x3c
 800a47a:	3b02      	subs	r3, #2
 800a47c:	e7f6      	b.n	800a46c <_dtoa_r+0x2a0>
 800a47e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a480:	930c      	str	r3, [sp, #48]	; 0x30
 800a482:	9306      	str	r3, [sp, #24]
 800a484:	e7d8      	b.n	800a438 <_dtoa_r+0x26c>
 800a486:	3101      	adds	r1, #1
 800a488:	6041      	str	r1, [r0, #4]
 800a48a:	0052      	lsls	r2, r2, #1
 800a48c:	e7d8      	b.n	800a440 <_dtoa_r+0x274>
 800a48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a490:	9a05      	ldr	r2, [sp, #20]
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	9b06      	ldr	r3, [sp, #24]
 800a496:	2b0e      	cmp	r3, #14
 800a498:	d900      	bls.n	800a49c <_dtoa_r+0x2d0>
 800a49a:	e0eb      	b.n	800a674 <_dtoa_r+0x4a8>
 800a49c:	2c00      	cmp	r4, #0
 800a49e:	d100      	bne.n	800a4a2 <_dtoa_r+0x2d6>
 800a4a0:	e0e8      	b.n	800a674 <_dtoa_r+0x4a8>
 800a4a2:	9b02      	ldr	r3, [sp, #8]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	dd68      	ble.n	800a57a <_dtoa_r+0x3ae>
 800a4a8:	001a      	movs	r2, r3
 800a4aa:	210f      	movs	r1, #15
 800a4ac:	4b23      	ldr	r3, [pc, #140]	; (800a53c <_dtoa_r+0x370>)
 800a4ae:	400a      	ands	r2, r1
 800a4b0:	00d2      	lsls	r2, r2, #3
 800a4b2:	189b      	adds	r3, r3, r2
 800a4b4:	681d      	ldr	r5, [r3, #0]
 800a4b6:	685e      	ldr	r6, [r3, #4]
 800a4b8:	9b02      	ldr	r3, [sp, #8]
 800a4ba:	111c      	asrs	r4, r3, #4
 800a4bc:	2302      	movs	r3, #2
 800a4be:	9310      	str	r3, [sp, #64]	; 0x40
 800a4c0:	9b02      	ldr	r3, [sp, #8]
 800a4c2:	05db      	lsls	r3, r3, #23
 800a4c4:	d50b      	bpl.n	800a4de <_dtoa_r+0x312>
 800a4c6:	4b22      	ldr	r3, [pc, #136]	; (800a550 <_dtoa_r+0x384>)
 800a4c8:	400c      	ands	r4, r1
 800a4ca:	6a1a      	ldr	r2, [r3, #32]
 800a4cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ce:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a4d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a4d2:	f7f6 fbcd 	bl	8000c70 <__aeabi_ddiv>
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	900a      	str	r0, [sp, #40]	; 0x28
 800a4da:	910b      	str	r1, [sp, #44]	; 0x2c
 800a4dc:	9310      	str	r3, [sp, #64]	; 0x40
 800a4de:	4b1c      	ldr	r3, [pc, #112]	; (800a550 <_dtoa_r+0x384>)
 800a4e0:	9307      	str	r3, [sp, #28]
 800a4e2:	2c00      	cmp	r4, #0
 800a4e4:	d136      	bne.n	800a554 <_dtoa_r+0x388>
 800a4e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4ea:	002a      	movs	r2, r5
 800a4ec:	0033      	movs	r3, r6
 800a4ee:	f7f6 fbbf 	bl	8000c70 <__aeabi_ddiv>
 800a4f2:	900a      	str	r0, [sp, #40]	; 0x28
 800a4f4:	910b      	str	r1, [sp, #44]	; 0x2c
 800a4f6:	e05c      	b.n	800a5b2 <_dtoa_r+0x3e6>
 800a4f8:	0800da06 	.word	0x0800da06
 800a4fc:	0800da1d 	.word	0x0800da1d
 800a500:	7ff00000 	.word	0x7ff00000
 800a504:	0000270f 	.word	0x0000270f
 800a508:	0800da02 	.word	0x0800da02
 800a50c:	0800da05 	.word	0x0800da05
 800a510:	0800dc81 	.word	0x0800dc81
 800a514:	0800dc82 	.word	0x0800dc82
 800a518:	3ff00000 	.word	0x3ff00000
 800a51c:	fffffc01 	.word	0xfffffc01
 800a520:	3ff80000 	.word	0x3ff80000
 800a524:	636f4361 	.word	0x636f4361
 800a528:	3fd287a7 	.word	0x3fd287a7
 800a52c:	8b60c8b3 	.word	0x8b60c8b3
 800a530:	3fc68a28 	.word	0x3fc68a28
 800a534:	509f79fb 	.word	0x509f79fb
 800a538:	3fd34413 	.word	0x3fd34413
 800a53c:	0800db98 	.word	0x0800db98
 800a540:	00000432 	.word	0x00000432
 800a544:	00000412 	.word	0x00000412
 800a548:	fe100000 	.word	0xfe100000
 800a54c:	0800da7c 	.word	0x0800da7c
 800a550:	0800db70 	.word	0x0800db70
 800a554:	2301      	movs	r3, #1
 800a556:	421c      	tst	r4, r3
 800a558:	d00b      	beq.n	800a572 <_dtoa_r+0x3a6>
 800a55a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a55c:	0028      	movs	r0, r5
 800a55e:	3301      	adds	r3, #1
 800a560:	9310      	str	r3, [sp, #64]	; 0x40
 800a562:	9b07      	ldr	r3, [sp, #28]
 800a564:	0031      	movs	r1, r6
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f7f6 ff87 	bl	800147c <__aeabi_dmul>
 800a56e:	0005      	movs	r5, r0
 800a570:	000e      	movs	r6, r1
 800a572:	9b07      	ldr	r3, [sp, #28]
 800a574:	1064      	asrs	r4, r4, #1
 800a576:	3308      	adds	r3, #8
 800a578:	e7b2      	b.n	800a4e0 <_dtoa_r+0x314>
 800a57a:	2302      	movs	r3, #2
 800a57c:	9310      	str	r3, [sp, #64]	; 0x40
 800a57e:	9b02      	ldr	r3, [sp, #8]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d016      	beq.n	800a5b2 <_dtoa_r+0x3e6>
 800a584:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a586:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a588:	425c      	negs	r4, r3
 800a58a:	230f      	movs	r3, #15
 800a58c:	4ab5      	ldr	r2, [pc, #724]	; (800a864 <_dtoa_r+0x698>)
 800a58e:	4023      	ands	r3, r4
 800a590:	00db      	lsls	r3, r3, #3
 800a592:	18d3      	adds	r3, r2, r3
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	f7f6 ff70 	bl	800147c <__aeabi_dmul>
 800a59c:	2601      	movs	r6, #1
 800a59e:	2300      	movs	r3, #0
 800a5a0:	900a      	str	r0, [sp, #40]	; 0x28
 800a5a2:	910b      	str	r1, [sp, #44]	; 0x2c
 800a5a4:	4db0      	ldr	r5, [pc, #704]	; (800a868 <_dtoa_r+0x69c>)
 800a5a6:	1124      	asrs	r4, r4, #4
 800a5a8:	2c00      	cmp	r4, #0
 800a5aa:	d000      	beq.n	800a5ae <_dtoa_r+0x3e2>
 800a5ac:	e094      	b.n	800a6d8 <_dtoa_r+0x50c>
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d19f      	bne.n	800a4f2 <_dtoa_r+0x326>
 800a5b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d100      	bne.n	800a5ba <_dtoa_r+0x3ee>
 800a5b8:	e09b      	b.n	800a6f2 <_dtoa_r+0x526>
 800a5ba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a5bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a5be:	2200      	movs	r2, #0
 800a5c0:	0020      	movs	r0, r4
 800a5c2:	0029      	movs	r1, r5
 800a5c4:	4ba9      	ldr	r3, [pc, #676]	; (800a86c <_dtoa_r+0x6a0>)
 800a5c6:	f7f5 ff51 	bl	800046c <__aeabi_dcmplt>
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	d100      	bne.n	800a5d0 <_dtoa_r+0x404>
 800a5ce:	e090      	b.n	800a6f2 <_dtoa_r+0x526>
 800a5d0:	9b06      	ldr	r3, [sp, #24]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d100      	bne.n	800a5d8 <_dtoa_r+0x40c>
 800a5d6:	e08c      	b.n	800a6f2 <_dtoa_r+0x526>
 800a5d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	dd46      	ble.n	800a66c <_dtoa_r+0x4a0>
 800a5de:	9b02      	ldr	r3, [sp, #8]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	0020      	movs	r0, r4
 800a5e4:	0029      	movs	r1, r5
 800a5e6:	1e5e      	subs	r6, r3, #1
 800a5e8:	4ba1      	ldr	r3, [pc, #644]	; (800a870 <_dtoa_r+0x6a4>)
 800a5ea:	f7f6 ff47 	bl	800147c <__aeabi_dmul>
 800a5ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5f0:	900a      	str	r0, [sp, #40]	; 0x28
 800a5f2:	910b      	str	r1, [sp, #44]	; 0x2c
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	9310      	str	r3, [sp, #64]	; 0x40
 800a5f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5fa:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a5fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a5fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a600:	9307      	str	r3, [sp, #28]
 800a602:	f7f7 fd8d 	bl	8002120 <__aeabi_i2d>
 800a606:	0022      	movs	r2, r4
 800a608:	002b      	movs	r3, r5
 800a60a:	f7f6 ff37 	bl	800147c <__aeabi_dmul>
 800a60e:	2200      	movs	r2, #0
 800a610:	4b98      	ldr	r3, [pc, #608]	; (800a874 <_dtoa_r+0x6a8>)
 800a612:	f7f5 ffc3 	bl	800059c <__aeabi_dadd>
 800a616:	9010      	str	r0, [sp, #64]	; 0x40
 800a618:	9111      	str	r1, [sp, #68]	; 0x44
 800a61a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a61c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a61e:	920a      	str	r2, [sp, #40]	; 0x28
 800a620:	930b      	str	r3, [sp, #44]	; 0x2c
 800a622:	4a95      	ldr	r2, [pc, #596]	; (800a878 <_dtoa_r+0x6ac>)
 800a624:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a626:	4694      	mov	ip, r2
 800a628:	4463      	add	r3, ip
 800a62a:	9317      	str	r3, [sp, #92]	; 0x5c
 800a62c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a62e:	9b07      	ldr	r3, [sp, #28]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d161      	bne.n	800a6f8 <_dtoa_r+0x52c>
 800a634:	2200      	movs	r2, #0
 800a636:	0020      	movs	r0, r4
 800a638:	0029      	movs	r1, r5
 800a63a:	4b90      	ldr	r3, [pc, #576]	; (800a87c <_dtoa_r+0x6b0>)
 800a63c:	f7f7 f98a 	bl	8001954 <__aeabi_dsub>
 800a640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a642:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a644:	0004      	movs	r4, r0
 800a646:	000d      	movs	r5, r1
 800a648:	f7f5 ff24 	bl	8000494 <__aeabi_dcmpgt>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d000      	beq.n	800a652 <_dtoa_r+0x486>
 800a650:	e2b5      	b.n	800abbe <_dtoa_r+0x9f2>
 800a652:	488b      	ldr	r0, [pc, #556]	; (800a880 <_dtoa_r+0x6b4>)
 800a654:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a656:	4684      	mov	ip, r0
 800a658:	4461      	add	r1, ip
 800a65a:	000b      	movs	r3, r1
 800a65c:	0020      	movs	r0, r4
 800a65e:	0029      	movs	r1, r5
 800a660:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a662:	f7f5 ff03 	bl	800046c <__aeabi_dcmplt>
 800a666:	2800      	cmp	r0, #0
 800a668:	d000      	beq.n	800a66c <_dtoa_r+0x4a0>
 800a66a:	e2a5      	b.n	800abb8 <_dtoa_r+0x9ec>
 800a66c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a66e:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a670:	930a      	str	r3, [sp, #40]	; 0x28
 800a672:	940b      	str	r4, [sp, #44]	; 0x2c
 800a674:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a676:	2b00      	cmp	r3, #0
 800a678:	da00      	bge.n	800a67c <_dtoa_r+0x4b0>
 800a67a:	e171      	b.n	800a960 <_dtoa_r+0x794>
 800a67c:	9a02      	ldr	r2, [sp, #8]
 800a67e:	2a0e      	cmp	r2, #14
 800a680:	dd00      	ble.n	800a684 <_dtoa_r+0x4b8>
 800a682:	e16d      	b.n	800a960 <_dtoa_r+0x794>
 800a684:	4b77      	ldr	r3, [pc, #476]	; (800a864 <_dtoa_r+0x698>)
 800a686:	00d2      	lsls	r2, r2, #3
 800a688:	189b      	adds	r3, r3, r2
 800a68a:	685c      	ldr	r4, [r3, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	9308      	str	r3, [sp, #32]
 800a690:	9409      	str	r4, [sp, #36]	; 0x24
 800a692:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a694:	2b00      	cmp	r3, #0
 800a696:	db00      	blt.n	800a69a <_dtoa_r+0x4ce>
 800a698:	e0f6      	b.n	800a888 <_dtoa_r+0x6bc>
 800a69a:	9b06      	ldr	r3, [sp, #24]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	dd00      	ble.n	800a6a2 <_dtoa_r+0x4d6>
 800a6a0:	e0f2      	b.n	800a888 <_dtoa_r+0x6bc>
 800a6a2:	d000      	beq.n	800a6a6 <_dtoa_r+0x4da>
 800a6a4:	e288      	b.n	800abb8 <_dtoa_r+0x9ec>
 800a6a6:	9808      	ldr	r0, [sp, #32]
 800a6a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	4b73      	ldr	r3, [pc, #460]	; (800a87c <_dtoa_r+0x6b0>)
 800a6ae:	f7f6 fee5 	bl	800147c <__aeabi_dmul>
 800a6b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6b6:	f7f5 fef7 	bl	80004a8 <__aeabi_dcmpge>
 800a6ba:	9e06      	ldr	r6, [sp, #24]
 800a6bc:	0035      	movs	r5, r6
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	d000      	beq.n	800a6c4 <_dtoa_r+0x4f8>
 800a6c2:	e25f      	b.n	800ab84 <_dtoa_r+0x9b8>
 800a6c4:	9b05      	ldr	r3, [sp, #20]
 800a6c6:	9a05      	ldr	r2, [sp, #20]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	9307      	str	r3, [sp, #28]
 800a6cc:	2331      	movs	r3, #49	; 0x31
 800a6ce:	7013      	strb	r3, [r2, #0]
 800a6d0:	9b02      	ldr	r3, [sp, #8]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	9302      	str	r3, [sp, #8]
 800a6d6:	e25a      	b.n	800ab8e <_dtoa_r+0x9c2>
 800a6d8:	4234      	tst	r4, r6
 800a6da:	d007      	beq.n	800a6ec <_dtoa_r+0x520>
 800a6dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6de:	3301      	adds	r3, #1
 800a6e0:	9310      	str	r3, [sp, #64]	; 0x40
 800a6e2:	682a      	ldr	r2, [r5, #0]
 800a6e4:	686b      	ldr	r3, [r5, #4]
 800a6e6:	f7f6 fec9 	bl	800147c <__aeabi_dmul>
 800a6ea:	0033      	movs	r3, r6
 800a6ec:	1064      	asrs	r4, r4, #1
 800a6ee:	3508      	adds	r5, #8
 800a6f0:	e75a      	b.n	800a5a8 <_dtoa_r+0x3dc>
 800a6f2:	9e02      	ldr	r6, [sp, #8]
 800a6f4:	9b06      	ldr	r3, [sp, #24]
 800a6f6:	e780      	b.n	800a5fa <_dtoa_r+0x42e>
 800a6f8:	9b07      	ldr	r3, [sp, #28]
 800a6fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a6fc:	1e5a      	subs	r2, r3, #1
 800a6fe:	4b59      	ldr	r3, [pc, #356]	; (800a864 <_dtoa_r+0x698>)
 800a700:	00d2      	lsls	r2, r2, #3
 800a702:	189b      	adds	r3, r3, r2
 800a704:	681a      	ldr	r2, [r3, #0]
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	2900      	cmp	r1, #0
 800a70a:	d051      	beq.n	800a7b0 <_dtoa_r+0x5e4>
 800a70c:	2000      	movs	r0, #0
 800a70e:	495d      	ldr	r1, [pc, #372]	; (800a884 <_dtoa_r+0x6b8>)
 800a710:	f7f6 faae 	bl	8000c70 <__aeabi_ddiv>
 800a714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a718:	f7f7 f91c 	bl	8001954 <__aeabi_dsub>
 800a71c:	9a05      	ldr	r2, [sp, #20]
 800a71e:	9b05      	ldr	r3, [sp, #20]
 800a720:	4694      	mov	ip, r2
 800a722:	9310      	str	r3, [sp, #64]	; 0x40
 800a724:	9b07      	ldr	r3, [sp, #28]
 800a726:	900a      	str	r0, [sp, #40]	; 0x28
 800a728:	910b      	str	r1, [sp, #44]	; 0x2c
 800a72a:	4463      	add	r3, ip
 800a72c:	9319      	str	r3, [sp, #100]	; 0x64
 800a72e:	0029      	movs	r1, r5
 800a730:	0020      	movs	r0, r4
 800a732:	f7f7 fcbf 	bl	80020b4 <__aeabi_d2iz>
 800a736:	9017      	str	r0, [sp, #92]	; 0x5c
 800a738:	f7f7 fcf2 	bl	8002120 <__aeabi_i2d>
 800a73c:	0002      	movs	r2, r0
 800a73e:	000b      	movs	r3, r1
 800a740:	0020      	movs	r0, r4
 800a742:	0029      	movs	r1, r5
 800a744:	f7f7 f906 	bl	8001954 <__aeabi_dsub>
 800a748:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a74a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a74c:	3301      	adds	r3, #1
 800a74e:	9307      	str	r3, [sp, #28]
 800a750:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a752:	0004      	movs	r4, r0
 800a754:	3330      	adds	r3, #48	; 0x30
 800a756:	7013      	strb	r3, [r2, #0]
 800a758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a75a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a75c:	000d      	movs	r5, r1
 800a75e:	f7f5 fe85 	bl	800046c <__aeabi_dcmplt>
 800a762:	2800      	cmp	r0, #0
 800a764:	d175      	bne.n	800a852 <_dtoa_r+0x686>
 800a766:	0022      	movs	r2, r4
 800a768:	002b      	movs	r3, r5
 800a76a:	2000      	movs	r0, #0
 800a76c:	493f      	ldr	r1, [pc, #252]	; (800a86c <_dtoa_r+0x6a0>)
 800a76e:	f7f7 f8f1 	bl	8001954 <__aeabi_dsub>
 800a772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a776:	f7f5 fe79 	bl	800046c <__aeabi_dcmplt>
 800a77a:	2800      	cmp	r0, #0
 800a77c:	d000      	beq.n	800a780 <_dtoa_r+0x5b4>
 800a77e:	e0d1      	b.n	800a924 <_dtoa_r+0x758>
 800a780:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a782:	9a07      	ldr	r2, [sp, #28]
 800a784:	4293      	cmp	r3, r2
 800a786:	d100      	bne.n	800a78a <_dtoa_r+0x5be>
 800a788:	e770      	b.n	800a66c <_dtoa_r+0x4a0>
 800a78a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a78c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a78e:	2200      	movs	r2, #0
 800a790:	4b37      	ldr	r3, [pc, #220]	; (800a870 <_dtoa_r+0x6a4>)
 800a792:	f7f6 fe73 	bl	800147c <__aeabi_dmul>
 800a796:	4b36      	ldr	r3, [pc, #216]	; (800a870 <_dtoa_r+0x6a4>)
 800a798:	900a      	str	r0, [sp, #40]	; 0x28
 800a79a:	910b      	str	r1, [sp, #44]	; 0x2c
 800a79c:	2200      	movs	r2, #0
 800a79e:	0020      	movs	r0, r4
 800a7a0:	0029      	movs	r1, r5
 800a7a2:	f7f6 fe6b 	bl	800147c <__aeabi_dmul>
 800a7a6:	9b07      	ldr	r3, [sp, #28]
 800a7a8:	0004      	movs	r4, r0
 800a7aa:	000d      	movs	r5, r1
 800a7ac:	9310      	str	r3, [sp, #64]	; 0x40
 800a7ae:	e7be      	b.n	800a72e <_dtoa_r+0x562>
 800a7b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a7b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a7b4:	f7f6 fe62 	bl	800147c <__aeabi_dmul>
 800a7b8:	9a05      	ldr	r2, [sp, #20]
 800a7ba:	9b05      	ldr	r3, [sp, #20]
 800a7bc:	4694      	mov	ip, r2
 800a7be:	930a      	str	r3, [sp, #40]	; 0x28
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	9010      	str	r0, [sp, #64]	; 0x40
 800a7c4:	9111      	str	r1, [sp, #68]	; 0x44
 800a7c6:	4463      	add	r3, ip
 800a7c8:	9319      	str	r3, [sp, #100]	; 0x64
 800a7ca:	0029      	movs	r1, r5
 800a7cc:	0020      	movs	r0, r4
 800a7ce:	f7f7 fc71 	bl	80020b4 <__aeabi_d2iz>
 800a7d2:	9017      	str	r0, [sp, #92]	; 0x5c
 800a7d4:	f7f7 fca4 	bl	8002120 <__aeabi_i2d>
 800a7d8:	0002      	movs	r2, r0
 800a7da:	000b      	movs	r3, r1
 800a7dc:	0020      	movs	r0, r4
 800a7de:	0029      	movs	r1, r5
 800a7e0:	f7f7 f8b8 	bl	8001954 <__aeabi_dsub>
 800a7e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a7e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7e8:	3330      	adds	r3, #48	; 0x30
 800a7ea:	7013      	strb	r3, [r2, #0]
 800a7ec:	0013      	movs	r3, r2
 800a7ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	0004      	movs	r4, r0
 800a7f4:	000d      	movs	r5, r1
 800a7f6:	930a      	str	r3, [sp, #40]	; 0x28
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d12c      	bne.n	800a856 <_dtoa_r+0x68a>
 800a7fc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a7fe:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a800:	9a05      	ldr	r2, [sp, #20]
 800a802:	9b07      	ldr	r3, [sp, #28]
 800a804:	4694      	mov	ip, r2
 800a806:	4463      	add	r3, ip
 800a808:	2200      	movs	r2, #0
 800a80a:	9307      	str	r3, [sp, #28]
 800a80c:	4b1d      	ldr	r3, [pc, #116]	; (800a884 <_dtoa_r+0x6b8>)
 800a80e:	f7f5 fec5 	bl	800059c <__aeabi_dadd>
 800a812:	0002      	movs	r2, r0
 800a814:	000b      	movs	r3, r1
 800a816:	0020      	movs	r0, r4
 800a818:	0029      	movs	r1, r5
 800a81a:	f7f5 fe3b 	bl	8000494 <__aeabi_dcmpgt>
 800a81e:	2800      	cmp	r0, #0
 800a820:	d000      	beq.n	800a824 <_dtoa_r+0x658>
 800a822:	e07f      	b.n	800a924 <_dtoa_r+0x758>
 800a824:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a826:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a828:	2000      	movs	r0, #0
 800a82a:	4916      	ldr	r1, [pc, #88]	; (800a884 <_dtoa_r+0x6b8>)
 800a82c:	f7f7 f892 	bl	8001954 <__aeabi_dsub>
 800a830:	0002      	movs	r2, r0
 800a832:	000b      	movs	r3, r1
 800a834:	0020      	movs	r0, r4
 800a836:	0029      	movs	r1, r5
 800a838:	f7f5 fe18 	bl	800046c <__aeabi_dcmplt>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	d100      	bne.n	800a842 <_dtoa_r+0x676>
 800a840:	e714      	b.n	800a66c <_dtoa_r+0x4a0>
 800a842:	9b07      	ldr	r3, [sp, #28]
 800a844:	001a      	movs	r2, r3
 800a846:	3a01      	subs	r2, #1
 800a848:	9207      	str	r2, [sp, #28]
 800a84a:	7812      	ldrb	r2, [r2, #0]
 800a84c:	2a30      	cmp	r2, #48	; 0x30
 800a84e:	d0f8      	beq.n	800a842 <_dtoa_r+0x676>
 800a850:	9307      	str	r3, [sp, #28]
 800a852:	9602      	str	r6, [sp, #8]
 800a854:	e054      	b.n	800a900 <_dtoa_r+0x734>
 800a856:	2200      	movs	r2, #0
 800a858:	4b05      	ldr	r3, [pc, #20]	; (800a870 <_dtoa_r+0x6a4>)
 800a85a:	f7f6 fe0f 	bl	800147c <__aeabi_dmul>
 800a85e:	0004      	movs	r4, r0
 800a860:	000d      	movs	r5, r1
 800a862:	e7b2      	b.n	800a7ca <_dtoa_r+0x5fe>
 800a864:	0800db98 	.word	0x0800db98
 800a868:	0800db70 	.word	0x0800db70
 800a86c:	3ff00000 	.word	0x3ff00000
 800a870:	40240000 	.word	0x40240000
 800a874:	401c0000 	.word	0x401c0000
 800a878:	fcc00000 	.word	0xfcc00000
 800a87c:	40140000 	.word	0x40140000
 800a880:	7cc00000 	.word	0x7cc00000
 800a884:	3fe00000 	.word	0x3fe00000
 800a888:	9b06      	ldr	r3, [sp, #24]
 800a88a:	9e05      	ldr	r6, [sp, #20]
 800a88c:	3b01      	subs	r3, #1
 800a88e:	199b      	adds	r3, r3, r6
 800a890:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a892:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a894:	930a      	str	r3, [sp, #40]	; 0x28
 800a896:	9a08      	ldr	r2, [sp, #32]
 800a898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a89a:	0020      	movs	r0, r4
 800a89c:	0029      	movs	r1, r5
 800a89e:	f7f6 f9e7 	bl	8000c70 <__aeabi_ddiv>
 800a8a2:	f7f7 fc07 	bl	80020b4 <__aeabi_d2iz>
 800a8a6:	9006      	str	r0, [sp, #24]
 800a8a8:	f7f7 fc3a 	bl	8002120 <__aeabi_i2d>
 800a8ac:	9a08      	ldr	r2, [sp, #32]
 800a8ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8b0:	f7f6 fde4 	bl	800147c <__aeabi_dmul>
 800a8b4:	0002      	movs	r2, r0
 800a8b6:	000b      	movs	r3, r1
 800a8b8:	0020      	movs	r0, r4
 800a8ba:	0029      	movs	r1, r5
 800a8bc:	f7f7 f84a 	bl	8001954 <__aeabi_dsub>
 800a8c0:	0033      	movs	r3, r6
 800a8c2:	9a06      	ldr	r2, [sp, #24]
 800a8c4:	3601      	adds	r6, #1
 800a8c6:	3230      	adds	r2, #48	; 0x30
 800a8c8:	701a      	strb	r2, [r3, #0]
 800a8ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8cc:	9607      	str	r6, [sp, #28]
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d139      	bne.n	800a946 <_dtoa_r+0x77a>
 800a8d2:	0002      	movs	r2, r0
 800a8d4:	000b      	movs	r3, r1
 800a8d6:	f7f5 fe61 	bl	800059c <__aeabi_dadd>
 800a8da:	9a08      	ldr	r2, [sp, #32]
 800a8dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8de:	0004      	movs	r4, r0
 800a8e0:	000d      	movs	r5, r1
 800a8e2:	f7f5 fdd7 	bl	8000494 <__aeabi_dcmpgt>
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	d11b      	bne.n	800a922 <_dtoa_r+0x756>
 800a8ea:	9a08      	ldr	r2, [sp, #32]
 800a8ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ee:	0020      	movs	r0, r4
 800a8f0:	0029      	movs	r1, r5
 800a8f2:	f7f5 fdb5 	bl	8000460 <__aeabi_dcmpeq>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d002      	beq.n	800a900 <_dtoa_r+0x734>
 800a8fa:	9b06      	ldr	r3, [sp, #24]
 800a8fc:	07db      	lsls	r3, r3, #31
 800a8fe:	d410      	bmi.n	800a922 <_dtoa_r+0x756>
 800a900:	0038      	movs	r0, r7
 800a902:	9904      	ldr	r1, [sp, #16]
 800a904:	f000 fe7e 	bl	800b604 <_Bfree>
 800a908:	2300      	movs	r3, #0
 800a90a:	9a07      	ldr	r2, [sp, #28]
 800a90c:	9802      	ldr	r0, [sp, #8]
 800a90e:	7013      	strb	r3, [r2, #0]
 800a910:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a912:	3001      	adds	r0, #1
 800a914:	6018      	str	r0, [r3, #0]
 800a916:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d100      	bne.n	800a91e <_dtoa_r+0x752>
 800a91c:	e4a3      	b.n	800a266 <_dtoa_r+0x9a>
 800a91e:	601a      	str	r2, [r3, #0]
 800a920:	e4a1      	b.n	800a266 <_dtoa_r+0x9a>
 800a922:	9e02      	ldr	r6, [sp, #8]
 800a924:	9b07      	ldr	r3, [sp, #28]
 800a926:	9307      	str	r3, [sp, #28]
 800a928:	3b01      	subs	r3, #1
 800a92a:	781a      	ldrb	r2, [r3, #0]
 800a92c:	2a39      	cmp	r2, #57	; 0x39
 800a92e:	d106      	bne.n	800a93e <_dtoa_r+0x772>
 800a930:	9a05      	ldr	r2, [sp, #20]
 800a932:	429a      	cmp	r2, r3
 800a934:	d1f7      	bne.n	800a926 <_dtoa_r+0x75a>
 800a936:	2230      	movs	r2, #48	; 0x30
 800a938:	9905      	ldr	r1, [sp, #20]
 800a93a:	3601      	adds	r6, #1
 800a93c:	700a      	strb	r2, [r1, #0]
 800a93e:	781a      	ldrb	r2, [r3, #0]
 800a940:	3201      	adds	r2, #1
 800a942:	701a      	strb	r2, [r3, #0]
 800a944:	e785      	b.n	800a852 <_dtoa_r+0x686>
 800a946:	2200      	movs	r2, #0
 800a948:	4bad      	ldr	r3, [pc, #692]	; (800ac00 <_dtoa_r+0xa34>)
 800a94a:	f7f6 fd97 	bl	800147c <__aeabi_dmul>
 800a94e:	2200      	movs	r2, #0
 800a950:	2300      	movs	r3, #0
 800a952:	0004      	movs	r4, r0
 800a954:	000d      	movs	r5, r1
 800a956:	f7f5 fd83 	bl	8000460 <__aeabi_dcmpeq>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	d09b      	beq.n	800a896 <_dtoa_r+0x6ca>
 800a95e:	e7cf      	b.n	800a900 <_dtoa_r+0x734>
 800a960:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a962:	2a00      	cmp	r2, #0
 800a964:	d100      	bne.n	800a968 <_dtoa_r+0x79c>
 800a966:	e082      	b.n	800aa6e <_dtoa_r+0x8a2>
 800a968:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a96a:	2a01      	cmp	r2, #1
 800a96c:	dc66      	bgt.n	800aa3c <_dtoa_r+0x870>
 800a96e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a970:	2a00      	cmp	r2, #0
 800a972:	d05f      	beq.n	800aa34 <_dtoa_r+0x868>
 800a974:	4aa3      	ldr	r2, [pc, #652]	; (800ac04 <_dtoa_r+0xa38>)
 800a976:	189b      	adds	r3, r3, r2
 800a978:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a97a:	9c08      	ldr	r4, [sp, #32]
 800a97c:	9a08      	ldr	r2, [sp, #32]
 800a97e:	2101      	movs	r1, #1
 800a980:	18d2      	adds	r2, r2, r3
 800a982:	9208      	str	r2, [sp, #32]
 800a984:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a986:	0038      	movs	r0, r7
 800a988:	18d3      	adds	r3, r2, r3
 800a98a:	930d      	str	r3, [sp, #52]	; 0x34
 800a98c:	f000 ff36 	bl	800b7fc <__i2b>
 800a990:	0005      	movs	r5, r0
 800a992:	2c00      	cmp	r4, #0
 800a994:	dd0e      	ble.n	800a9b4 <_dtoa_r+0x7e8>
 800a996:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a998:	2b00      	cmp	r3, #0
 800a99a:	dd0b      	ble.n	800a9b4 <_dtoa_r+0x7e8>
 800a99c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a99e:	0023      	movs	r3, r4
 800a9a0:	4294      	cmp	r4, r2
 800a9a2:	dd00      	ble.n	800a9a6 <_dtoa_r+0x7da>
 800a9a4:	0013      	movs	r3, r2
 800a9a6:	9a08      	ldr	r2, [sp, #32]
 800a9a8:	1ae4      	subs	r4, r4, r3
 800a9aa:	1ad2      	subs	r2, r2, r3
 800a9ac:	9208      	str	r2, [sp, #32]
 800a9ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9b0:	1ad3      	subs	r3, r2, r3
 800a9b2:	930d      	str	r3, [sp, #52]	; 0x34
 800a9b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d01f      	beq.n	800a9fa <_dtoa_r+0x82e>
 800a9ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d05a      	beq.n	800aa76 <_dtoa_r+0x8aa>
 800a9c0:	2e00      	cmp	r6, #0
 800a9c2:	dd11      	ble.n	800a9e8 <_dtoa_r+0x81c>
 800a9c4:	0029      	movs	r1, r5
 800a9c6:	0032      	movs	r2, r6
 800a9c8:	0038      	movs	r0, r7
 800a9ca:	f000 ffdd 	bl	800b988 <__pow5mult>
 800a9ce:	9a04      	ldr	r2, [sp, #16]
 800a9d0:	0001      	movs	r1, r0
 800a9d2:	0005      	movs	r5, r0
 800a9d4:	0038      	movs	r0, r7
 800a9d6:	f000 ff27 	bl	800b828 <__multiply>
 800a9da:	9904      	ldr	r1, [sp, #16]
 800a9dc:	9007      	str	r0, [sp, #28]
 800a9de:	0038      	movs	r0, r7
 800a9e0:	f000 fe10 	bl	800b604 <_Bfree>
 800a9e4:	9b07      	ldr	r3, [sp, #28]
 800a9e6:	9304      	str	r3, [sp, #16]
 800a9e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9ea:	1b9a      	subs	r2, r3, r6
 800a9ec:	42b3      	cmp	r3, r6
 800a9ee:	d004      	beq.n	800a9fa <_dtoa_r+0x82e>
 800a9f0:	0038      	movs	r0, r7
 800a9f2:	9904      	ldr	r1, [sp, #16]
 800a9f4:	f000 ffc8 	bl	800b988 <__pow5mult>
 800a9f8:	9004      	str	r0, [sp, #16]
 800a9fa:	2101      	movs	r1, #1
 800a9fc:	0038      	movs	r0, r7
 800a9fe:	f000 fefd 	bl	800b7fc <__i2b>
 800aa02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa04:	0006      	movs	r6, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	dd37      	ble.n	800aa7a <_dtoa_r+0x8ae>
 800aa0a:	001a      	movs	r2, r3
 800aa0c:	0001      	movs	r1, r0
 800aa0e:	0038      	movs	r0, r7
 800aa10:	f000 ffba 	bl	800b988 <__pow5mult>
 800aa14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa16:	0006      	movs	r6, r0
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	dd33      	ble.n	800aa84 <_dtoa_r+0x8b8>
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	9307      	str	r3, [sp, #28]
 800aa20:	6933      	ldr	r3, [r6, #16]
 800aa22:	3303      	adds	r3, #3
 800aa24:	009b      	lsls	r3, r3, #2
 800aa26:	18f3      	adds	r3, r6, r3
 800aa28:	6858      	ldr	r0, [r3, #4]
 800aa2a:	f000 fe9f 	bl	800b76c <__hi0bits>
 800aa2e:	2320      	movs	r3, #32
 800aa30:	1a18      	subs	r0, r3, r0
 800aa32:	e03f      	b.n	800aab4 <_dtoa_r+0x8e8>
 800aa34:	2336      	movs	r3, #54	; 0x36
 800aa36:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa38:	1a9b      	subs	r3, r3, r2
 800aa3a:	e79d      	b.n	800a978 <_dtoa_r+0x7ac>
 800aa3c:	9b06      	ldr	r3, [sp, #24]
 800aa3e:	1e5e      	subs	r6, r3, #1
 800aa40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa42:	42b3      	cmp	r3, r6
 800aa44:	db08      	blt.n	800aa58 <_dtoa_r+0x88c>
 800aa46:	1b9e      	subs	r6, r3, r6
 800aa48:	9b06      	ldr	r3, [sp, #24]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	da0c      	bge.n	800aa68 <_dtoa_r+0x89c>
 800aa4e:	9b08      	ldr	r3, [sp, #32]
 800aa50:	9a06      	ldr	r2, [sp, #24]
 800aa52:	1a9c      	subs	r4, r3, r2
 800aa54:	2300      	movs	r3, #0
 800aa56:	e791      	b.n	800a97c <_dtoa_r+0x7b0>
 800aa58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aa5c:	1af3      	subs	r3, r6, r3
 800aa5e:	18d3      	adds	r3, r2, r3
 800aa60:	960e      	str	r6, [sp, #56]	; 0x38
 800aa62:	9314      	str	r3, [sp, #80]	; 0x50
 800aa64:	2600      	movs	r6, #0
 800aa66:	e7ef      	b.n	800aa48 <_dtoa_r+0x87c>
 800aa68:	9c08      	ldr	r4, [sp, #32]
 800aa6a:	9b06      	ldr	r3, [sp, #24]
 800aa6c:	e786      	b.n	800a97c <_dtoa_r+0x7b0>
 800aa6e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800aa70:	9c08      	ldr	r4, [sp, #32]
 800aa72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aa74:	e78d      	b.n	800a992 <_dtoa_r+0x7c6>
 800aa76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa78:	e7ba      	b.n	800a9f0 <_dtoa_r+0x824>
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	9307      	str	r3, [sp, #28]
 800aa7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	dc13      	bgt.n	800aaac <_dtoa_r+0x8e0>
 800aa84:	2300      	movs	r3, #0
 800aa86:	9307      	str	r3, [sp, #28]
 800aa88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d10e      	bne.n	800aaac <_dtoa_r+0x8e0>
 800aa8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa90:	031b      	lsls	r3, r3, #12
 800aa92:	d10b      	bne.n	800aaac <_dtoa_r+0x8e0>
 800aa94:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aa96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa98:	4213      	tst	r3, r2
 800aa9a:	d007      	beq.n	800aaac <_dtoa_r+0x8e0>
 800aa9c:	9b08      	ldr	r3, [sp, #32]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	9308      	str	r3, [sp, #32]
 800aaa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	930d      	str	r3, [sp, #52]	; 0x34
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	9307      	str	r3, [sp, #28]
 800aaac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aaae:	2001      	movs	r0, #1
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d1b5      	bne.n	800aa20 <_dtoa_r+0x854>
 800aab4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aab6:	221f      	movs	r2, #31
 800aab8:	1818      	adds	r0, r3, r0
 800aaba:	0003      	movs	r3, r0
 800aabc:	4013      	ands	r3, r2
 800aabe:	4210      	tst	r0, r2
 800aac0:	d046      	beq.n	800ab50 <_dtoa_r+0x984>
 800aac2:	3201      	adds	r2, #1
 800aac4:	1ad2      	subs	r2, r2, r3
 800aac6:	2a04      	cmp	r2, #4
 800aac8:	dd3f      	ble.n	800ab4a <_dtoa_r+0x97e>
 800aaca:	221c      	movs	r2, #28
 800aacc:	1ad3      	subs	r3, r2, r3
 800aace:	9a08      	ldr	r2, [sp, #32]
 800aad0:	18e4      	adds	r4, r4, r3
 800aad2:	18d2      	adds	r2, r2, r3
 800aad4:	9208      	str	r2, [sp, #32]
 800aad6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aad8:	18d3      	adds	r3, r2, r3
 800aada:	930d      	str	r3, [sp, #52]	; 0x34
 800aadc:	9b08      	ldr	r3, [sp, #32]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	dd05      	ble.n	800aaee <_dtoa_r+0x922>
 800aae2:	001a      	movs	r2, r3
 800aae4:	0038      	movs	r0, r7
 800aae6:	9904      	ldr	r1, [sp, #16]
 800aae8:	f000 ffaa 	bl	800ba40 <__lshift>
 800aaec:	9004      	str	r0, [sp, #16]
 800aaee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	dd05      	ble.n	800ab00 <_dtoa_r+0x934>
 800aaf4:	0031      	movs	r1, r6
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	0038      	movs	r0, r7
 800aafa:	f000 ffa1 	bl	800ba40 <__lshift>
 800aafe:	0006      	movs	r6, r0
 800ab00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d026      	beq.n	800ab54 <_dtoa_r+0x988>
 800ab06:	0031      	movs	r1, r6
 800ab08:	9804      	ldr	r0, [sp, #16]
 800ab0a:	f001 f809 	bl	800bb20 <__mcmp>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	da20      	bge.n	800ab54 <_dtoa_r+0x988>
 800ab12:	9b02      	ldr	r3, [sp, #8]
 800ab14:	220a      	movs	r2, #10
 800ab16:	3b01      	subs	r3, #1
 800ab18:	9302      	str	r3, [sp, #8]
 800ab1a:	0038      	movs	r0, r7
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	9904      	ldr	r1, [sp, #16]
 800ab20:	f000 fd94 	bl	800b64c <__multadd>
 800ab24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab26:	9004      	str	r0, [sp, #16]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d100      	bne.n	800ab2e <_dtoa_r+0x962>
 800ab2c:	e160      	b.n	800adf0 <_dtoa_r+0xc24>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	0029      	movs	r1, r5
 800ab32:	220a      	movs	r2, #10
 800ab34:	0038      	movs	r0, r7
 800ab36:	f000 fd89 	bl	800b64c <__multadd>
 800ab3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab3c:	0005      	movs	r5, r0
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	dc47      	bgt.n	800abd2 <_dtoa_r+0xa06>
 800ab42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab44:	2b02      	cmp	r3, #2
 800ab46:	dc0d      	bgt.n	800ab64 <_dtoa_r+0x998>
 800ab48:	e043      	b.n	800abd2 <_dtoa_r+0xa06>
 800ab4a:	2a04      	cmp	r2, #4
 800ab4c:	d0c6      	beq.n	800aadc <_dtoa_r+0x910>
 800ab4e:	0013      	movs	r3, r2
 800ab50:	331c      	adds	r3, #28
 800ab52:	e7bc      	b.n	800aace <_dtoa_r+0x902>
 800ab54:	9b06      	ldr	r3, [sp, #24]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	dc35      	bgt.n	800abc6 <_dtoa_r+0x9fa>
 800ab5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	dd32      	ble.n	800abc6 <_dtoa_r+0x9fa>
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	930c      	str	r3, [sp, #48]	; 0x30
 800ab64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d10c      	bne.n	800ab84 <_dtoa_r+0x9b8>
 800ab6a:	0031      	movs	r1, r6
 800ab6c:	2205      	movs	r2, #5
 800ab6e:	0038      	movs	r0, r7
 800ab70:	f000 fd6c 	bl	800b64c <__multadd>
 800ab74:	0006      	movs	r6, r0
 800ab76:	0001      	movs	r1, r0
 800ab78:	9804      	ldr	r0, [sp, #16]
 800ab7a:	f000 ffd1 	bl	800bb20 <__mcmp>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	dd00      	ble.n	800ab84 <_dtoa_r+0x9b8>
 800ab82:	e59f      	b.n	800a6c4 <_dtoa_r+0x4f8>
 800ab84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab86:	43db      	mvns	r3, r3
 800ab88:	9302      	str	r3, [sp, #8]
 800ab8a:	9b05      	ldr	r3, [sp, #20]
 800ab8c:	9307      	str	r3, [sp, #28]
 800ab8e:	2400      	movs	r4, #0
 800ab90:	0031      	movs	r1, r6
 800ab92:	0038      	movs	r0, r7
 800ab94:	f000 fd36 	bl	800b604 <_Bfree>
 800ab98:	2d00      	cmp	r5, #0
 800ab9a:	d100      	bne.n	800ab9e <_dtoa_r+0x9d2>
 800ab9c:	e6b0      	b.n	800a900 <_dtoa_r+0x734>
 800ab9e:	2c00      	cmp	r4, #0
 800aba0:	d005      	beq.n	800abae <_dtoa_r+0x9e2>
 800aba2:	42ac      	cmp	r4, r5
 800aba4:	d003      	beq.n	800abae <_dtoa_r+0x9e2>
 800aba6:	0021      	movs	r1, r4
 800aba8:	0038      	movs	r0, r7
 800abaa:	f000 fd2b 	bl	800b604 <_Bfree>
 800abae:	0029      	movs	r1, r5
 800abb0:	0038      	movs	r0, r7
 800abb2:	f000 fd27 	bl	800b604 <_Bfree>
 800abb6:	e6a3      	b.n	800a900 <_dtoa_r+0x734>
 800abb8:	2600      	movs	r6, #0
 800abba:	0035      	movs	r5, r6
 800abbc:	e7e2      	b.n	800ab84 <_dtoa_r+0x9b8>
 800abbe:	9602      	str	r6, [sp, #8]
 800abc0:	9e07      	ldr	r6, [sp, #28]
 800abc2:	0035      	movs	r5, r6
 800abc4:	e57e      	b.n	800a6c4 <_dtoa_r+0x4f8>
 800abc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d100      	bne.n	800abce <_dtoa_r+0xa02>
 800abcc:	e0c8      	b.n	800ad60 <_dtoa_r+0xb94>
 800abce:	9b06      	ldr	r3, [sp, #24]
 800abd0:	930c      	str	r3, [sp, #48]	; 0x30
 800abd2:	2c00      	cmp	r4, #0
 800abd4:	dd05      	ble.n	800abe2 <_dtoa_r+0xa16>
 800abd6:	0029      	movs	r1, r5
 800abd8:	0022      	movs	r2, r4
 800abda:	0038      	movs	r0, r7
 800abdc:	f000 ff30 	bl	800ba40 <__lshift>
 800abe0:	0005      	movs	r5, r0
 800abe2:	9b07      	ldr	r3, [sp, #28]
 800abe4:	0028      	movs	r0, r5
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d01f      	beq.n	800ac2a <_dtoa_r+0xa5e>
 800abea:	0038      	movs	r0, r7
 800abec:	6869      	ldr	r1, [r5, #4]
 800abee:	f000 fcc5 	bl	800b57c <_Balloc>
 800abf2:	1e04      	subs	r4, r0, #0
 800abf4:	d10c      	bne.n	800ac10 <_dtoa_r+0xa44>
 800abf6:	0002      	movs	r2, r0
 800abf8:	4b03      	ldr	r3, [pc, #12]	; (800ac08 <_dtoa_r+0xa3c>)
 800abfa:	4904      	ldr	r1, [pc, #16]	; (800ac0c <_dtoa_r+0xa40>)
 800abfc:	f7ff fafb 	bl	800a1f6 <_dtoa_r+0x2a>
 800ac00:	40240000 	.word	0x40240000
 800ac04:	00000433 	.word	0x00000433
 800ac08:	0800da7c 	.word	0x0800da7c
 800ac0c:	000002ea 	.word	0x000002ea
 800ac10:	0029      	movs	r1, r5
 800ac12:	692b      	ldr	r3, [r5, #16]
 800ac14:	310c      	adds	r1, #12
 800ac16:	1c9a      	adds	r2, r3, #2
 800ac18:	0092      	lsls	r2, r2, #2
 800ac1a:	300c      	adds	r0, #12
 800ac1c:	f000 fca5 	bl	800b56a <memcpy>
 800ac20:	2201      	movs	r2, #1
 800ac22:	0021      	movs	r1, r4
 800ac24:	0038      	movs	r0, r7
 800ac26:	f000 ff0b 	bl	800ba40 <__lshift>
 800ac2a:	002c      	movs	r4, r5
 800ac2c:	0005      	movs	r5, r0
 800ac2e:	9b05      	ldr	r3, [sp, #20]
 800ac30:	9308      	str	r3, [sp, #32]
 800ac32:	0031      	movs	r1, r6
 800ac34:	9804      	ldr	r0, [sp, #16]
 800ac36:	f7ff fa3d 	bl	800a0b4 <quorem>
 800ac3a:	0003      	movs	r3, r0
 800ac3c:	0021      	movs	r1, r4
 800ac3e:	3330      	adds	r3, #48	; 0x30
 800ac40:	900e      	str	r0, [sp, #56]	; 0x38
 800ac42:	9804      	ldr	r0, [sp, #16]
 800ac44:	9306      	str	r3, [sp, #24]
 800ac46:	f000 ff6b 	bl	800bb20 <__mcmp>
 800ac4a:	002a      	movs	r2, r5
 800ac4c:	900f      	str	r0, [sp, #60]	; 0x3c
 800ac4e:	0031      	movs	r1, r6
 800ac50:	0038      	movs	r0, r7
 800ac52:	f000 ff81 	bl	800bb58 <__mdiff>
 800ac56:	68c3      	ldr	r3, [r0, #12]
 800ac58:	9007      	str	r0, [sp, #28]
 800ac5a:	9310      	str	r3, [sp, #64]	; 0x40
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	930d      	str	r3, [sp, #52]	; 0x34
 800ac60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d104      	bne.n	800ac70 <_dtoa_r+0xaa4>
 800ac66:	0001      	movs	r1, r0
 800ac68:	9804      	ldr	r0, [sp, #16]
 800ac6a:	f000 ff59 	bl	800bb20 <__mcmp>
 800ac6e:	900d      	str	r0, [sp, #52]	; 0x34
 800ac70:	0038      	movs	r0, r7
 800ac72:	9907      	ldr	r1, [sp, #28]
 800ac74:	f000 fcc6 	bl	800b604 <_Bfree>
 800ac78:	2301      	movs	r3, #1
 800ac7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac7e:	4018      	ands	r0, r3
 800ac80:	9b08      	ldr	r3, [sp, #32]
 800ac82:	3301      	adds	r3, #1
 800ac84:	9307      	str	r3, [sp, #28]
 800ac86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	4303      	orrs	r3, r0
 800ac8c:	d10c      	bne.n	800aca8 <_dtoa_r+0xadc>
 800ac8e:	9b06      	ldr	r3, [sp, #24]
 800ac90:	2b39      	cmp	r3, #57	; 0x39
 800ac92:	d025      	beq.n	800ace0 <_dtoa_r+0xb14>
 800ac94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	dd02      	ble.n	800aca0 <_dtoa_r+0xad4>
 800ac9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac9c:	3331      	adds	r3, #49	; 0x31
 800ac9e:	9306      	str	r3, [sp, #24]
 800aca0:	9b08      	ldr	r3, [sp, #32]
 800aca2:	9a06      	ldr	r2, [sp, #24]
 800aca4:	701a      	strb	r2, [r3, #0]
 800aca6:	e773      	b.n	800ab90 <_dtoa_r+0x9c4>
 800aca8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acaa:	2b00      	cmp	r3, #0
 800acac:	db03      	blt.n	800acb6 <_dtoa_r+0xaea>
 800acae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800acb0:	4313      	orrs	r3, r2
 800acb2:	4303      	orrs	r3, r0
 800acb4:	d11f      	bne.n	800acf6 <_dtoa_r+0xb2a>
 800acb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acb8:	2b00      	cmp	r3, #0
 800acba:	ddf1      	ble.n	800aca0 <_dtoa_r+0xad4>
 800acbc:	9904      	ldr	r1, [sp, #16]
 800acbe:	2201      	movs	r2, #1
 800acc0:	0038      	movs	r0, r7
 800acc2:	f000 febd 	bl	800ba40 <__lshift>
 800acc6:	0031      	movs	r1, r6
 800acc8:	9004      	str	r0, [sp, #16]
 800acca:	f000 ff29 	bl	800bb20 <__mcmp>
 800acce:	2800      	cmp	r0, #0
 800acd0:	dc03      	bgt.n	800acda <_dtoa_r+0xb0e>
 800acd2:	d1e5      	bne.n	800aca0 <_dtoa_r+0xad4>
 800acd4:	9b06      	ldr	r3, [sp, #24]
 800acd6:	07db      	lsls	r3, r3, #31
 800acd8:	d5e2      	bpl.n	800aca0 <_dtoa_r+0xad4>
 800acda:	9b06      	ldr	r3, [sp, #24]
 800acdc:	2b39      	cmp	r3, #57	; 0x39
 800acde:	d1dc      	bne.n	800ac9a <_dtoa_r+0xace>
 800ace0:	2339      	movs	r3, #57	; 0x39
 800ace2:	9a08      	ldr	r2, [sp, #32]
 800ace4:	7013      	strb	r3, [r2, #0]
 800ace6:	9b07      	ldr	r3, [sp, #28]
 800ace8:	9307      	str	r3, [sp, #28]
 800acea:	3b01      	subs	r3, #1
 800acec:	781a      	ldrb	r2, [r3, #0]
 800acee:	2a39      	cmp	r2, #57	; 0x39
 800acf0:	d06c      	beq.n	800adcc <_dtoa_r+0xc00>
 800acf2:	3201      	adds	r2, #1
 800acf4:	e7d6      	b.n	800aca4 <_dtoa_r+0xad8>
 800acf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	dd07      	ble.n	800ad0c <_dtoa_r+0xb40>
 800acfc:	9b06      	ldr	r3, [sp, #24]
 800acfe:	2b39      	cmp	r3, #57	; 0x39
 800ad00:	d0ee      	beq.n	800ace0 <_dtoa_r+0xb14>
 800ad02:	9b06      	ldr	r3, [sp, #24]
 800ad04:	9a08      	ldr	r2, [sp, #32]
 800ad06:	3301      	adds	r3, #1
 800ad08:	7013      	strb	r3, [r2, #0]
 800ad0a:	e741      	b.n	800ab90 <_dtoa_r+0x9c4>
 800ad0c:	9b08      	ldr	r3, [sp, #32]
 800ad0e:	9a06      	ldr	r2, [sp, #24]
 800ad10:	701a      	strb	r2, [r3, #0]
 800ad12:	2301      	movs	r3, #1
 800ad14:	9a05      	ldr	r2, [sp, #20]
 800ad16:	1a9b      	subs	r3, r3, r2
 800ad18:	9a08      	ldr	r2, [sp, #32]
 800ad1a:	189b      	adds	r3, r3, r2
 800ad1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d03e      	beq.n	800ada0 <_dtoa_r+0xbd4>
 800ad22:	2300      	movs	r3, #0
 800ad24:	220a      	movs	r2, #10
 800ad26:	9904      	ldr	r1, [sp, #16]
 800ad28:	0038      	movs	r0, r7
 800ad2a:	f000 fc8f 	bl	800b64c <__multadd>
 800ad2e:	2300      	movs	r3, #0
 800ad30:	9004      	str	r0, [sp, #16]
 800ad32:	220a      	movs	r2, #10
 800ad34:	0021      	movs	r1, r4
 800ad36:	0038      	movs	r0, r7
 800ad38:	42ac      	cmp	r4, r5
 800ad3a:	d106      	bne.n	800ad4a <_dtoa_r+0xb7e>
 800ad3c:	f000 fc86 	bl	800b64c <__multadd>
 800ad40:	0004      	movs	r4, r0
 800ad42:	0005      	movs	r5, r0
 800ad44:	9b07      	ldr	r3, [sp, #28]
 800ad46:	9308      	str	r3, [sp, #32]
 800ad48:	e773      	b.n	800ac32 <_dtoa_r+0xa66>
 800ad4a:	f000 fc7f 	bl	800b64c <__multadd>
 800ad4e:	0029      	movs	r1, r5
 800ad50:	0004      	movs	r4, r0
 800ad52:	2300      	movs	r3, #0
 800ad54:	220a      	movs	r2, #10
 800ad56:	0038      	movs	r0, r7
 800ad58:	f000 fc78 	bl	800b64c <__multadd>
 800ad5c:	0005      	movs	r5, r0
 800ad5e:	e7f1      	b.n	800ad44 <_dtoa_r+0xb78>
 800ad60:	9b06      	ldr	r3, [sp, #24]
 800ad62:	930c      	str	r3, [sp, #48]	; 0x30
 800ad64:	2400      	movs	r4, #0
 800ad66:	0031      	movs	r1, r6
 800ad68:	9804      	ldr	r0, [sp, #16]
 800ad6a:	f7ff f9a3 	bl	800a0b4 <quorem>
 800ad6e:	9b05      	ldr	r3, [sp, #20]
 800ad70:	3030      	adds	r0, #48	; 0x30
 800ad72:	5518      	strb	r0, [r3, r4]
 800ad74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad76:	3401      	adds	r4, #1
 800ad78:	9006      	str	r0, [sp, #24]
 800ad7a:	42a3      	cmp	r3, r4
 800ad7c:	dd07      	ble.n	800ad8e <_dtoa_r+0xbc2>
 800ad7e:	2300      	movs	r3, #0
 800ad80:	220a      	movs	r2, #10
 800ad82:	0038      	movs	r0, r7
 800ad84:	9904      	ldr	r1, [sp, #16]
 800ad86:	f000 fc61 	bl	800b64c <__multadd>
 800ad8a:	9004      	str	r0, [sp, #16]
 800ad8c:	e7eb      	b.n	800ad66 <_dtoa_r+0xb9a>
 800ad8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad90:	2001      	movs	r0, #1
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	dd00      	ble.n	800ad98 <_dtoa_r+0xbcc>
 800ad96:	0018      	movs	r0, r3
 800ad98:	2400      	movs	r4, #0
 800ad9a:	9b05      	ldr	r3, [sp, #20]
 800ad9c:	181b      	adds	r3, r3, r0
 800ad9e:	9307      	str	r3, [sp, #28]
 800ada0:	9904      	ldr	r1, [sp, #16]
 800ada2:	2201      	movs	r2, #1
 800ada4:	0038      	movs	r0, r7
 800ada6:	f000 fe4b 	bl	800ba40 <__lshift>
 800adaa:	0031      	movs	r1, r6
 800adac:	9004      	str	r0, [sp, #16]
 800adae:	f000 feb7 	bl	800bb20 <__mcmp>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	dc97      	bgt.n	800ace6 <_dtoa_r+0xb1a>
 800adb6:	d102      	bne.n	800adbe <_dtoa_r+0xbf2>
 800adb8:	9b06      	ldr	r3, [sp, #24]
 800adba:	07db      	lsls	r3, r3, #31
 800adbc:	d493      	bmi.n	800ace6 <_dtoa_r+0xb1a>
 800adbe:	9b07      	ldr	r3, [sp, #28]
 800adc0:	9307      	str	r3, [sp, #28]
 800adc2:	3b01      	subs	r3, #1
 800adc4:	781a      	ldrb	r2, [r3, #0]
 800adc6:	2a30      	cmp	r2, #48	; 0x30
 800adc8:	d0fa      	beq.n	800adc0 <_dtoa_r+0xbf4>
 800adca:	e6e1      	b.n	800ab90 <_dtoa_r+0x9c4>
 800adcc:	9a05      	ldr	r2, [sp, #20]
 800adce:	429a      	cmp	r2, r3
 800add0:	d18a      	bne.n	800ace8 <_dtoa_r+0xb1c>
 800add2:	9b02      	ldr	r3, [sp, #8]
 800add4:	3301      	adds	r3, #1
 800add6:	9302      	str	r3, [sp, #8]
 800add8:	2331      	movs	r3, #49	; 0x31
 800adda:	e795      	b.n	800ad08 <_dtoa_r+0xb3c>
 800addc:	4b08      	ldr	r3, [pc, #32]	; (800ae00 <_dtoa_r+0xc34>)
 800adde:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ade0:	9305      	str	r3, [sp, #20]
 800ade2:	4b08      	ldr	r3, [pc, #32]	; (800ae04 <_dtoa_r+0xc38>)
 800ade4:	2a00      	cmp	r2, #0
 800ade6:	d001      	beq.n	800adec <_dtoa_r+0xc20>
 800ade8:	f7ff fa3b 	bl	800a262 <_dtoa_r+0x96>
 800adec:	f7ff fa3b 	bl	800a266 <_dtoa_r+0x9a>
 800adf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	dcb6      	bgt.n	800ad64 <_dtoa_r+0xb98>
 800adf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adf8:	2b02      	cmp	r3, #2
 800adfa:	dd00      	ble.n	800adfe <_dtoa_r+0xc32>
 800adfc:	e6b2      	b.n	800ab64 <_dtoa_r+0x998>
 800adfe:	e7b1      	b.n	800ad64 <_dtoa_r+0xb98>
 800ae00:	0800d9f9 	.word	0x0800d9f9
 800ae04:	0800da01 	.word	0x0800da01

0800ae08 <rshift>:
 800ae08:	0002      	movs	r2, r0
 800ae0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae0c:	6907      	ldr	r7, [r0, #16]
 800ae0e:	3214      	adds	r2, #20
 800ae10:	0013      	movs	r3, r2
 800ae12:	b085      	sub	sp, #20
 800ae14:	114e      	asrs	r6, r1, #5
 800ae16:	42b7      	cmp	r7, r6
 800ae18:	dd31      	ble.n	800ae7e <rshift+0x76>
 800ae1a:	00b3      	lsls	r3, r6, #2
 800ae1c:	18d3      	adds	r3, r2, r3
 800ae1e:	251f      	movs	r5, #31
 800ae20:	9301      	str	r3, [sp, #4]
 800ae22:	000b      	movs	r3, r1
 800ae24:	00bc      	lsls	r4, r7, #2
 800ae26:	402b      	ands	r3, r5
 800ae28:	1914      	adds	r4, r2, r4
 800ae2a:	9302      	str	r3, [sp, #8]
 800ae2c:	4229      	tst	r1, r5
 800ae2e:	d10c      	bne.n	800ae4a <rshift+0x42>
 800ae30:	0015      	movs	r5, r2
 800ae32:	9901      	ldr	r1, [sp, #4]
 800ae34:	428c      	cmp	r4, r1
 800ae36:	d838      	bhi.n	800aeaa <rshift+0xa2>
 800ae38:	9901      	ldr	r1, [sp, #4]
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	3903      	subs	r1, #3
 800ae3e:	428c      	cmp	r4, r1
 800ae40:	d301      	bcc.n	800ae46 <rshift+0x3e>
 800ae42:	1bbb      	subs	r3, r7, r6
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	18d3      	adds	r3, r2, r3
 800ae48:	e019      	b.n	800ae7e <rshift+0x76>
 800ae4a:	2120      	movs	r1, #32
 800ae4c:	9b02      	ldr	r3, [sp, #8]
 800ae4e:	9d01      	ldr	r5, [sp, #4]
 800ae50:	1acb      	subs	r3, r1, r3
 800ae52:	9303      	str	r3, [sp, #12]
 800ae54:	cd02      	ldmia	r5!, {r1}
 800ae56:	9b02      	ldr	r3, [sp, #8]
 800ae58:	4694      	mov	ip, r2
 800ae5a:	40d9      	lsrs	r1, r3
 800ae5c:	9100      	str	r1, [sp, #0]
 800ae5e:	42ac      	cmp	r4, r5
 800ae60:	d816      	bhi.n	800ae90 <rshift+0x88>
 800ae62:	9d01      	ldr	r5, [sp, #4]
 800ae64:	2300      	movs	r3, #0
 800ae66:	3501      	adds	r5, #1
 800ae68:	42ac      	cmp	r4, r5
 800ae6a:	d302      	bcc.n	800ae72 <rshift+0x6a>
 800ae6c:	1bbb      	subs	r3, r7, r6
 800ae6e:	009b      	lsls	r3, r3, #2
 800ae70:	3b04      	subs	r3, #4
 800ae72:	9900      	ldr	r1, [sp, #0]
 800ae74:	18d3      	adds	r3, r2, r3
 800ae76:	6019      	str	r1, [r3, #0]
 800ae78:	2900      	cmp	r1, #0
 800ae7a:	d000      	beq.n	800ae7e <rshift+0x76>
 800ae7c:	3304      	adds	r3, #4
 800ae7e:	1a99      	subs	r1, r3, r2
 800ae80:	1089      	asrs	r1, r1, #2
 800ae82:	6101      	str	r1, [r0, #16]
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d101      	bne.n	800ae8c <rshift+0x84>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	6143      	str	r3, [r0, #20]
 800ae8c:	b005      	add	sp, #20
 800ae8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae90:	682b      	ldr	r3, [r5, #0]
 800ae92:	9903      	ldr	r1, [sp, #12]
 800ae94:	408b      	lsls	r3, r1
 800ae96:	9900      	ldr	r1, [sp, #0]
 800ae98:	4319      	orrs	r1, r3
 800ae9a:	4663      	mov	r3, ip
 800ae9c:	c302      	stmia	r3!, {r1}
 800ae9e:	469c      	mov	ip, r3
 800aea0:	cd02      	ldmia	r5!, {r1}
 800aea2:	9b02      	ldr	r3, [sp, #8]
 800aea4:	40d9      	lsrs	r1, r3
 800aea6:	9100      	str	r1, [sp, #0]
 800aea8:	e7d9      	b.n	800ae5e <rshift+0x56>
 800aeaa:	c908      	ldmia	r1!, {r3}
 800aeac:	c508      	stmia	r5!, {r3}
 800aeae:	e7c1      	b.n	800ae34 <rshift+0x2c>

0800aeb0 <__hexdig_fun>:
 800aeb0:	0002      	movs	r2, r0
 800aeb2:	3a30      	subs	r2, #48	; 0x30
 800aeb4:	0003      	movs	r3, r0
 800aeb6:	2a09      	cmp	r2, #9
 800aeb8:	d802      	bhi.n	800aec0 <__hexdig_fun+0x10>
 800aeba:	3b20      	subs	r3, #32
 800aebc:	b2d8      	uxtb	r0, r3
 800aebe:	4770      	bx	lr
 800aec0:	0002      	movs	r2, r0
 800aec2:	3a61      	subs	r2, #97	; 0x61
 800aec4:	2a05      	cmp	r2, #5
 800aec6:	d801      	bhi.n	800aecc <__hexdig_fun+0x1c>
 800aec8:	3b47      	subs	r3, #71	; 0x47
 800aeca:	e7f7      	b.n	800aebc <__hexdig_fun+0xc>
 800aecc:	001a      	movs	r2, r3
 800aece:	3a41      	subs	r2, #65	; 0x41
 800aed0:	2000      	movs	r0, #0
 800aed2:	2a05      	cmp	r2, #5
 800aed4:	d8f3      	bhi.n	800aebe <__hexdig_fun+0xe>
 800aed6:	3b27      	subs	r3, #39	; 0x27
 800aed8:	e7f0      	b.n	800aebc <__hexdig_fun+0xc>
	...

0800aedc <__gethex>:
 800aedc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aede:	b08d      	sub	sp, #52	; 0x34
 800aee0:	930a      	str	r3, [sp, #40]	; 0x28
 800aee2:	4bbd      	ldr	r3, [pc, #756]	; (800b1d8 <__gethex+0x2fc>)
 800aee4:	9005      	str	r0, [sp, #20]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	9109      	str	r1, [sp, #36]	; 0x24
 800aeea:	0018      	movs	r0, r3
 800aeec:	9202      	str	r2, [sp, #8]
 800aeee:	9307      	str	r3, [sp, #28]
 800aef0:	f7f5 f914 	bl	800011c <strlen>
 800aef4:	2202      	movs	r2, #2
 800aef6:	9b07      	ldr	r3, [sp, #28]
 800aef8:	4252      	negs	r2, r2
 800aefa:	181b      	adds	r3, r3, r0
 800aefc:	3b01      	subs	r3, #1
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	9003      	str	r0, [sp, #12]
 800af02:	930b      	str	r3, [sp, #44]	; 0x2c
 800af04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af06:	6819      	ldr	r1, [r3, #0]
 800af08:	1c8b      	adds	r3, r1, #2
 800af0a:	1a52      	subs	r2, r2, r1
 800af0c:	18d1      	adds	r1, r2, r3
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	9108      	str	r1, [sp, #32]
 800af12:	9901      	ldr	r1, [sp, #4]
 800af14:	3301      	adds	r3, #1
 800af16:	7808      	ldrb	r0, [r1, #0]
 800af18:	2830      	cmp	r0, #48	; 0x30
 800af1a:	d0f7      	beq.n	800af0c <__gethex+0x30>
 800af1c:	f7ff ffc8 	bl	800aeb0 <__hexdig_fun>
 800af20:	1e04      	subs	r4, r0, #0
 800af22:	d13e      	bne.n	800afa2 <__gethex+0xc6>
 800af24:	9a03      	ldr	r2, [sp, #12]
 800af26:	9907      	ldr	r1, [sp, #28]
 800af28:	9801      	ldr	r0, [sp, #4]
 800af2a:	f001 fda7 	bl	800ca7c <strncmp>
 800af2e:	1e07      	subs	r7, r0, #0
 800af30:	d000      	beq.n	800af34 <__gethex+0x58>
 800af32:	e06f      	b.n	800b014 <__gethex+0x138>
 800af34:	9b01      	ldr	r3, [sp, #4]
 800af36:	9a03      	ldr	r2, [sp, #12]
 800af38:	5c98      	ldrb	r0, [r3, r2]
 800af3a:	189d      	adds	r5, r3, r2
 800af3c:	f7ff ffb8 	bl	800aeb0 <__hexdig_fun>
 800af40:	2301      	movs	r3, #1
 800af42:	9304      	str	r3, [sp, #16]
 800af44:	2800      	cmp	r0, #0
 800af46:	d034      	beq.n	800afb2 <__gethex+0xd6>
 800af48:	9501      	str	r5, [sp, #4]
 800af4a:	9b01      	ldr	r3, [sp, #4]
 800af4c:	7818      	ldrb	r0, [r3, #0]
 800af4e:	2830      	cmp	r0, #48	; 0x30
 800af50:	d009      	beq.n	800af66 <__gethex+0x8a>
 800af52:	f7ff ffad 	bl	800aeb0 <__hexdig_fun>
 800af56:	4243      	negs	r3, r0
 800af58:	4143      	adcs	r3, r0
 800af5a:	9304      	str	r3, [sp, #16]
 800af5c:	2301      	movs	r3, #1
 800af5e:	002c      	movs	r4, r5
 800af60:	9308      	str	r3, [sp, #32]
 800af62:	9d01      	ldr	r5, [sp, #4]
 800af64:	e004      	b.n	800af70 <__gethex+0x94>
 800af66:	9b01      	ldr	r3, [sp, #4]
 800af68:	3301      	adds	r3, #1
 800af6a:	9301      	str	r3, [sp, #4]
 800af6c:	e7ed      	b.n	800af4a <__gethex+0x6e>
 800af6e:	3501      	adds	r5, #1
 800af70:	7828      	ldrb	r0, [r5, #0]
 800af72:	f7ff ff9d 	bl	800aeb0 <__hexdig_fun>
 800af76:	1e07      	subs	r7, r0, #0
 800af78:	d1f9      	bne.n	800af6e <__gethex+0x92>
 800af7a:	0028      	movs	r0, r5
 800af7c:	9a03      	ldr	r2, [sp, #12]
 800af7e:	9907      	ldr	r1, [sp, #28]
 800af80:	f001 fd7c 	bl	800ca7c <strncmp>
 800af84:	2800      	cmp	r0, #0
 800af86:	d112      	bne.n	800afae <__gethex+0xd2>
 800af88:	2c00      	cmp	r4, #0
 800af8a:	d107      	bne.n	800af9c <__gethex+0xc0>
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	18ed      	adds	r5, r5, r3
 800af90:	002c      	movs	r4, r5
 800af92:	7828      	ldrb	r0, [r5, #0]
 800af94:	f7ff ff8c 	bl	800aeb0 <__hexdig_fun>
 800af98:	2800      	cmp	r0, #0
 800af9a:	d106      	bne.n	800afaa <__gethex+0xce>
 800af9c:	1b67      	subs	r7, r4, r5
 800af9e:	00bf      	lsls	r7, r7, #2
 800afa0:	e007      	b.n	800afb2 <__gethex+0xd6>
 800afa2:	2300      	movs	r3, #0
 800afa4:	001c      	movs	r4, r3
 800afa6:	9304      	str	r3, [sp, #16]
 800afa8:	e7db      	b.n	800af62 <__gethex+0x86>
 800afaa:	3501      	adds	r5, #1
 800afac:	e7f1      	b.n	800af92 <__gethex+0xb6>
 800afae:	2c00      	cmp	r4, #0
 800afb0:	d1f4      	bne.n	800af9c <__gethex+0xc0>
 800afb2:	2220      	movs	r2, #32
 800afb4:	782b      	ldrb	r3, [r5, #0]
 800afb6:	002e      	movs	r6, r5
 800afb8:	4393      	bics	r3, r2
 800afba:	2b50      	cmp	r3, #80	; 0x50
 800afbc:	d11d      	bne.n	800affa <__gethex+0x11e>
 800afbe:	786b      	ldrb	r3, [r5, #1]
 800afc0:	2b2b      	cmp	r3, #43	; 0x2b
 800afc2:	d02c      	beq.n	800b01e <__gethex+0x142>
 800afc4:	2b2d      	cmp	r3, #45	; 0x2d
 800afc6:	d02e      	beq.n	800b026 <__gethex+0x14a>
 800afc8:	2300      	movs	r3, #0
 800afca:	1c6e      	adds	r6, r5, #1
 800afcc:	9306      	str	r3, [sp, #24]
 800afce:	7830      	ldrb	r0, [r6, #0]
 800afd0:	f7ff ff6e 	bl	800aeb0 <__hexdig_fun>
 800afd4:	1e43      	subs	r3, r0, #1
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	2b18      	cmp	r3, #24
 800afda:	d82b      	bhi.n	800b034 <__gethex+0x158>
 800afdc:	3810      	subs	r0, #16
 800afde:	0004      	movs	r4, r0
 800afe0:	7870      	ldrb	r0, [r6, #1]
 800afe2:	f7ff ff65 	bl	800aeb0 <__hexdig_fun>
 800afe6:	1e43      	subs	r3, r0, #1
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	3601      	adds	r6, #1
 800afec:	2b18      	cmp	r3, #24
 800afee:	d91c      	bls.n	800b02a <__gethex+0x14e>
 800aff0:	9b06      	ldr	r3, [sp, #24]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d000      	beq.n	800aff8 <__gethex+0x11c>
 800aff6:	4264      	negs	r4, r4
 800aff8:	193f      	adds	r7, r7, r4
 800affa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800affc:	601e      	str	r6, [r3, #0]
 800affe:	9b04      	ldr	r3, [sp, #16]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d019      	beq.n	800b038 <__gethex+0x15c>
 800b004:	2600      	movs	r6, #0
 800b006:	9b08      	ldr	r3, [sp, #32]
 800b008:	42b3      	cmp	r3, r6
 800b00a:	d100      	bne.n	800b00e <__gethex+0x132>
 800b00c:	3606      	adds	r6, #6
 800b00e:	0030      	movs	r0, r6
 800b010:	b00d      	add	sp, #52	; 0x34
 800b012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b014:	2301      	movs	r3, #1
 800b016:	0027      	movs	r7, r4
 800b018:	9d01      	ldr	r5, [sp, #4]
 800b01a:	9304      	str	r3, [sp, #16]
 800b01c:	e7c9      	b.n	800afb2 <__gethex+0xd6>
 800b01e:	2300      	movs	r3, #0
 800b020:	9306      	str	r3, [sp, #24]
 800b022:	1cae      	adds	r6, r5, #2
 800b024:	e7d3      	b.n	800afce <__gethex+0xf2>
 800b026:	2301      	movs	r3, #1
 800b028:	e7fa      	b.n	800b020 <__gethex+0x144>
 800b02a:	230a      	movs	r3, #10
 800b02c:	435c      	muls	r4, r3
 800b02e:	1824      	adds	r4, r4, r0
 800b030:	3c10      	subs	r4, #16
 800b032:	e7d5      	b.n	800afe0 <__gethex+0x104>
 800b034:	002e      	movs	r6, r5
 800b036:	e7e0      	b.n	800affa <__gethex+0x11e>
 800b038:	9b01      	ldr	r3, [sp, #4]
 800b03a:	9904      	ldr	r1, [sp, #16]
 800b03c:	1aeb      	subs	r3, r5, r3
 800b03e:	3b01      	subs	r3, #1
 800b040:	2b07      	cmp	r3, #7
 800b042:	dc0a      	bgt.n	800b05a <__gethex+0x17e>
 800b044:	9805      	ldr	r0, [sp, #20]
 800b046:	f000 fa99 	bl	800b57c <_Balloc>
 800b04a:	1e04      	subs	r4, r0, #0
 800b04c:	d108      	bne.n	800b060 <__gethex+0x184>
 800b04e:	0002      	movs	r2, r0
 800b050:	21de      	movs	r1, #222	; 0xde
 800b052:	4b62      	ldr	r3, [pc, #392]	; (800b1dc <__gethex+0x300>)
 800b054:	4862      	ldr	r0, [pc, #392]	; (800b1e0 <__gethex+0x304>)
 800b056:	f001 fdff 	bl	800cc58 <__assert_func>
 800b05a:	3101      	adds	r1, #1
 800b05c:	105b      	asrs	r3, r3, #1
 800b05e:	e7ef      	b.n	800b040 <__gethex+0x164>
 800b060:	0003      	movs	r3, r0
 800b062:	3314      	adds	r3, #20
 800b064:	9304      	str	r3, [sp, #16]
 800b066:	9309      	str	r3, [sp, #36]	; 0x24
 800b068:	2300      	movs	r3, #0
 800b06a:	001e      	movs	r6, r3
 800b06c:	9306      	str	r3, [sp, #24]
 800b06e:	9b01      	ldr	r3, [sp, #4]
 800b070:	42ab      	cmp	r3, r5
 800b072:	d340      	bcc.n	800b0f6 <__gethex+0x21a>
 800b074:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b076:	9b04      	ldr	r3, [sp, #16]
 800b078:	c540      	stmia	r5!, {r6}
 800b07a:	1aed      	subs	r5, r5, r3
 800b07c:	10ad      	asrs	r5, r5, #2
 800b07e:	0030      	movs	r0, r6
 800b080:	6125      	str	r5, [r4, #16]
 800b082:	f000 fb73 	bl	800b76c <__hi0bits>
 800b086:	9b02      	ldr	r3, [sp, #8]
 800b088:	016d      	lsls	r5, r5, #5
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	1a2e      	subs	r6, r5, r0
 800b08e:	9301      	str	r3, [sp, #4]
 800b090:	429e      	cmp	r6, r3
 800b092:	dd5a      	ble.n	800b14a <__gethex+0x26e>
 800b094:	1af6      	subs	r6, r6, r3
 800b096:	0031      	movs	r1, r6
 800b098:	0020      	movs	r0, r4
 800b09a:	f000 ff16 	bl	800beca <__any_on>
 800b09e:	1e05      	subs	r5, r0, #0
 800b0a0:	d016      	beq.n	800b0d0 <__gethex+0x1f4>
 800b0a2:	2501      	movs	r5, #1
 800b0a4:	211f      	movs	r1, #31
 800b0a6:	0028      	movs	r0, r5
 800b0a8:	1e73      	subs	r3, r6, #1
 800b0aa:	4019      	ands	r1, r3
 800b0ac:	4088      	lsls	r0, r1
 800b0ae:	0001      	movs	r1, r0
 800b0b0:	115a      	asrs	r2, r3, #5
 800b0b2:	9804      	ldr	r0, [sp, #16]
 800b0b4:	0092      	lsls	r2, r2, #2
 800b0b6:	5812      	ldr	r2, [r2, r0]
 800b0b8:	420a      	tst	r2, r1
 800b0ba:	d009      	beq.n	800b0d0 <__gethex+0x1f4>
 800b0bc:	42ab      	cmp	r3, r5
 800b0be:	dd06      	ble.n	800b0ce <__gethex+0x1f2>
 800b0c0:	0020      	movs	r0, r4
 800b0c2:	1eb1      	subs	r1, r6, #2
 800b0c4:	f000 ff01 	bl	800beca <__any_on>
 800b0c8:	3502      	adds	r5, #2
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	d100      	bne.n	800b0d0 <__gethex+0x1f4>
 800b0ce:	2502      	movs	r5, #2
 800b0d0:	0031      	movs	r1, r6
 800b0d2:	0020      	movs	r0, r4
 800b0d4:	f7ff fe98 	bl	800ae08 <rshift>
 800b0d8:	19bf      	adds	r7, r7, r6
 800b0da:	9b02      	ldr	r3, [sp, #8]
 800b0dc:	689b      	ldr	r3, [r3, #8]
 800b0de:	9303      	str	r3, [sp, #12]
 800b0e0:	42bb      	cmp	r3, r7
 800b0e2:	da42      	bge.n	800b16a <__gethex+0x28e>
 800b0e4:	0021      	movs	r1, r4
 800b0e6:	9805      	ldr	r0, [sp, #20]
 800b0e8:	f000 fa8c 	bl	800b604 <_Bfree>
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b0f0:	26a3      	movs	r6, #163	; 0xa3
 800b0f2:	6013      	str	r3, [r2, #0]
 800b0f4:	e78b      	b.n	800b00e <__gethex+0x132>
 800b0f6:	1e6b      	subs	r3, r5, #1
 800b0f8:	9308      	str	r3, [sp, #32]
 800b0fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d014      	beq.n	800b12c <__gethex+0x250>
 800b102:	9b06      	ldr	r3, [sp, #24]
 800b104:	2b20      	cmp	r3, #32
 800b106:	d104      	bne.n	800b112 <__gethex+0x236>
 800b108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b10a:	c340      	stmia	r3!, {r6}
 800b10c:	2600      	movs	r6, #0
 800b10e:	9309      	str	r3, [sp, #36]	; 0x24
 800b110:	9606      	str	r6, [sp, #24]
 800b112:	9b08      	ldr	r3, [sp, #32]
 800b114:	7818      	ldrb	r0, [r3, #0]
 800b116:	f7ff fecb 	bl	800aeb0 <__hexdig_fun>
 800b11a:	230f      	movs	r3, #15
 800b11c:	4018      	ands	r0, r3
 800b11e:	9b06      	ldr	r3, [sp, #24]
 800b120:	9d08      	ldr	r5, [sp, #32]
 800b122:	4098      	lsls	r0, r3
 800b124:	3304      	adds	r3, #4
 800b126:	4306      	orrs	r6, r0
 800b128:	9306      	str	r3, [sp, #24]
 800b12a:	e7a0      	b.n	800b06e <__gethex+0x192>
 800b12c:	2301      	movs	r3, #1
 800b12e:	9a03      	ldr	r2, [sp, #12]
 800b130:	1a9d      	subs	r5, r3, r2
 800b132:	9b08      	ldr	r3, [sp, #32]
 800b134:	195d      	adds	r5, r3, r5
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	429d      	cmp	r5, r3
 800b13a:	d3e2      	bcc.n	800b102 <__gethex+0x226>
 800b13c:	0028      	movs	r0, r5
 800b13e:	9907      	ldr	r1, [sp, #28]
 800b140:	f001 fc9c 	bl	800ca7c <strncmp>
 800b144:	2800      	cmp	r0, #0
 800b146:	d1dc      	bne.n	800b102 <__gethex+0x226>
 800b148:	e791      	b.n	800b06e <__gethex+0x192>
 800b14a:	9b01      	ldr	r3, [sp, #4]
 800b14c:	2500      	movs	r5, #0
 800b14e:	429e      	cmp	r6, r3
 800b150:	dac3      	bge.n	800b0da <__gethex+0x1fe>
 800b152:	1b9e      	subs	r6, r3, r6
 800b154:	0021      	movs	r1, r4
 800b156:	0032      	movs	r2, r6
 800b158:	9805      	ldr	r0, [sp, #20]
 800b15a:	f000 fc71 	bl	800ba40 <__lshift>
 800b15e:	0003      	movs	r3, r0
 800b160:	3314      	adds	r3, #20
 800b162:	0004      	movs	r4, r0
 800b164:	1bbf      	subs	r7, r7, r6
 800b166:	9304      	str	r3, [sp, #16]
 800b168:	e7b7      	b.n	800b0da <__gethex+0x1fe>
 800b16a:	9b02      	ldr	r3, [sp, #8]
 800b16c:	685e      	ldr	r6, [r3, #4]
 800b16e:	42be      	cmp	r6, r7
 800b170:	dd71      	ble.n	800b256 <__gethex+0x37a>
 800b172:	9b01      	ldr	r3, [sp, #4]
 800b174:	1bf6      	subs	r6, r6, r7
 800b176:	42b3      	cmp	r3, r6
 800b178:	dc38      	bgt.n	800b1ec <__gethex+0x310>
 800b17a:	9b02      	ldr	r3, [sp, #8]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	2b02      	cmp	r3, #2
 800b180:	d026      	beq.n	800b1d0 <__gethex+0x2f4>
 800b182:	2b03      	cmp	r3, #3
 800b184:	d02e      	beq.n	800b1e4 <__gethex+0x308>
 800b186:	2b01      	cmp	r3, #1
 800b188:	d119      	bne.n	800b1be <__gethex+0x2e2>
 800b18a:	9b01      	ldr	r3, [sp, #4]
 800b18c:	42b3      	cmp	r3, r6
 800b18e:	d116      	bne.n	800b1be <__gethex+0x2e2>
 800b190:	2b01      	cmp	r3, #1
 800b192:	d10d      	bne.n	800b1b0 <__gethex+0x2d4>
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	2662      	movs	r6, #98	; 0x62
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	9301      	str	r3, [sp, #4]
 800b19c:	9a01      	ldr	r2, [sp, #4]
 800b19e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1a0:	601a      	str	r2, [r3, #0]
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	9a04      	ldr	r2, [sp, #16]
 800b1a6:	6123      	str	r3, [r4, #16]
 800b1a8:	6013      	str	r3, [r2, #0]
 800b1aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1ac:	601c      	str	r4, [r3, #0]
 800b1ae:	e72e      	b.n	800b00e <__gethex+0x132>
 800b1b0:	9901      	ldr	r1, [sp, #4]
 800b1b2:	0020      	movs	r0, r4
 800b1b4:	3901      	subs	r1, #1
 800b1b6:	f000 fe88 	bl	800beca <__any_on>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	d1ea      	bne.n	800b194 <__gethex+0x2b8>
 800b1be:	0021      	movs	r1, r4
 800b1c0:	9805      	ldr	r0, [sp, #20]
 800b1c2:	f000 fa1f 	bl	800b604 <_Bfree>
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b1ca:	2650      	movs	r6, #80	; 0x50
 800b1cc:	6013      	str	r3, [r2, #0]
 800b1ce:	e71e      	b.n	800b00e <__gethex+0x132>
 800b1d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1f3      	bne.n	800b1be <__gethex+0x2e2>
 800b1d6:	e7dd      	b.n	800b194 <__gethex+0x2b8>
 800b1d8:	0800daf8 	.word	0x0800daf8
 800b1dc:	0800da7c 	.word	0x0800da7c
 800b1e0:	0800da8d 	.word	0x0800da8d
 800b1e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1d4      	bne.n	800b194 <__gethex+0x2b8>
 800b1ea:	e7e8      	b.n	800b1be <__gethex+0x2e2>
 800b1ec:	1e77      	subs	r7, r6, #1
 800b1ee:	2d00      	cmp	r5, #0
 800b1f0:	d12f      	bne.n	800b252 <__gethex+0x376>
 800b1f2:	2f00      	cmp	r7, #0
 800b1f4:	d004      	beq.n	800b200 <__gethex+0x324>
 800b1f6:	0039      	movs	r1, r7
 800b1f8:	0020      	movs	r0, r4
 800b1fa:	f000 fe66 	bl	800beca <__any_on>
 800b1fe:	0005      	movs	r5, r0
 800b200:	231f      	movs	r3, #31
 800b202:	117a      	asrs	r2, r7, #5
 800b204:	401f      	ands	r7, r3
 800b206:	3b1e      	subs	r3, #30
 800b208:	40bb      	lsls	r3, r7
 800b20a:	9904      	ldr	r1, [sp, #16]
 800b20c:	0092      	lsls	r2, r2, #2
 800b20e:	5852      	ldr	r2, [r2, r1]
 800b210:	421a      	tst	r2, r3
 800b212:	d001      	beq.n	800b218 <__gethex+0x33c>
 800b214:	2302      	movs	r3, #2
 800b216:	431d      	orrs	r5, r3
 800b218:	9b01      	ldr	r3, [sp, #4]
 800b21a:	0031      	movs	r1, r6
 800b21c:	1b9b      	subs	r3, r3, r6
 800b21e:	2602      	movs	r6, #2
 800b220:	0020      	movs	r0, r4
 800b222:	9301      	str	r3, [sp, #4]
 800b224:	f7ff fdf0 	bl	800ae08 <rshift>
 800b228:	9b02      	ldr	r3, [sp, #8]
 800b22a:	685f      	ldr	r7, [r3, #4]
 800b22c:	2d00      	cmp	r5, #0
 800b22e:	d041      	beq.n	800b2b4 <__gethex+0x3d8>
 800b230:	9b02      	ldr	r3, [sp, #8]
 800b232:	68db      	ldr	r3, [r3, #12]
 800b234:	2b02      	cmp	r3, #2
 800b236:	d010      	beq.n	800b25a <__gethex+0x37e>
 800b238:	2b03      	cmp	r3, #3
 800b23a:	d012      	beq.n	800b262 <__gethex+0x386>
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d106      	bne.n	800b24e <__gethex+0x372>
 800b240:	07aa      	lsls	r2, r5, #30
 800b242:	d504      	bpl.n	800b24e <__gethex+0x372>
 800b244:	9a04      	ldr	r2, [sp, #16]
 800b246:	6810      	ldr	r0, [r2, #0]
 800b248:	4305      	orrs	r5, r0
 800b24a:	421d      	tst	r5, r3
 800b24c:	d10c      	bne.n	800b268 <__gethex+0x38c>
 800b24e:	2310      	movs	r3, #16
 800b250:	e02f      	b.n	800b2b2 <__gethex+0x3d6>
 800b252:	2501      	movs	r5, #1
 800b254:	e7d4      	b.n	800b200 <__gethex+0x324>
 800b256:	2601      	movs	r6, #1
 800b258:	e7e8      	b.n	800b22c <__gethex+0x350>
 800b25a:	2301      	movs	r3, #1
 800b25c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b25e:	1a9b      	subs	r3, r3, r2
 800b260:	9313      	str	r3, [sp, #76]	; 0x4c
 800b262:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b264:	2b00      	cmp	r3, #0
 800b266:	d0f2      	beq.n	800b24e <__gethex+0x372>
 800b268:	6923      	ldr	r3, [r4, #16]
 800b26a:	2000      	movs	r0, #0
 800b26c:	9303      	str	r3, [sp, #12]
 800b26e:	009b      	lsls	r3, r3, #2
 800b270:	9304      	str	r3, [sp, #16]
 800b272:	0023      	movs	r3, r4
 800b274:	9a04      	ldr	r2, [sp, #16]
 800b276:	3314      	adds	r3, #20
 800b278:	1899      	adds	r1, r3, r2
 800b27a:	681a      	ldr	r2, [r3, #0]
 800b27c:	1c55      	adds	r5, r2, #1
 800b27e:	d01e      	beq.n	800b2be <__gethex+0x3e2>
 800b280:	3201      	adds	r2, #1
 800b282:	601a      	str	r2, [r3, #0]
 800b284:	0023      	movs	r3, r4
 800b286:	3314      	adds	r3, #20
 800b288:	2e02      	cmp	r6, #2
 800b28a:	d140      	bne.n	800b30e <__gethex+0x432>
 800b28c:	9a02      	ldr	r2, [sp, #8]
 800b28e:	9901      	ldr	r1, [sp, #4]
 800b290:	6812      	ldr	r2, [r2, #0]
 800b292:	3a01      	subs	r2, #1
 800b294:	428a      	cmp	r2, r1
 800b296:	d10b      	bne.n	800b2b0 <__gethex+0x3d4>
 800b298:	114a      	asrs	r2, r1, #5
 800b29a:	211f      	movs	r1, #31
 800b29c:	9801      	ldr	r0, [sp, #4]
 800b29e:	0092      	lsls	r2, r2, #2
 800b2a0:	4001      	ands	r1, r0
 800b2a2:	2001      	movs	r0, #1
 800b2a4:	0005      	movs	r5, r0
 800b2a6:	408d      	lsls	r5, r1
 800b2a8:	58d3      	ldr	r3, [r2, r3]
 800b2aa:	422b      	tst	r3, r5
 800b2ac:	d000      	beq.n	800b2b0 <__gethex+0x3d4>
 800b2ae:	2601      	movs	r6, #1
 800b2b0:	2320      	movs	r3, #32
 800b2b2:	431e      	orrs	r6, r3
 800b2b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2b6:	601c      	str	r4, [r3, #0]
 800b2b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2ba:	601f      	str	r7, [r3, #0]
 800b2bc:	e6a7      	b.n	800b00e <__gethex+0x132>
 800b2be:	c301      	stmia	r3!, {r0}
 800b2c0:	4299      	cmp	r1, r3
 800b2c2:	d8da      	bhi.n	800b27a <__gethex+0x39e>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	68a2      	ldr	r2, [r4, #8]
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	db17      	blt.n	800b2fc <__gethex+0x420>
 800b2cc:	6863      	ldr	r3, [r4, #4]
 800b2ce:	9805      	ldr	r0, [sp, #20]
 800b2d0:	1c59      	adds	r1, r3, #1
 800b2d2:	f000 f953 	bl	800b57c <_Balloc>
 800b2d6:	1e05      	subs	r5, r0, #0
 800b2d8:	d103      	bne.n	800b2e2 <__gethex+0x406>
 800b2da:	0002      	movs	r2, r0
 800b2dc:	2184      	movs	r1, #132	; 0x84
 800b2de:	4b1c      	ldr	r3, [pc, #112]	; (800b350 <__gethex+0x474>)
 800b2e0:	e6b8      	b.n	800b054 <__gethex+0x178>
 800b2e2:	0021      	movs	r1, r4
 800b2e4:	6923      	ldr	r3, [r4, #16]
 800b2e6:	310c      	adds	r1, #12
 800b2e8:	1c9a      	adds	r2, r3, #2
 800b2ea:	0092      	lsls	r2, r2, #2
 800b2ec:	300c      	adds	r0, #12
 800b2ee:	f000 f93c 	bl	800b56a <memcpy>
 800b2f2:	0021      	movs	r1, r4
 800b2f4:	9805      	ldr	r0, [sp, #20]
 800b2f6:	f000 f985 	bl	800b604 <_Bfree>
 800b2fa:	002c      	movs	r4, r5
 800b2fc:	6923      	ldr	r3, [r4, #16]
 800b2fe:	1c5a      	adds	r2, r3, #1
 800b300:	6122      	str	r2, [r4, #16]
 800b302:	2201      	movs	r2, #1
 800b304:	3304      	adds	r3, #4
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	18e3      	adds	r3, r4, r3
 800b30a:	605a      	str	r2, [r3, #4]
 800b30c:	e7ba      	b.n	800b284 <__gethex+0x3a8>
 800b30e:	6922      	ldr	r2, [r4, #16]
 800b310:	9903      	ldr	r1, [sp, #12]
 800b312:	428a      	cmp	r2, r1
 800b314:	dd09      	ble.n	800b32a <__gethex+0x44e>
 800b316:	2101      	movs	r1, #1
 800b318:	0020      	movs	r0, r4
 800b31a:	f7ff fd75 	bl	800ae08 <rshift>
 800b31e:	9b02      	ldr	r3, [sp, #8]
 800b320:	3701      	adds	r7, #1
 800b322:	689b      	ldr	r3, [r3, #8]
 800b324:	42bb      	cmp	r3, r7
 800b326:	dac2      	bge.n	800b2ae <__gethex+0x3d2>
 800b328:	e6dc      	b.n	800b0e4 <__gethex+0x208>
 800b32a:	221f      	movs	r2, #31
 800b32c:	9d01      	ldr	r5, [sp, #4]
 800b32e:	9901      	ldr	r1, [sp, #4]
 800b330:	2601      	movs	r6, #1
 800b332:	4015      	ands	r5, r2
 800b334:	4211      	tst	r1, r2
 800b336:	d0bb      	beq.n	800b2b0 <__gethex+0x3d4>
 800b338:	9a04      	ldr	r2, [sp, #16]
 800b33a:	189b      	adds	r3, r3, r2
 800b33c:	3b04      	subs	r3, #4
 800b33e:	6818      	ldr	r0, [r3, #0]
 800b340:	f000 fa14 	bl	800b76c <__hi0bits>
 800b344:	2320      	movs	r3, #32
 800b346:	1b5d      	subs	r5, r3, r5
 800b348:	42a8      	cmp	r0, r5
 800b34a:	dbe4      	blt.n	800b316 <__gethex+0x43a>
 800b34c:	e7b0      	b.n	800b2b0 <__gethex+0x3d4>
 800b34e:	46c0      	nop			; (mov r8, r8)
 800b350:	0800da7c 	.word	0x0800da7c

0800b354 <L_shift>:
 800b354:	2308      	movs	r3, #8
 800b356:	b570      	push	{r4, r5, r6, lr}
 800b358:	2520      	movs	r5, #32
 800b35a:	1a9a      	subs	r2, r3, r2
 800b35c:	0092      	lsls	r2, r2, #2
 800b35e:	1aad      	subs	r5, r5, r2
 800b360:	6843      	ldr	r3, [r0, #4]
 800b362:	6806      	ldr	r6, [r0, #0]
 800b364:	001c      	movs	r4, r3
 800b366:	40ac      	lsls	r4, r5
 800b368:	40d3      	lsrs	r3, r2
 800b36a:	4334      	orrs	r4, r6
 800b36c:	6004      	str	r4, [r0, #0]
 800b36e:	6043      	str	r3, [r0, #4]
 800b370:	3004      	adds	r0, #4
 800b372:	4288      	cmp	r0, r1
 800b374:	d3f4      	bcc.n	800b360 <L_shift+0xc>
 800b376:	bd70      	pop	{r4, r5, r6, pc}

0800b378 <__match>:
 800b378:	b530      	push	{r4, r5, lr}
 800b37a:	6803      	ldr	r3, [r0, #0]
 800b37c:	780c      	ldrb	r4, [r1, #0]
 800b37e:	3301      	adds	r3, #1
 800b380:	2c00      	cmp	r4, #0
 800b382:	d102      	bne.n	800b38a <__match+0x12>
 800b384:	6003      	str	r3, [r0, #0]
 800b386:	2001      	movs	r0, #1
 800b388:	bd30      	pop	{r4, r5, pc}
 800b38a:	781a      	ldrb	r2, [r3, #0]
 800b38c:	0015      	movs	r5, r2
 800b38e:	3d41      	subs	r5, #65	; 0x41
 800b390:	2d19      	cmp	r5, #25
 800b392:	d800      	bhi.n	800b396 <__match+0x1e>
 800b394:	3220      	adds	r2, #32
 800b396:	3101      	adds	r1, #1
 800b398:	42a2      	cmp	r2, r4
 800b39a:	d0ef      	beq.n	800b37c <__match+0x4>
 800b39c:	2000      	movs	r0, #0
 800b39e:	e7f3      	b.n	800b388 <__match+0x10>

0800b3a0 <__hexnan>:
 800b3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3a2:	680b      	ldr	r3, [r1, #0]
 800b3a4:	b08b      	sub	sp, #44	; 0x2c
 800b3a6:	115c      	asrs	r4, r3, #5
 800b3a8:	00a4      	lsls	r4, r4, #2
 800b3aa:	9201      	str	r2, [sp, #4]
 800b3ac:	1912      	adds	r2, r2, r4
 800b3ae:	0019      	movs	r1, r3
 800b3b0:	9202      	str	r2, [sp, #8]
 800b3b2:	221f      	movs	r2, #31
 800b3b4:	4011      	ands	r1, r2
 800b3b6:	9008      	str	r0, [sp, #32]
 800b3b8:	9106      	str	r1, [sp, #24]
 800b3ba:	4213      	tst	r3, r2
 800b3bc:	d002      	beq.n	800b3c4 <__hexnan+0x24>
 800b3be:	9b02      	ldr	r3, [sp, #8]
 800b3c0:	3304      	adds	r3, #4
 800b3c2:	9302      	str	r3, [sp, #8]
 800b3c4:	9b02      	ldr	r3, [sp, #8]
 800b3c6:	2500      	movs	r5, #0
 800b3c8:	1f1e      	subs	r6, r3, #4
 800b3ca:	0037      	movs	r7, r6
 800b3cc:	0034      	movs	r4, r6
 800b3ce:	9b08      	ldr	r3, [sp, #32]
 800b3d0:	6035      	str	r5, [r6, #0]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	9507      	str	r5, [sp, #28]
 800b3d6:	9305      	str	r3, [sp, #20]
 800b3d8:	9503      	str	r5, [sp, #12]
 800b3da:	9b05      	ldr	r3, [sp, #20]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	9309      	str	r3, [sp, #36]	; 0x24
 800b3e0:	9b05      	ldr	r3, [sp, #20]
 800b3e2:	785b      	ldrb	r3, [r3, #1]
 800b3e4:	9304      	str	r3, [sp, #16]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d028      	beq.n	800b43c <__hexnan+0x9c>
 800b3ea:	9804      	ldr	r0, [sp, #16]
 800b3ec:	f7ff fd60 	bl	800aeb0 <__hexdig_fun>
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d154      	bne.n	800b49e <__hexnan+0xfe>
 800b3f4:	9b04      	ldr	r3, [sp, #16]
 800b3f6:	2b20      	cmp	r3, #32
 800b3f8:	d819      	bhi.n	800b42e <__hexnan+0x8e>
 800b3fa:	9b03      	ldr	r3, [sp, #12]
 800b3fc:	9a07      	ldr	r2, [sp, #28]
 800b3fe:	4293      	cmp	r3, r2
 800b400:	dd12      	ble.n	800b428 <__hexnan+0x88>
 800b402:	42bc      	cmp	r4, r7
 800b404:	d206      	bcs.n	800b414 <__hexnan+0x74>
 800b406:	2d07      	cmp	r5, #7
 800b408:	dc04      	bgt.n	800b414 <__hexnan+0x74>
 800b40a:	002a      	movs	r2, r5
 800b40c:	0039      	movs	r1, r7
 800b40e:	0020      	movs	r0, r4
 800b410:	f7ff ffa0 	bl	800b354 <L_shift>
 800b414:	9b01      	ldr	r3, [sp, #4]
 800b416:	2508      	movs	r5, #8
 800b418:	429c      	cmp	r4, r3
 800b41a:	d905      	bls.n	800b428 <__hexnan+0x88>
 800b41c:	1f27      	subs	r7, r4, #4
 800b41e:	2500      	movs	r5, #0
 800b420:	003c      	movs	r4, r7
 800b422:	9b03      	ldr	r3, [sp, #12]
 800b424:	603d      	str	r5, [r7, #0]
 800b426:	9307      	str	r3, [sp, #28]
 800b428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b42a:	9305      	str	r3, [sp, #20]
 800b42c:	e7d5      	b.n	800b3da <__hexnan+0x3a>
 800b42e:	9b04      	ldr	r3, [sp, #16]
 800b430:	2b29      	cmp	r3, #41	; 0x29
 800b432:	d158      	bne.n	800b4e6 <__hexnan+0x146>
 800b434:	9b05      	ldr	r3, [sp, #20]
 800b436:	9a08      	ldr	r2, [sp, #32]
 800b438:	3302      	adds	r3, #2
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	9b03      	ldr	r3, [sp, #12]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d051      	beq.n	800b4e6 <__hexnan+0x146>
 800b442:	42bc      	cmp	r4, r7
 800b444:	d206      	bcs.n	800b454 <__hexnan+0xb4>
 800b446:	2d07      	cmp	r5, #7
 800b448:	dc04      	bgt.n	800b454 <__hexnan+0xb4>
 800b44a:	002a      	movs	r2, r5
 800b44c:	0039      	movs	r1, r7
 800b44e:	0020      	movs	r0, r4
 800b450:	f7ff ff80 	bl	800b354 <L_shift>
 800b454:	9b01      	ldr	r3, [sp, #4]
 800b456:	429c      	cmp	r4, r3
 800b458:	d935      	bls.n	800b4c6 <__hexnan+0x126>
 800b45a:	001a      	movs	r2, r3
 800b45c:	0023      	movs	r3, r4
 800b45e:	cb02      	ldmia	r3!, {r1}
 800b460:	c202      	stmia	r2!, {r1}
 800b462:	429e      	cmp	r6, r3
 800b464:	d2fb      	bcs.n	800b45e <__hexnan+0xbe>
 800b466:	9b02      	ldr	r3, [sp, #8]
 800b468:	1c61      	adds	r1, r4, #1
 800b46a:	1eda      	subs	r2, r3, #3
 800b46c:	2304      	movs	r3, #4
 800b46e:	4291      	cmp	r1, r2
 800b470:	d805      	bhi.n	800b47e <__hexnan+0xde>
 800b472:	9b02      	ldr	r3, [sp, #8]
 800b474:	3b04      	subs	r3, #4
 800b476:	1b1c      	subs	r4, r3, r4
 800b478:	08a4      	lsrs	r4, r4, #2
 800b47a:	3401      	adds	r4, #1
 800b47c:	00a3      	lsls	r3, r4, #2
 800b47e:	9a01      	ldr	r2, [sp, #4]
 800b480:	18d4      	adds	r4, r2, r3
 800b482:	2300      	movs	r3, #0
 800b484:	c408      	stmia	r4!, {r3}
 800b486:	42a6      	cmp	r6, r4
 800b488:	d2fc      	bcs.n	800b484 <__hexnan+0xe4>
 800b48a:	6833      	ldr	r3, [r6, #0]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d104      	bne.n	800b49a <__hexnan+0xfa>
 800b490:	9b01      	ldr	r3, [sp, #4]
 800b492:	429e      	cmp	r6, r3
 800b494:	d125      	bne.n	800b4e2 <__hexnan+0x142>
 800b496:	2301      	movs	r3, #1
 800b498:	6033      	str	r3, [r6, #0]
 800b49a:	2005      	movs	r0, #5
 800b49c:	e024      	b.n	800b4e8 <__hexnan+0x148>
 800b49e:	9b03      	ldr	r3, [sp, #12]
 800b4a0:	3501      	adds	r5, #1
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	9303      	str	r3, [sp, #12]
 800b4a6:	2d08      	cmp	r5, #8
 800b4a8:	dd06      	ble.n	800b4b8 <__hexnan+0x118>
 800b4aa:	9b01      	ldr	r3, [sp, #4]
 800b4ac:	429c      	cmp	r4, r3
 800b4ae:	d9bb      	bls.n	800b428 <__hexnan+0x88>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	2501      	movs	r5, #1
 800b4b4:	3c04      	subs	r4, #4
 800b4b6:	6023      	str	r3, [r4, #0]
 800b4b8:	220f      	movs	r2, #15
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	4010      	ands	r0, r2
 800b4be:	011b      	lsls	r3, r3, #4
 800b4c0:	4318      	orrs	r0, r3
 800b4c2:	6020      	str	r0, [r4, #0]
 800b4c4:	e7b0      	b.n	800b428 <__hexnan+0x88>
 800b4c6:	9b06      	ldr	r3, [sp, #24]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d0de      	beq.n	800b48a <__hexnan+0xea>
 800b4cc:	2220      	movs	r2, #32
 800b4ce:	1ad2      	subs	r2, r2, r3
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	425b      	negs	r3, r3
 800b4d4:	40d3      	lsrs	r3, r2
 800b4d6:	9c02      	ldr	r4, [sp, #8]
 800b4d8:	3c04      	subs	r4, #4
 800b4da:	6822      	ldr	r2, [r4, #0]
 800b4dc:	4013      	ands	r3, r2
 800b4de:	6023      	str	r3, [r4, #0]
 800b4e0:	e7d3      	b.n	800b48a <__hexnan+0xea>
 800b4e2:	3e04      	subs	r6, #4
 800b4e4:	e7d1      	b.n	800b48a <__hexnan+0xea>
 800b4e6:	2004      	movs	r0, #4
 800b4e8:	b00b      	add	sp, #44	; 0x2c
 800b4ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b4ec <_localeconv_r>:
 800b4ec:	4800      	ldr	r0, [pc, #0]	; (800b4f0 <_localeconv_r+0x4>)
 800b4ee:	4770      	bx	lr
 800b4f0:	20000164 	.word	0x20000164

0800b4f4 <_lseek_r>:
 800b4f4:	b570      	push	{r4, r5, r6, lr}
 800b4f6:	0004      	movs	r4, r0
 800b4f8:	0008      	movs	r0, r1
 800b4fa:	0011      	movs	r1, r2
 800b4fc:	001a      	movs	r2, r3
 800b4fe:	2300      	movs	r3, #0
 800b500:	4d05      	ldr	r5, [pc, #20]	; (800b518 <_lseek_r+0x24>)
 800b502:	602b      	str	r3, [r5, #0]
 800b504:	f7f8 fdbc 	bl	8004080 <_lseek>
 800b508:	1c43      	adds	r3, r0, #1
 800b50a:	d103      	bne.n	800b514 <_lseek_r+0x20>
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d000      	beq.n	800b514 <_lseek_r+0x20>
 800b512:	6023      	str	r3, [r4, #0]
 800b514:	bd70      	pop	{r4, r5, r6, pc}
 800b516:	46c0      	nop			; (mov r8, r8)
 800b518:	200005d0 	.word	0x200005d0

0800b51c <malloc>:
 800b51c:	b510      	push	{r4, lr}
 800b51e:	4b03      	ldr	r3, [pc, #12]	; (800b52c <malloc+0x10>)
 800b520:	0001      	movs	r1, r0
 800b522:	6818      	ldr	r0, [r3, #0]
 800b524:	f000 fd4c 	bl	800bfc0 <_malloc_r>
 800b528:	bd10      	pop	{r4, pc}
 800b52a:	46c0      	nop			; (mov r8, r8)
 800b52c:	2000000c 	.word	0x2000000c

0800b530 <__ascii_mbtowc>:
 800b530:	b082      	sub	sp, #8
 800b532:	2900      	cmp	r1, #0
 800b534:	d100      	bne.n	800b538 <__ascii_mbtowc+0x8>
 800b536:	a901      	add	r1, sp, #4
 800b538:	1e10      	subs	r0, r2, #0
 800b53a:	d006      	beq.n	800b54a <__ascii_mbtowc+0x1a>
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d006      	beq.n	800b54e <__ascii_mbtowc+0x1e>
 800b540:	7813      	ldrb	r3, [r2, #0]
 800b542:	600b      	str	r3, [r1, #0]
 800b544:	7810      	ldrb	r0, [r2, #0]
 800b546:	1e43      	subs	r3, r0, #1
 800b548:	4198      	sbcs	r0, r3
 800b54a:	b002      	add	sp, #8
 800b54c:	4770      	bx	lr
 800b54e:	2002      	movs	r0, #2
 800b550:	4240      	negs	r0, r0
 800b552:	e7fa      	b.n	800b54a <__ascii_mbtowc+0x1a>

0800b554 <memchr>:
 800b554:	b2c9      	uxtb	r1, r1
 800b556:	1882      	adds	r2, r0, r2
 800b558:	4290      	cmp	r0, r2
 800b55a:	d101      	bne.n	800b560 <memchr+0xc>
 800b55c:	2000      	movs	r0, #0
 800b55e:	4770      	bx	lr
 800b560:	7803      	ldrb	r3, [r0, #0]
 800b562:	428b      	cmp	r3, r1
 800b564:	d0fb      	beq.n	800b55e <memchr+0xa>
 800b566:	3001      	adds	r0, #1
 800b568:	e7f6      	b.n	800b558 <memchr+0x4>

0800b56a <memcpy>:
 800b56a:	2300      	movs	r3, #0
 800b56c:	b510      	push	{r4, lr}
 800b56e:	429a      	cmp	r2, r3
 800b570:	d100      	bne.n	800b574 <memcpy+0xa>
 800b572:	bd10      	pop	{r4, pc}
 800b574:	5ccc      	ldrb	r4, [r1, r3]
 800b576:	54c4      	strb	r4, [r0, r3]
 800b578:	3301      	adds	r3, #1
 800b57a:	e7f8      	b.n	800b56e <memcpy+0x4>

0800b57c <_Balloc>:
 800b57c:	b570      	push	{r4, r5, r6, lr}
 800b57e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b580:	0006      	movs	r6, r0
 800b582:	000c      	movs	r4, r1
 800b584:	2d00      	cmp	r5, #0
 800b586:	d10e      	bne.n	800b5a6 <_Balloc+0x2a>
 800b588:	2010      	movs	r0, #16
 800b58a:	f7ff ffc7 	bl	800b51c <malloc>
 800b58e:	1e02      	subs	r2, r0, #0
 800b590:	6270      	str	r0, [r6, #36]	; 0x24
 800b592:	d104      	bne.n	800b59e <_Balloc+0x22>
 800b594:	2166      	movs	r1, #102	; 0x66
 800b596:	4b19      	ldr	r3, [pc, #100]	; (800b5fc <_Balloc+0x80>)
 800b598:	4819      	ldr	r0, [pc, #100]	; (800b600 <_Balloc+0x84>)
 800b59a:	f001 fb5d 	bl	800cc58 <__assert_func>
 800b59e:	6045      	str	r5, [r0, #4]
 800b5a0:	6085      	str	r5, [r0, #8]
 800b5a2:	6005      	str	r5, [r0, #0]
 800b5a4:	60c5      	str	r5, [r0, #12]
 800b5a6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800b5a8:	68eb      	ldr	r3, [r5, #12]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d013      	beq.n	800b5d6 <_Balloc+0x5a>
 800b5ae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b5b0:	00a2      	lsls	r2, r4, #2
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	189b      	adds	r3, r3, r2
 800b5b6:	6818      	ldr	r0, [r3, #0]
 800b5b8:	2800      	cmp	r0, #0
 800b5ba:	d118      	bne.n	800b5ee <_Balloc+0x72>
 800b5bc:	2101      	movs	r1, #1
 800b5be:	000d      	movs	r5, r1
 800b5c0:	40a5      	lsls	r5, r4
 800b5c2:	1d6a      	adds	r2, r5, #5
 800b5c4:	0030      	movs	r0, r6
 800b5c6:	0092      	lsls	r2, r2, #2
 800b5c8:	f000 fca2 	bl	800bf10 <_calloc_r>
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d00c      	beq.n	800b5ea <_Balloc+0x6e>
 800b5d0:	6044      	str	r4, [r0, #4]
 800b5d2:	6085      	str	r5, [r0, #8]
 800b5d4:	e00d      	b.n	800b5f2 <_Balloc+0x76>
 800b5d6:	2221      	movs	r2, #33	; 0x21
 800b5d8:	2104      	movs	r1, #4
 800b5da:	0030      	movs	r0, r6
 800b5dc:	f000 fc98 	bl	800bf10 <_calloc_r>
 800b5e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b5e2:	60e8      	str	r0, [r5, #12]
 800b5e4:	68db      	ldr	r3, [r3, #12]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d1e1      	bne.n	800b5ae <_Balloc+0x32>
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	bd70      	pop	{r4, r5, r6, pc}
 800b5ee:	6802      	ldr	r2, [r0, #0]
 800b5f0:	601a      	str	r2, [r3, #0]
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	6103      	str	r3, [r0, #16]
 800b5f6:	60c3      	str	r3, [r0, #12]
 800b5f8:	e7f8      	b.n	800b5ec <_Balloc+0x70>
 800b5fa:	46c0      	nop			; (mov r8, r8)
 800b5fc:	0800da06 	.word	0x0800da06
 800b600:	0800db0c 	.word	0x0800db0c

0800b604 <_Bfree>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b608:	0005      	movs	r5, r0
 800b60a:	000c      	movs	r4, r1
 800b60c:	2e00      	cmp	r6, #0
 800b60e:	d10e      	bne.n	800b62e <_Bfree+0x2a>
 800b610:	2010      	movs	r0, #16
 800b612:	f7ff ff83 	bl	800b51c <malloc>
 800b616:	1e02      	subs	r2, r0, #0
 800b618:	6268      	str	r0, [r5, #36]	; 0x24
 800b61a:	d104      	bne.n	800b626 <_Bfree+0x22>
 800b61c:	218a      	movs	r1, #138	; 0x8a
 800b61e:	4b09      	ldr	r3, [pc, #36]	; (800b644 <_Bfree+0x40>)
 800b620:	4809      	ldr	r0, [pc, #36]	; (800b648 <_Bfree+0x44>)
 800b622:	f001 fb19 	bl	800cc58 <__assert_func>
 800b626:	6046      	str	r6, [r0, #4]
 800b628:	6086      	str	r6, [r0, #8]
 800b62a:	6006      	str	r6, [r0, #0]
 800b62c:	60c6      	str	r6, [r0, #12]
 800b62e:	2c00      	cmp	r4, #0
 800b630:	d007      	beq.n	800b642 <_Bfree+0x3e>
 800b632:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b634:	6862      	ldr	r2, [r4, #4]
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	0092      	lsls	r2, r2, #2
 800b63a:	189b      	adds	r3, r3, r2
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	6022      	str	r2, [r4, #0]
 800b640:	601c      	str	r4, [r3, #0]
 800b642:	bd70      	pop	{r4, r5, r6, pc}
 800b644:	0800da06 	.word	0x0800da06
 800b648:	0800db0c 	.word	0x0800db0c

0800b64c <__multadd>:
 800b64c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b64e:	000e      	movs	r6, r1
 800b650:	9001      	str	r0, [sp, #4]
 800b652:	000c      	movs	r4, r1
 800b654:	001d      	movs	r5, r3
 800b656:	2000      	movs	r0, #0
 800b658:	690f      	ldr	r7, [r1, #16]
 800b65a:	3614      	adds	r6, #20
 800b65c:	6833      	ldr	r3, [r6, #0]
 800b65e:	3001      	adds	r0, #1
 800b660:	b299      	uxth	r1, r3
 800b662:	4351      	muls	r1, r2
 800b664:	0c1b      	lsrs	r3, r3, #16
 800b666:	4353      	muls	r3, r2
 800b668:	1949      	adds	r1, r1, r5
 800b66a:	0c0d      	lsrs	r5, r1, #16
 800b66c:	195b      	adds	r3, r3, r5
 800b66e:	0c1d      	lsrs	r5, r3, #16
 800b670:	b289      	uxth	r1, r1
 800b672:	041b      	lsls	r3, r3, #16
 800b674:	185b      	adds	r3, r3, r1
 800b676:	c608      	stmia	r6!, {r3}
 800b678:	4287      	cmp	r7, r0
 800b67a:	dcef      	bgt.n	800b65c <__multadd+0x10>
 800b67c:	2d00      	cmp	r5, #0
 800b67e:	d022      	beq.n	800b6c6 <__multadd+0x7a>
 800b680:	68a3      	ldr	r3, [r4, #8]
 800b682:	42bb      	cmp	r3, r7
 800b684:	dc19      	bgt.n	800b6ba <__multadd+0x6e>
 800b686:	6863      	ldr	r3, [r4, #4]
 800b688:	9801      	ldr	r0, [sp, #4]
 800b68a:	1c59      	adds	r1, r3, #1
 800b68c:	f7ff ff76 	bl	800b57c <_Balloc>
 800b690:	1e06      	subs	r6, r0, #0
 800b692:	d105      	bne.n	800b6a0 <__multadd+0x54>
 800b694:	0002      	movs	r2, r0
 800b696:	21b5      	movs	r1, #181	; 0xb5
 800b698:	4b0c      	ldr	r3, [pc, #48]	; (800b6cc <__multadd+0x80>)
 800b69a:	480d      	ldr	r0, [pc, #52]	; (800b6d0 <__multadd+0x84>)
 800b69c:	f001 fadc 	bl	800cc58 <__assert_func>
 800b6a0:	0021      	movs	r1, r4
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	310c      	adds	r1, #12
 800b6a6:	1c9a      	adds	r2, r3, #2
 800b6a8:	0092      	lsls	r2, r2, #2
 800b6aa:	300c      	adds	r0, #12
 800b6ac:	f7ff ff5d 	bl	800b56a <memcpy>
 800b6b0:	0021      	movs	r1, r4
 800b6b2:	9801      	ldr	r0, [sp, #4]
 800b6b4:	f7ff ffa6 	bl	800b604 <_Bfree>
 800b6b8:	0034      	movs	r4, r6
 800b6ba:	1d3b      	adds	r3, r7, #4
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	18e3      	adds	r3, r4, r3
 800b6c0:	605d      	str	r5, [r3, #4]
 800b6c2:	1c7b      	adds	r3, r7, #1
 800b6c4:	6123      	str	r3, [r4, #16]
 800b6c6:	0020      	movs	r0, r4
 800b6c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6ca:	46c0      	nop			; (mov r8, r8)
 800b6cc:	0800da7c 	.word	0x0800da7c
 800b6d0:	0800db0c 	.word	0x0800db0c

0800b6d4 <__s2b>:
 800b6d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6d6:	0006      	movs	r6, r0
 800b6d8:	0018      	movs	r0, r3
 800b6da:	000c      	movs	r4, r1
 800b6dc:	3008      	adds	r0, #8
 800b6de:	2109      	movs	r1, #9
 800b6e0:	9301      	str	r3, [sp, #4]
 800b6e2:	0015      	movs	r5, r2
 800b6e4:	f7f4 fdc0 	bl	8000268 <__divsi3>
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	2100      	movs	r1, #0
 800b6ec:	4283      	cmp	r3, r0
 800b6ee:	db0a      	blt.n	800b706 <__s2b+0x32>
 800b6f0:	0030      	movs	r0, r6
 800b6f2:	f7ff ff43 	bl	800b57c <_Balloc>
 800b6f6:	1e01      	subs	r1, r0, #0
 800b6f8:	d108      	bne.n	800b70c <__s2b+0x38>
 800b6fa:	0002      	movs	r2, r0
 800b6fc:	4b19      	ldr	r3, [pc, #100]	; (800b764 <__s2b+0x90>)
 800b6fe:	481a      	ldr	r0, [pc, #104]	; (800b768 <__s2b+0x94>)
 800b700:	31ce      	adds	r1, #206	; 0xce
 800b702:	f001 faa9 	bl	800cc58 <__assert_func>
 800b706:	005b      	lsls	r3, r3, #1
 800b708:	3101      	adds	r1, #1
 800b70a:	e7ef      	b.n	800b6ec <__s2b+0x18>
 800b70c:	9b08      	ldr	r3, [sp, #32]
 800b70e:	6143      	str	r3, [r0, #20]
 800b710:	2301      	movs	r3, #1
 800b712:	6103      	str	r3, [r0, #16]
 800b714:	2d09      	cmp	r5, #9
 800b716:	dd18      	ble.n	800b74a <__s2b+0x76>
 800b718:	0023      	movs	r3, r4
 800b71a:	3309      	adds	r3, #9
 800b71c:	001f      	movs	r7, r3
 800b71e:	9300      	str	r3, [sp, #0]
 800b720:	1964      	adds	r4, r4, r5
 800b722:	783b      	ldrb	r3, [r7, #0]
 800b724:	220a      	movs	r2, #10
 800b726:	0030      	movs	r0, r6
 800b728:	3b30      	subs	r3, #48	; 0x30
 800b72a:	f7ff ff8f 	bl	800b64c <__multadd>
 800b72e:	3701      	adds	r7, #1
 800b730:	0001      	movs	r1, r0
 800b732:	42a7      	cmp	r7, r4
 800b734:	d1f5      	bne.n	800b722 <__s2b+0x4e>
 800b736:	002c      	movs	r4, r5
 800b738:	9b00      	ldr	r3, [sp, #0]
 800b73a:	3c08      	subs	r4, #8
 800b73c:	191c      	adds	r4, r3, r4
 800b73e:	002f      	movs	r7, r5
 800b740:	9b01      	ldr	r3, [sp, #4]
 800b742:	429f      	cmp	r7, r3
 800b744:	db04      	blt.n	800b750 <__s2b+0x7c>
 800b746:	0008      	movs	r0, r1
 800b748:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b74a:	2509      	movs	r5, #9
 800b74c:	340a      	adds	r4, #10
 800b74e:	e7f6      	b.n	800b73e <__s2b+0x6a>
 800b750:	1b63      	subs	r3, r4, r5
 800b752:	5ddb      	ldrb	r3, [r3, r7]
 800b754:	220a      	movs	r2, #10
 800b756:	0030      	movs	r0, r6
 800b758:	3b30      	subs	r3, #48	; 0x30
 800b75a:	f7ff ff77 	bl	800b64c <__multadd>
 800b75e:	3701      	adds	r7, #1
 800b760:	0001      	movs	r1, r0
 800b762:	e7ed      	b.n	800b740 <__s2b+0x6c>
 800b764:	0800da7c 	.word	0x0800da7c
 800b768:	0800db0c 	.word	0x0800db0c

0800b76c <__hi0bits>:
 800b76c:	0003      	movs	r3, r0
 800b76e:	0c02      	lsrs	r2, r0, #16
 800b770:	2000      	movs	r0, #0
 800b772:	4282      	cmp	r2, r0
 800b774:	d101      	bne.n	800b77a <__hi0bits+0xe>
 800b776:	041b      	lsls	r3, r3, #16
 800b778:	3010      	adds	r0, #16
 800b77a:	0e1a      	lsrs	r2, r3, #24
 800b77c:	d101      	bne.n	800b782 <__hi0bits+0x16>
 800b77e:	3008      	adds	r0, #8
 800b780:	021b      	lsls	r3, r3, #8
 800b782:	0f1a      	lsrs	r2, r3, #28
 800b784:	d101      	bne.n	800b78a <__hi0bits+0x1e>
 800b786:	3004      	adds	r0, #4
 800b788:	011b      	lsls	r3, r3, #4
 800b78a:	0f9a      	lsrs	r2, r3, #30
 800b78c:	d101      	bne.n	800b792 <__hi0bits+0x26>
 800b78e:	3002      	adds	r0, #2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	2b00      	cmp	r3, #0
 800b794:	db03      	blt.n	800b79e <__hi0bits+0x32>
 800b796:	3001      	adds	r0, #1
 800b798:	005b      	lsls	r3, r3, #1
 800b79a:	d400      	bmi.n	800b79e <__hi0bits+0x32>
 800b79c:	2020      	movs	r0, #32
 800b79e:	4770      	bx	lr

0800b7a0 <__lo0bits>:
 800b7a0:	6803      	ldr	r3, [r0, #0]
 800b7a2:	0002      	movs	r2, r0
 800b7a4:	2107      	movs	r1, #7
 800b7a6:	0018      	movs	r0, r3
 800b7a8:	4008      	ands	r0, r1
 800b7aa:	420b      	tst	r3, r1
 800b7ac:	d00d      	beq.n	800b7ca <__lo0bits+0x2a>
 800b7ae:	3906      	subs	r1, #6
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	420b      	tst	r3, r1
 800b7b4:	d105      	bne.n	800b7c2 <__lo0bits+0x22>
 800b7b6:	3002      	adds	r0, #2
 800b7b8:	4203      	tst	r3, r0
 800b7ba:	d003      	beq.n	800b7c4 <__lo0bits+0x24>
 800b7bc:	40cb      	lsrs	r3, r1
 800b7be:	0008      	movs	r0, r1
 800b7c0:	6013      	str	r3, [r2, #0]
 800b7c2:	4770      	bx	lr
 800b7c4:	089b      	lsrs	r3, r3, #2
 800b7c6:	6013      	str	r3, [r2, #0]
 800b7c8:	e7fb      	b.n	800b7c2 <__lo0bits+0x22>
 800b7ca:	b299      	uxth	r1, r3
 800b7cc:	2900      	cmp	r1, #0
 800b7ce:	d101      	bne.n	800b7d4 <__lo0bits+0x34>
 800b7d0:	2010      	movs	r0, #16
 800b7d2:	0c1b      	lsrs	r3, r3, #16
 800b7d4:	b2d9      	uxtb	r1, r3
 800b7d6:	2900      	cmp	r1, #0
 800b7d8:	d101      	bne.n	800b7de <__lo0bits+0x3e>
 800b7da:	3008      	adds	r0, #8
 800b7dc:	0a1b      	lsrs	r3, r3, #8
 800b7de:	0719      	lsls	r1, r3, #28
 800b7e0:	d101      	bne.n	800b7e6 <__lo0bits+0x46>
 800b7e2:	3004      	adds	r0, #4
 800b7e4:	091b      	lsrs	r3, r3, #4
 800b7e6:	0799      	lsls	r1, r3, #30
 800b7e8:	d101      	bne.n	800b7ee <__lo0bits+0x4e>
 800b7ea:	3002      	adds	r0, #2
 800b7ec:	089b      	lsrs	r3, r3, #2
 800b7ee:	07d9      	lsls	r1, r3, #31
 800b7f0:	d4e9      	bmi.n	800b7c6 <__lo0bits+0x26>
 800b7f2:	3001      	adds	r0, #1
 800b7f4:	085b      	lsrs	r3, r3, #1
 800b7f6:	d1e6      	bne.n	800b7c6 <__lo0bits+0x26>
 800b7f8:	2020      	movs	r0, #32
 800b7fa:	e7e2      	b.n	800b7c2 <__lo0bits+0x22>

0800b7fc <__i2b>:
 800b7fc:	b510      	push	{r4, lr}
 800b7fe:	000c      	movs	r4, r1
 800b800:	2101      	movs	r1, #1
 800b802:	f7ff febb 	bl	800b57c <_Balloc>
 800b806:	2800      	cmp	r0, #0
 800b808:	d106      	bne.n	800b818 <__i2b+0x1c>
 800b80a:	21a0      	movs	r1, #160	; 0xa0
 800b80c:	0002      	movs	r2, r0
 800b80e:	4b04      	ldr	r3, [pc, #16]	; (800b820 <__i2b+0x24>)
 800b810:	4804      	ldr	r0, [pc, #16]	; (800b824 <__i2b+0x28>)
 800b812:	0049      	lsls	r1, r1, #1
 800b814:	f001 fa20 	bl	800cc58 <__assert_func>
 800b818:	2301      	movs	r3, #1
 800b81a:	6144      	str	r4, [r0, #20]
 800b81c:	6103      	str	r3, [r0, #16]
 800b81e:	bd10      	pop	{r4, pc}
 800b820:	0800da7c 	.word	0x0800da7c
 800b824:	0800db0c 	.word	0x0800db0c

0800b828 <__multiply>:
 800b828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b82a:	690b      	ldr	r3, [r1, #16]
 800b82c:	0014      	movs	r4, r2
 800b82e:	6912      	ldr	r2, [r2, #16]
 800b830:	000d      	movs	r5, r1
 800b832:	b089      	sub	sp, #36	; 0x24
 800b834:	4293      	cmp	r3, r2
 800b836:	da01      	bge.n	800b83c <__multiply+0x14>
 800b838:	0025      	movs	r5, r4
 800b83a:	000c      	movs	r4, r1
 800b83c:	692f      	ldr	r7, [r5, #16]
 800b83e:	6926      	ldr	r6, [r4, #16]
 800b840:	6869      	ldr	r1, [r5, #4]
 800b842:	19bb      	adds	r3, r7, r6
 800b844:	9302      	str	r3, [sp, #8]
 800b846:	68ab      	ldr	r3, [r5, #8]
 800b848:	19ba      	adds	r2, r7, r6
 800b84a:	4293      	cmp	r3, r2
 800b84c:	da00      	bge.n	800b850 <__multiply+0x28>
 800b84e:	3101      	adds	r1, #1
 800b850:	f7ff fe94 	bl	800b57c <_Balloc>
 800b854:	9001      	str	r0, [sp, #4]
 800b856:	2800      	cmp	r0, #0
 800b858:	d106      	bne.n	800b868 <__multiply+0x40>
 800b85a:	215e      	movs	r1, #94	; 0x5e
 800b85c:	0002      	movs	r2, r0
 800b85e:	4b48      	ldr	r3, [pc, #288]	; (800b980 <__multiply+0x158>)
 800b860:	4848      	ldr	r0, [pc, #288]	; (800b984 <__multiply+0x15c>)
 800b862:	31ff      	adds	r1, #255	; 0xff
 800b864:	f001 f9f8 	bl	800cc58 <__assert_func>
 800b868:	9b01      	ldr	r3, [sp, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	3314      	adds	r3, #20
 800b86e:	469c      	mov	ip, r3
 800b870:	19bb      	adds	r3, r7, r6
 800b872:	009b      	lsls	r3, r3, #2
 800b874:	4463      	add	r3, ip
 800b876:	9303      	str	r3, [sp, #12]
 800b878:	4663      	mov	r3, ip
 800b87a:	9903      	ldr	r1, [sp, #12]
 800b87c:	428b      	cmp	r3, r1
 800b87e:	d32c      	bcc.n	800b8da <__multiply+0xb2>
 800b880:	002b      	movs	r3, r5
 800b882:	0022      	movs	r2, r4
 800b884:	3314      	adds	r3, #20
 800b886:	00bf      	lsls	r7, r7, #2
 800b888:	3214      	adds	r2, #20
 800b88a:	9306      	str	r3, [sp, #24]
 800b88c:	00b6      	lsls	r6, r6, #2
 800b88e:	19db      	adds	r3, r3, r7
 800b890:	9304      	str	r3, [sp, #16]
 800b892:	1993      	adds	r3, r2, r6
 800b894:	9307      	str	r3, [sp, #28]
 800b896:	2304      	movs	r3, #4
 800b898:	9305      	str	r3, [sp, #20]
 800b89a:	002b      	movs	r3, r5
 800b89c:	9904      	ldr	r1, [sp, #16]
 800b89e:	3315      	adds	r3, #21
 800b8a0:	9200      	str	r2, [sp, #0]
 800b8a2:	4299      	cmp	r1, r3
 800b8a4:	d305      	bcc.n	800b8b2 <__multiply+0x8a>
 800b8a6:	1b4b      	subs	r3, r1, r5
 800b8a8:	3b15      	subs	r3, #21
 800b8aa:	089b      	lsrs	r3, r3, #2
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	009b      	lsls	r3, r3, #2
 800b8b0:	9305      	str	r3, [sp, #20]
 800b8b2:	9b07      	ldr	r3, [sp, #28]
 800b8b4:	9a00      	ldr	r2, [sp, #0]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d311      	bcc.n	800b8de <__multiply+0xb6>
 800b8ba:	9b02      	ldr	r3, [sp, #8]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	dd06      	ble.n	800b8ce <__multiply+0xa6>
 800b8c0:	9b03      	ldr	r3, [sp, #12]
 800b8c2:	3b04      	subs	r3, #4
 800b8c4:	9303      	str	r3, [sp, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d054      	beq.n	800b978 <__multiply+0x150>
 800b8ce:	9b01      	ldr	r3, [sp, #4]
 800b8d0:	9a02      	ldr	r2, [sp, #8]
 800b8d2:	0018      	movs	r0, r3
 800b8d4:	611a      	str	r2, [r3, #16]
 800b8d6:	b009      	add	sp, #36	; 0x24
 800b8d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8da:	c304      	stmia	r3!, {r2}
 800b8dc:	e7cd      	b.n	800b87a <__multiply+0x52>
 800b8de:	9b00      	ldr	r3, [sp, #0]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	b298      	uxth	r0, r3
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	d01c      	beq.n	800b922 <__multiply+0xfa>
 800b8e8:	4667      	mov	r7, ip
 800b8ea:	2400      	movs	r4, #0
 800b8ec:	9e06      	ldr	r6, [sp, #24]
 800b8ee:	ce02      	ldmia	r6!, {r1}
 800b8f0:	683a      	ldr	r2, [r7, #0]
 800b8f2:	b28b      	uxth	r3, r1
 800b8f4:	4343      	muls	r3, r0
 800b8f6:	0c09      	lsrs	r1, r1, #16
 800b8f8:	4341      	muls	r1, r0
 800b8fa:	b292      	uxth	r2, r2
 800b8fc:	189b      	adds	r3, r3, r2
 800b8fe:	191b      	adds	r3, r3, r4
 800b900:	000c      	movs	r4, r1
 800b902:	683a      	ldr	r2, [r7, #0]
 800b904:	0c11      	lsrs	r1, r2, #16
 800b906:	1861      	adds	r1, r4, r1
 800b908:	0c1c      	lsrs	r4, r3, #16
 800b90a:	1909      	adds	r1, r1, r4
 800b90c:	0c0c      	lsrs	r4, r1, #16
 800b90e:	b29b      	uxth	r3, r3
 800b910:	0409      	lsls	r1, r1, #16
 800b912:	430b      	orrs	r3, r1
 800b914:	c708      	stmia	r7!, {r3}
 800b916:	9b04      	ldr	r3, [sp, #16]
 800b918:	42b3      	cmp	r3, r6
 800b91a:	d8e8      	bhi.n	800b8ee <__multiply+0xc6>
 800b91c:	4663      	mov	r3, ip
 800b91e:	9a05      	ldr	r2, [sp, #20]
 800b920:	509c      	str	r4, [r3, r2]
 800b922:	9b00      	ldr	r3, [sp, #0]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	0c1e      	lsrs	r6, r3, #16
 800b928:	d020      	beq.n	800b96c <__multiply+0x144>
 800b92a:	4663      	mov	r3, ip
 800b92c:	002c      	movs	r4, r5
 800b92e:	4660      	mov	r0, ip
 800b930:	2700      	movs	r7, #0
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	3414      	adds	r4, #20
 800b936:	6822      	ldr	r2, [r4, #0]
 800b938:	b29b      	uxth	r3, r3
 800b93a:	b291      	uxth	r1, r2
 800b93c:	4371      	muls	r1, r6
 800b93e:	6802      	ldr	r2, [r0, #0]
 800b940:	0c12      	lsrs	r2, r2, #16
 800b942:	1889      	adds	r1, r1, r2
 800b944:	19cf      	adds	r7, r1, r7
 800b946:	0439      	lsls	r1, r7, #16
 800b948:	430b      	orrs	r3, r1
 800b94a:	6003      	str	r3, [r0, #0]
 800b94c:	cc02      	ldmia	r4!, {r1}
 800b94e:	6843      	ldr	r3, [r0, #4]
 800b950:	0c09      	lsrs	r1, r1, #16
 800b952:	4371      	muls	r1, r6
 800b954:	b29b      	uxth	r3, r3
 800b956:	0c3f      	lsrs	r7, r7, #16
 800b958:	18cb      	adds	r3, r1, r3
 800b95a:	9a04      	ldr	r2, [sp, #16]
 800b95c:	19db      	adds	r3, r3, r7
 800b95e:	0c1f      	lsrs	r7, r3, #16
 800b960:	3004      	adds	r0, #4
 800b962:	42a2      	cmp	r2, r4
 800b964:	d8e7      	bhi.n	800b936 <__multiply+0x10e>
 800b966:	4662      	mov	r2, ip
 800b968:	9905      	ldr	r1, [sp, #20]
 800b96a:	5053      	str	r3, [r2, r1]
 800b96c:	9b00      	ldr	r3, [sp, #0]
 800b96e:	3304      	adds	r3, #4
 800b970:	9300      	str	r3, [sp, #0]
 800b972:	2304      	movs	r3, #4
 800b974:	449c      	add	ip, r3
 800b976:	e79c      	b.n	800b8b2 <__multiply+0x8a>
 800b978:	9b02      	ldr	r3, [sp, #8]
 800b97a:	3b01      	subs	r3, #1
 800b97c:	9302      	str	r3, [sp, #8]
 800b97e:	e79c      	b.n	800b8ba <__multiply+0x92>
 800b980:	0800da7c 	.word	0x0800da7c
 800b984:	0800db0c 	.word	0x0800db0c

0800b988 <__pow5mult>:
 800b988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b98a:	2303      	movs	r3, #3
 800b98c:	0015      	movs	r5, r2
 800b98e:	0007      	movs	r7, r0
 800b990:	000e      	movs	r6, r1
 800b992:	401a      	ands	r2, r3
 800b994:	421d      	tst	r5, r3
 800b996:	d008      	beq.n	800b9aa <__pow5mult+0x22>
 800b998:	4925      	ldr	r1, [pc, #148]	; (800ba30 <__pow5mult+0xa8>)
 800b99a:	3a01      	subs	r2, #1
 800b99c:	0092      	lsls	r2, r2, #2
 800b99e:	5852      	ldr	r2, [r2, r1]
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	0031      	movs	r1, r6
 800b9a4:	f7ff fe52 	bl	800b64c <__multadd>
 800b9a8:	0006      	movs	r6, r0
 800b9aa:	10ad      	asrs	r5, r5, #2
 800b9ac:	d03d      	beq.n	800ba2a <__pow5mult+0xa2>
 800b9ae:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800b9b0:	2c00      	cmp	r4, #0
 800b9b2:	d10f      	bne.n	800b9d4 <__pow5mult+0x4c>
 800b9b4:	2010      	movs	r0, #16
 800b9b6:	f7ff fdb1 	bl	800b51c <malloc>
 800b9ba:	1e02      	subs	r2, r0, #0
 800b9bc:	6278      	str	r0, [r7, #36]	; 0x24
 800b9be:	d105      	bne.n	800b9cc <__pow5mult+0x44>
 800b9c0:	21d7      	movs	r1, #215	; 0xd7
 800b9c2:	4b1c      	ldr	r3, [pc, #112]	; (800ba34 <__pow5mult+0xac>)
 800b9c4:	481c      	ldr	r0, [pc, #112]	; (800ba38 <__pow5mult+0xb0>)
 800b9c6:	0049      	lsls	r1, r1, #1
 800b9c8:	f001 f946 	bl	800cc58 <__assert_func>
 800b9cc:	6044      	str	r4, [r0, #4]
 800b9ce:	6084      	str	r4, [r0, #8]
 800b9d0:	6004      	str	r4, [r0, #0]
 800b9d2:	60c4      	str	r4, [r0, #12]
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d6:	689c      	ldr	r4, [r3, #8]
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	2c00      	cmp	r4, #0
 800b9dc:	d108      	bne.n	800b9f0 <__pow5mult+0x68>
 800b9de:	0038      	movs	r0, r7
 800b9e0:	4916      	ldr	r1, [pc, #88]	; (800ba3c <__pow5mult+0xb4>)
 800b9e2:	f7ff ff0b 	bl	800b7fc <__i2b>
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	0004      	movs	r4, r0
 800b9ea:	6098      	str	r0, [r3, #8]
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	6003      	str	r3, [r0, #0]
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	421d      	tst	r5, r3
 800b9f4:	d00a      	beq.n	800ba0c <__pow5mult+0x84>
 800b9f6:	0031      	movs	r1, r6
 800b9f8:	0022      	movs	r2, r4
 800b9fa:	0038      	movs	r0, r7
 800b9fc:	f7ff ff14 	bl	800b828 <__multiply>
 800ba00:	0031      	movs	r1, r6
 800ba02:	9001      	str	r0, [sp, #4]
 800ba04:	0038      	movs	r0, r7
 800ba06:	f7ff fdfd 	bl	800b604 <_Bfree>
 800ba0a:	9e01      	ldr	r6, [sp, #4]
 800ba0c:	106d      	asrs	r5, r5, #1
 800ba0e:	d00c      	beq.n	800ba2a <__pow5mult+0xa2>
 800ba10:	6820      	ldr	r0, [r4, #0]
 800ba12:	2800      	cmp	r0, #0
 800ba14:	d107      	bne.n	800ba26 <__pow5mult+0x9e>
 800ba16:	0022      	movs	r2, r4
 800ba18:	0021      	movs	r1, r4
 800ba1a:	0038      	movs	r0, r7
 800ba1c:	f7ff ff04 	bl	800b828 <__multiply>
 800ba20:	2300      	movs	r3, #0
 800ba22:	6020      	str	r0, [r4, #0]
 800ba24:	6003      	str	r3, [r0, #0]
 800ba26:	0004      	movs	r4, r0
 800ba28:	e7e2      	b.n	800b9f0 <__pow5mult+0x68>
 800ba2a:	0030      	movs	r0, r6
 800ba2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba2e:	46c0      	nop			; (mov r8, r8)
 800ba30:	0800dc60 	.word	0x0800dc60
 800ba34:	0800da06 	.word	0x0800da06
 800ba38:	0800db0c 	.word	0x0800db0c
 800ba3c:	00000271 	.word	0x00000271

0800ba40 <__lshift>:
 800ba40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba42:	000c      	movs	r4, r1
 800ba44:	0017      	movs	r7, r2
 800ba46:	6923      	ldr	r3, [r4, #16]
 800ba48:	1155      	asrs	r5, r2, #5
 800ba4a:	b087      	sub	sp, #28
 800ba4c:	18eb      	adds	r3, r5, r3
 800ba4e:	9302      	str	r3, [sp, #8]
 800ba50:	3301      	adds	r3, #1
 800ba52:	9301      	str	r3, [sp, #4]
 800ba54:	6849      	ldr	r1, [r1, #4]
 800ba56:	68a3      	ldr	r3, [r4, #8]
 800ba58:	9004      	str	r0, [sp, #16]
 800ba5a:	9a01      	ldr	r2, [sp, #4]
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	db11      	blt.n	800ba84 <__lshift+0x44>
 800ba60:	9804      	ldr	r0, [sp, #16]
 800ba62:	f7ff fd8b 	bl	800b57c <_Balloc>
 800ba66:	0002      	movs	r2, r0
 800ba68:	2300      	movs	r3, #0
 800ba6a:	3214      	adds	r2, #20
 800ba6c:	0006      	movs	r6, r0
 800ba6e:	0011      	movs	r1, r2
 800ba70:	9203      	str	r2, [sp, #12]
 800ba72:	4298      	cmp	r0, r3
 800ba74:	d10d      	bne.n	800ba92 <__lshift+0x52>
 800ba76:	21da      	movs	r1, #218	; 0xda
 800ba78:	0002      	movs	r2, r0
 800ba7a:	4b27      	ldr	r3, [pc, #156]	; (800bb18 <__lshift+0xd8>)
 800ba7c:	4827      	ldr	r0, [pc, #156]	; (800bb1c <__lshift+0xdc>)
 800ba7e:	31ff      	adds	r1, #255	; 0xff
 800ba80:	f001 f8ea 	bl	800cc58 <__assert_func>
 800ba84:	3101      	adds	r1, #1
 800ba86:	005b      	lsls	r3, r3, #1
 800ba88:	e7e7      	b.n	800ba5a <__lshift+0x1a>
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	0098      	lsls	r0, r3, #2
 800ba8e:	500a      	str	r2, [r1, r0]
 800ba90:	3301      	adds	r3, #1
 800ba92:	42ab      	cmp	r3, r5
 800ba94:	dbf9      	blt.n	800ba8a <__lshift+0x4a>
 800ba96:	43eb      	mvns	r3, r5
 800ba98:	17db      	asrs	r3, r3, #31
 800ba9a:	401d      	ands	r5, r3
 800ba9c:	9b03      	ldr	r3, [sp, #12]
 800ba9e:	00ad      	lsls	r5, r5, #2
 800baa0:	211f      	movs	r1, #31
 800baa2:	0038      	movs	r0, r7
 800baa4:	195d      	adds	r5, r3, r5
 800baa6:	0023      	movs	r3, r4
 800baa8:	6922      	ldr	r2, [r4, #16]
 800baaa:	3314      	adds	r3, #20
 800baac:	0092      	lsls	r2, r2, #2
 800baae:	4008      	ands	r0, r1
 800bab0:	4684      	mov	ip, r0
 800bab2:	189a      	adds	r2, r3, r2
 800bab4:	420f      	tst	r7, r1
 800bab6:	d02a      	beq.n	800bb0e <__lshift+0xce>
 800bab8:	3101      	adds	r1, #1
 800baba:	1a09      	subs	r1, r1, r0
 800babc:	9105      	str	r1, [sp, #20]
 800babe:	2100      	movs	r1, #0
 800bac0:	9503      	str	r5, [sp, #12]
 800bac2:	4667      	mov	r7, ip
 800bac4:	6818      	ldr	r0, [r3, #0]
 800bac6:	40b8      	lsls	r0, r7
 800bac8:	4301      	orrs	r1, r0
 800baca:	9803      	ldr	r0, [sp, #12]
 800bacc:	c002      	stmia	r0!, {r1}
 800bace:	cb02      	ldmia	r3!, {r1}
 800bad0:	9003      	str	r0, [sp, #12]
 800bad2:	9805      	ldr	r0, [sp, #20]
 800bad4:	40c1      	lsrs	r1, r0
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d8f3      	bhi.n	800bac2 <__lshift+0x82>
 800bada:	0020      	movs	r0, r4
 800badc:	3015      	adds	r0, #21
 800bade:	2304      	movs	r3, #4
 800bae0:	4282      	cmp	r2, r0
 800bae2:	d304      	bcc.n	800baee <__lshift+0xae>
 800bae4:	1b13      	subs	r3, r2, r4
 800bae6:	3b15      	subs	r3, #21
 800bae8:	089b      	lsrs	r3, r3, #2
 800baea:	3301      	adds	r3, #1
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	50e9      	str	r1, [r5, r3]
 800baf0:	2900      	cmp	r1, #0
 800baf2:	d002      	beq.n	800bafa <__lshift+0xba>
 800baf4:	9b02      	ldr	r3, [sp, #8]
 800baf6:	3302      	adds	r3, #2
 800baf8:	9301      	str	r3, [sp, #4]
 800bafa:	9b01      	ldr	r3, [sp, #4]
 800bafc:	9804      	ldr	r0, [sp, #16]
 800bafe:	3b01      	subs	r3, #1
 800bb00:	0021      	movs	r1, r4
 800bb02:	6133      	str	r3, [r6, #16]
 800bb04:	f7ff fd7e 	bl	800b604 <_Bfree>
 800bb08:	0030      	movs	r0, r6
 800bb0a:	b007      	add	sp, #28
 800bb0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb0e:	cb02      	ldmia	r3!, {r1}
 800bb10:	c502      	stmia	r5!, {r1}
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d8fb      	bhi.n	800bb0e <__lshift+0xce>
 800bb16:	e7f0      	b.n	800bafa <__lshift+0xba>
 800bb18:	0800da7c 	.word	0x0800da7c
 800bb1c:	0800db0c 	.word	0x0800db0c

0800bb20 <__mcmp>:
 800bb20:	6902      	ldr	r2, [r0, #16]
 800bb22:	690b      	ldr	r3, [r1, #16]
 800bb24:	b530      	push	{r4, r5, lr}
 800bb26:	0004      	movs	r4, r0
 800bb28:	1ad0      	subs	r0, r2, r3
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d10d      	bne.n	800bb4a <__mcmp+0x2a>
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	3414      	adds	r4, #20
 800bb32:	3114      	adds	r1, #20
 800bb34:	18e2      	adds	r2, r4, r3
 800bb36:	18c9      	adds	r1, r1, r3
 800bb38:	3a04      	subs	r2, #4
 800bb3a:	3904      	subs	r1, #4
 800bb3c:	6815      	ldr	r5, [r2, #0]
 800bb3e:	680b      	ldr	r3, [r1, #0]
 800bb40:	429d      	cmp	r5, r3
 800bb42:	d003      	beq.n	800bb4c <__mcmp+0x2c>
 800bb44:	2001      	movs	r0, #1
 800bb46:	429d      	cmp	r5, r3
 800bb48:	d303      	bcc.n	800bb52 <__mcmp+0x32>
 800bb4a:	bd30      	pop	{r4, r5, pc}
 800bb4c:	4294      	cmp	r4, r2
 800bb4e:	d3f3      	bcc.n	800bb38 <__mcmp+0x18>
 800bb50:	e7fb      	b.n	800bb4a <__mcmp+0x2a>
 800bb52:	4240      	negs	r0, r0
 800bb54:	e7f9      	b.n	800bb4a <__mcmp+0x2a>
	...

0800bb58 <__mdiff>:
 800bb58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb5a:	000e      	movs	r6, r1
 800bb5c:	0007      	movs	r7, r0
 800bb5e:	0011      	movs	r1, r2
 800bb60:	0030      	movs	r0, r6
 800bb62:	b087      	sub	sp, #28
 800bb64:	0014      	movs	r4, r2
 800bb66:	f7ff ffdb 	bl	800bb20 <__mcmp>
 800bb6a:	1e05      	subs	r5, r0, #0
 800bb6c:	d110      	bne.n	800bb90 <__mdiff+0x38>
 800bb6e:	0001      	movs	r1, r0
 800bb70:	0038      	movs	r0, r7
 800bb72:	f7ff fd03 	bl	800b57c <_Balloc>
 800bb76:	1e02      	subs	r2, r0, #0
 800bb78:	d104      	bne.n	800bb84 <__mdiff+0x2c>
 800bb7a:	4b40      	ldr	r3, [pc, #256]	; (800bc7c <__mdiff+0x124>)
 800bb7c:	4940      	ldr	r1, [pc, #256]	; (800bc80 <__mdiff+0x128>)
 800bb7e:	4841      	ldr	r0, [pc, #260]	; (800bc84 <__mdiff+0x12c>)
 800bb80:	f001 f86a 	bl	800cc58 <__assert_func>
 800bb84:	2301      	movs	r3, #1
 800bb86:	6145      	str	r5, [r0, #20]
 800bb88:	6103      	str	r3, [r0, #16]
 800bb8a:	0010      	movs	r0, r2
 800bb8c:	b007      	add	sp, #28
 800bb8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb90:	2301      	movs	r3, #1
 800bb92:	9301      	str	r3, [sp, #4]
 800bb94:	2800      	cmp	r0, #0
 800bb96:	db04      	blt.n	800bba2 <__mdiff+0x4a>
 800bb98:	0023      	movs	r3, r4
 800bb9a:	0034      	movs	r4, r6
 800bb9c:	001e      	movs	r6, r3
 800bb9e:	2300      	movs	r3, #0
 800bba0:	9301      	str	r3, [sp, #4]
 800bba2:	0038      	movs	r0, r7
 800bba4:	6861      	ldr	r1, [r4, #4]
 800bba6:	f7ff fce9 	bl	800b57c <_Balloc>
 800bbaa:	1e02      	subs	r2, r0, #0
 800bbac:	d103      	bne.n	800bbb6 <__mdiff+0x5e>
 800bbae:	2190      	movs	r1, #144	; 0x90
 800bbb0:	4b32      	ldr	r3, [pc, #200]	; (800bc7c <__mdiff+0x124>)
 800bbb2:	0089      	lsls	r1, r1, #2
 800bbb4:	e7e3      	b.n	800bb7e <__mdiff+0x26>
 800bbb6:	9b01      	ldr	r3, [sp, #4]
 800bbb8:	2700      	movs	r7, #0
 800bbba:	60c3      	str	r3, [r0, #12]
 800bbbc:	6920      	ldr	r0, [r4, #16]
 800bbbe:	3414      	adds	r4, #20
 800bbc0:	9401      	str	r4, [sp, #4]
 800bbc2:	9b01      	ldr	r3, [sp, #4]
 800bbc4:	0084      	lsls	r4, r0, #2
 800bbc6:	191b      	adds	r3, r3, r4
 800bbc8:	0034      	movs	r4, r6
 800bbca:	9302      	str	r3, [sp, #8]
 800bbcc:	6933      	ldr	r3, [r6, #16]
 800bbce:	3414      	adds	r4, #20
 800bbd0:	0099      	lsls	r1, r3, #2
 800bbd2:	1863      	adds	r3, r4, r1
 800bbd4:	9303      	str	r3, [sp, #12]
 800bbd6:	0013      	movs	r3, r2
 800bbd8:	3314      	adds	r3, #20
 800bbda:	469c      	mov	ip, r3
 800bbdc:	9305      	str	r3, [sp, #20]
 800bbde:	9b01      	ldr	r3, [sp, #4]
 800bbe0:	9304      	str	r3, [sp, #16]
 800bbe2:	9b04      	ldr	r3, [sp, #16]
 800bbe4:	cc02      	ldmia	r4!, {r1}
 800bbe6:	cb20      	ldmia	r3!, {r5}
 800bbe8:	9304      	str	r3, [sp, #16]
 800bbea:	b2ab      	uxth	r3, r5
 800bbec:	19df      	adds	r7, r3, r7
 800bbee:	b28b      	uxth	r3, r1
 800bbf0:	1afb      	subs	r3, r7, r3
 800bbf2:	0c2d      	lsrs	r5, r5, #16
 800bbf4:	0c09      	lsrs	r1, r1, #16
 800bbf6:	1a69      	subs	r1, r5, r1
 800bbf8:	141d      	asrs	r5, r3, #16
 800bbfa:	1949      	adds	r1, r1, r5
 800bbfc:	140f      	asrs	r7, r1, #16
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	0409      	lsls	r1, r1, #16
 800bc02:	430b      	orrs	r3, r1
 800bc04:	4661      	mov	r1, ip
 800bc06:	c108      	stmia	r1!, {r3}
 800bc08:	9b03      	ldr	r3, [sp, #12]
 800bc0a:	468c      	mov	ip, r1
 800bc0c:	42a3      	cmp	r3, r4
 800bc0e:	d8e8      	bhi.n	800bbe2 <__mdiff+0x8a>
 800bc10:	0031      	movs	r1, r6
 800bc12:	9c03      	ldr	r4, [sp, #12]
 800bc14:	3115      	adds	r1, #21
 800bc16:	2304      	movs	r3, #4
 800bc18:	428c      	cmp	r4, r1
 800bc1a:	d304      	bcc.n	800bc26 <__mdiff+0xce>
 800bc1c:	1ba3      	subs	r3, r4, r6
 800bc1e:	3b15      	subs	r3, #21
 800bc20:	089b      	lsrs	r3, r3, #2
 800bc22:	3301      	adds	r3, #1
 800bc24:	009b      	lsls	r3, r3, #2
 800bc26:	9901      	ldr	r1, [sp, #4]
 800bc28:	18cc      	adds	r4, r1, r3
 800bc2a:	9905      	ldr	r1, [sp, #20]
 800bc2c:	0026      	movs	r6, r4
 800bc2e:	18cb      	adds	r3, r1, r3
 800bc30:	469c      	mov	ip, r3
 800bc32:	9902      	ldr	r1, [sp, #8]
 800bc34:	428e      	cmp	r6, r1
 800bc36:	d310      	bcc.n	800bc5a <__mdiff+0x102>
 800bc38:	9e02      	ldr	r6, [sp, #8]
 800bc3a:	1ee5      	subs	r5, r4, #3
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	42ae      	cmp	r6, r5
 800bc40:	d304      	bcc.n	800bc4c <__mdiff+0xf4>
 800bc42:	0031      	movs	r1, r6
 800bc44:	3103      	adds	r1, #3
 800bc46:	1b09      	subs	r1, r1, r4
 800bc48:	0889      	lsrs	r1, r1, #2
 800bc4a:	0089      	lsls	r1, r1, #2
 800bc4c:	185b      	adds	r3, r3, r1
 800bc4e:	3b04      	subs	r3, #4
 800bc50:	6819      	ldr	r1, [r3, #0]
 800bc52:	2900      	cmp	r1, #0
 800bc54:	d00f      	beq.n	800bc76 <__mdiff+0x11e>
 800bc56:	6110      	str	r0, [r2, #16]
 800bc58:	e797      	b.n	800bb8a <__mdiff+0x32>
 800bc5a:	ce02      	ldmia	r6!, {r1}
 800bc5c:	b28d      	uxth	r5, r1
 800bc5e:	19ed      	adds	r5, r5, r7
 800bc60:	0c0f      	lsrs	r7, r1, #16
 800bc62:	1429      	asrs	r1, r5, #16
 800bc64:	1879      	adds	r1, r7, r1
 800bc66:	140f      	asrs	r7, r1, #16
 800bc68:	b2ad      	uxth	r5, r5
 800bc6a:	0409      	lsls	r1, r1, #16
 800bc6c:	430d      	orrs	r5, r1
 800bc6e:	4661      	mov	r1, ip
 800bc70:	c120      	stmia	r1!, {r5}
 800bc72:	468c      	mov	ip, r1
 800bc74:	e7dd      	b.n	800bc32 <__mdiff+0xda>
 800bc76:	3801      	subs	r0, #1
 800bc78:	e7e9      	b.n	800bc4e <__mdiff+0xf6>
 800bc7a:	46c0      	nop			; (mov r8, r8)
 800bc7c:	0800da7c 	.word	0x0800da7c
 800bc80:	00000232 	.word	0x00000232
 800bc84:	0800db0c 	.word	0x0800db0c

0800bc88 <__ulp>:
 800bc88:	4b0f      	ldr	r3, [pc, #60]	; (800bcc8 <__ulp+0x40>)
 800bc8a:	4019      	ands	r1, r3
 800bc8c:	4b0f      	ldr	r3, [pc, #60]	; (800bccc <__ulp+0x44>)
 800bc8e:	18c9      	adds	r1, r1, r3
 800bc90:	2900      	cmp	r1, #0
 800bc92:	dd04      	ble.n	800bc9e <__ulp+0x16>
 800bc94:	2200      	movs	r2, #0
 800bc96:	000b      	movs	r3, r1
 800bc98:	0010      	movs	r0, r2
 800bc9a:	0019      	movs	r1, r3
 800bc9c:	4770      	bx	lr
 800bc9e:	4249      	negs	r1, r1
 800bca0:	2200      	movs	r2, #0
 800bca2:	2300      	movs	r3, #0
 800bca4:	1509      	asrs	r1, r1, #20
 800bca6:	2913      	cmp	r1, #19
 800bca8:	dc04      	bgt.n	800bcb4 <__ulp+0x2c>
 800bcaa:	2080      	movs	r0, #128	; 0x80
 800bcac:	0300      	lsls	r0, r0, #12
 800bcae:	4108      	asrs	r0, r1
 800bcb0:	0003      	movs	r3, r0
 800bcb2:	e7f1      	b.n	800bc98 <__ulp+0x10>
 800bcb4:	3914      	subs	r1, #20
 800bcb6:	2001      	movs	r0, #1
 800bcb8:	291e      	cmp	r1, #30
 800bcba:	dc02      	bgt.n	800bcc2 <__ulp+0x3a>
 800bcbc:	2080      	movs	r0, #128	; 0x80
 800bcbe:	0600      	lsls	r0, r0, #24
 800bcc0:	40c8      	lsrs	r0, r1
 800bcc2:	0002      	movs	r2, r0
 800bcc4:	e7e8      	b.n	800bc98 <__ulp+0x10>
 800bcc6:	46c0      	nop			; (mov r8, r8)
 800bcc8:	7ff00000 	.word	0x7ff00000
 800bccc:	fcc00000 	.word	0xfcc00000

0800bcd0 <__b2d>:
 800bcd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcd2:	0006      	movs	r6, r0
 800bcd4:	6903      	ldr	r3, [r0, #16]
 800bcd6:	3614      	adds	r6, #20
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	18f3      	adds	r3, r6, r3
 800bcdc:	1f1d      	subs	r5, r3, #4
 800bcde:	682c      	ldr	r4, [r5, #0]
 800bce0:	000f      	movs	r7, r1
 800bce2:	0020      	movs	r0, r4
 800bce4:	9301      	str	r3, [sp, #4]
 800bce6:	f7ff fd41 	bl	800b76c <__hi0bits>
 800bcea:	2320      	movs	r3, #32
 800bcec:	1a1b      	subs	r3, r3, r0
 800bcee:	491f      	ldr	r1, [pc, #124]	; (800bd6c <__b2d+0x9c>)
 800bcf0:	603b      	str	r3, [r7, #0]
 800bcf2:	280a      	cmp	r0, #10
 800bcf4:	dc16      	bgt.n	800bd24 <__b2d+0x54>
 800bcf6:	230b      	movs	r3, #11
 800bcf8:	0027      	movs	r7, r4
 800bcfa:	1a1b      	subs	r3, r3, r0
 800bcfc:	40df      	lsrs	r7, r3
 800bcfe:	4339      	orrs	r1, r7
 800bd00:	469c      	mov	ip, r3
 800bd02:	000b      	movs	r3, r1
 800bd04:	2100      	movs	r1, #0
 800bd06:	42ae      	cmp	r6, r5
 800bd08:	d202      	bcs.n	800bd10 <__b2d+0x40>
 800bd0a:	9901      	ldr	r1, [sp, #4]
 800bd0c:	3908      	subs	r1, #8
 800bd0e:	6809      	ldr	r1, [r1, #0]
 800bd10:	3015      	adds	r0, #21
 800bd12:	4084      	lsls	r4, r0
 800bd14:	4660      	mov	r0, ip
 800bd16:	40c1      	lsrs	r1, r0
 800bd18:	430c      	orrs	r4, r1
 800bd1a:	0022      	movs	r2, r4
 800bd1c:	0010      	movs	r0, r2
 800bd1e:	0019      	movs	r1, r3
 800bd20:	b003      	add	sp, #12
 800bd22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd24:	2700      	movs	r7, #0
 800bd26:	42ae      	cmp	r6, r5
 800bd28:	d202      	bcs.n	800bd30 <__b2d+0x60>
 800bd2a:	9d01      	ldr	r5, [sp, #4]
 800bd2c:	3d08      	subs	r5, #8
 800bd2e:	682f      	ldr	r7, [r5, #0]
 800bd30:	230b      	movs	r3, #11
 800bd32:	425b      	negs	r3, r3
 800bd34:	469c      	mov	ip, r3
 800bd36:	4484      	add	ip, r0
 800bd38:	280b      	cmp	r0, #11
 800bd3a:	d013      	beq.n	800bd64 <__b2d+0x94>
 800bd3c:	4663      	mov	r3, ip
 800bd3e:	2020      	movs	r0, #32
 800bd40:	409c      	lsls	r4, r3
 800bd42:	1ac0      	subs	r0, r0, r3
 800bd44:	003b      	movs	r3, r7
 800bd46:	40c3      	lsrs	r3, r0
 800bd48:	431c      	orrs	r4, r3
 800bd4a:	4321      	orrs	r1, r4
 800bd4c:	000b      	movs	r3, r1
 800bd4e:	2100      	movs	r1, #0
 800bd50:	42b5      	cmp	r5, r6
 800bd52:	d901      	bls.n	800bd58 <__b2d+0x88>
 800bd54:	3d04      	subs	r5, #4
 800bd56:	6829      	ldr	r1, [r5, #0]
 800bd58:	4664      	mov	r4, ip
 800bd5a:	40c1      	lsrs	r1, r0
 800bd5c:	40a7      	lsls	r7, r4
 800bd5e:	430f      	orrs	r7, r1
 800bd60:	003a      	movs	r2, r7
 800bd62:	e7db      	b.n	800bd1c <__b2d+0x4c>
 800bd64:	4321      	orrs	r1, r4
 800bd66:	000b      	movs	r3, r1
 800bd68:	e7fa      	b.n	800bd60 <__b2d+0x90>
 800bd6a:	46c0      	nop			; (mov r8, r8)
 800bd6c:	3ff00000 	.word	0x3ff00000

0800bd70 <__d2b>:
 800bd70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd72:	2101      	movs	r1, #1
 800bd74:	0014      	movs	r4, r2
 800bd76:	001e      	movs	r6, r3
 800bd78:	9f08      	ldr	r7, [sp, #32]
 800bd7a:	f7ff fbff 	bl	800b57c <_Balloc>
 800bd7e:	1e05      	subs	r5, r0, #0
 800bd80:	d105      	bne.n	800bd8e <__d2b+0x1e>
 800bd82:	0002      	movs	r2, r0
 800bd84:	4b26      	ldr	r3, [pc, #152]	; (800be20 <__d2b+0xb0>)
 800bd86:	4927      	ldr	r1, [pc, #156]	; (800be24 <__d2b+0xb4>)
 800bd88:	4827      	ldr	r0, [pc, #156]	; (800be28 <__d2b+0xb8>)
 800bd8a:	f000 ff65 	bl	800cc58 <__assert_func>
 800bd8e:	0333      	lsls	r3, r6, #12
 800bd90:	0076      	lsls	r6, r6, #1
 800bd92:	0b1b      	lsrs	r3, r3, #12
 800bd94:	0d76      	lsrs	r6, r6, #21
 800bd96:	d124      	bne.n	800bde2 <__d2b+0x72>
 800bd98:	9301      	str	r3, [sp, #4]
 800bd9a:	2c00      	cmp	r4, #0
 800bd9c:	d027      	beq.n	800bdee <__d2b+0x7e>
 800bd9e:	4668      	mov	r0, sp
 800bda0:	9400      	str	r4, [sp, #0]
 800bda2:	f7ff fcfd 	bl	800b7a0 <__lo0bits>
 800bda6:	9c00      	ldr	r4, [sp, #0]
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	d01e      	beq.n	800bdea <__d2b+0x7a>
 800bdac:	9b01      	ldr	r3, [sp, #4]
 800bdae:	2120      	movs	r1, #32
 800bdb0:	001a      	movs	r2, r3
 800bdb2:	1a09      	subs	r1, r1, r0
 800bdb4:	408a      	lsls	r2, r1
 800bdb6:	40c3      	lsrs	r3, r0
 800bdb8:	4322      	orrs	r2, r4
 800bdba:	616a      	str	r2, [r5, #20]
 800bdbc:	9301      	str	r3, [sp, #4]
 800bdbe:	9c01      	ldr	r4, [sp, #4]
 800bdc0:	61ac      	str	r4, [r5, #24]
 800bdc2:	1e63      	subs	r3, r4, #1
 800bdc4:	419c      	sbcs	r4, r3
 800bdc6:	3401      	adds	r4, #1
 800bdc8:	612c      	str	r4, [r5, #16]
 800bdca:	2e00      	cmp	r6, #0
 800bdcc:	d018      	beq.n	800be00 <__d2b+0x90>
 800bdce:	4b17      	ldr	r3, [pc, #92]	; (800be2c <__d2b+0xbc>)
 800bdd0:	18f6      	adds	r6, r6, r3
 800bdd2:	2335      	movs	r3, #53	; 0x35
 800bdd4:	1836      	adds	r6, r6, r0
 800bdd6:	1a18      	subs	r0, r3, r0
 800bdd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdda:	603e      	str	r6, [r7, #0]
 800bddc:	6018      	str	r0, [r3, #0]
 800bdde:	0028      	movs	r0, r5
 800bde0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bde2:	2280      	movs	r2, #128	; 0x80
 800bde4:	0352      	lsls	r2, r2, #13
 800bde6:	4313      	orrs	r3, r2
 800bde8:	e7d6      	b.n	800bd98 <__d2b+0x28>
 800bdea:	616c      	str	r4, [r5, #20]
 800bdec:	e7e7      	b.n	800bdbe <__d2b+0x4e>
 800bdee:	a801      	add	r0, sp, #4
 800bdf0:	f7ff fcd6 	bl	800b7a0 <__lo0bits>
 800bdf4:	2401      	movs	r4, #1
 800bdf6:	9b01      	ldr	r3, [sp, #4]
 800bdf8:	612c      	str	r4, [r5, #16]
 800bdfa:	616b      	str	r3, [r5, #20]
 800bdfc:	3020      	adds	r0, #32
 800bdfe:	e7e4      	b.n	800bdca <__d2b+0x5a>
 800be00:	4b0b      	ldr	r3, [pc, #44]	; (800be30 <__d2b+0xc0>)
 800be02:	18c0      	adds	r0, r0, r3
 800be04:	4b0b      	ldr	r3, [pc, #44]	; (800be34 <__d2b+0xc4>)
 800be06:	6038      	str	r0, [r7, #0]
 800be08:	18e3      	adds	r3, r4, r3
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	18eb      	adds	r3, r5, r3
 800be0e:	6958      	ldr	r0, [r3, #20]
 800be10:	f7ff fcac 	bl	800b76c <__hi0bits>
 800be14:	0164      	lsls	r4, r4, #5
 800be16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be18:	1a24      	subs	r4, r4, r0
 800be1a:	601c      	str	r4, [r3, #0]
 800be1c:	e7df      	b.n	800bdde <__d2b+0x6e>
 800be1e:	46c0      	nop			; (mov r8, r8)
 800be20:	0800da7c 	.word	0x0800da7c
 800be24:	0000030a 	.word	0x0000030a
 800be28:	0800db0c 	.word	0x0800db0c
 800be2c:	fffffbcd 	.word	0xfffffbcd
 800be30:	fffffbce 	.word	0xfffffbce
 800be34:	3fffffff 	.word	0x3fffffff

0800be38 <__ratio>:
 800be38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be3a:	b085      	sub	sp, #20
 800be3c:	000d      	movs	r5, r1
 800be3e:	a902      	add	r1, sp, #8
 800be40:	0004      	movs	r4, r0
 800be42:	f7ff ff45 	bl	800bcd0 <__b2d>
 800be46:	9000      	str	r0, [sp, #0]
 800be48:	9101      	str	r1, [sp, #4]
 800be4a:	9e00      	ldr	r6, [sp, #0]
 800be4c:	9f01      	ldr	r7, [sp, #4]
 800be4e:	0028      	movs	r0, r5
 800be50:	a903      	add	r1, sp, #12
 800be52:	f7ff ff3d 	bl	800bcd0 <__b2d>
 800be56:	6924      	ldr	r4, [r4, #16]
 800be58:	692d      	ldr	r5, [r5, #16]
 800be5a:	0002      	movs	r2, r0
 800be5c:	1b65      	subs	r5, r4, r5
 800be5e:	016c      	lsls	r4, r5, #5
 800be60:	46a4      	mov	ip, r4
 800be62:	9d03      	ldr	r5, [sp, #12]
 800be64:	9c02      	ldr	r4, [sp, #8]
 800be66:	000b      	movs	r3, r1
 800be68:	1b64      	subs	r4, r4, r5
 800be6a:	4464      	add	r4, ip
 800be6c:	0525      	lsls	r5, r4, #20
 800be6e:	2c00      	cmp	r4, #0
 800be70:	dd07      	ble.n	800be82 <__ratio+0x4a>
 800be72:	9901      	ldr	r1, [sp, #4]
 800be74:	186f      	adds	r7, r5, r1
 800be76:	0030      	movs	r0, r6
 800be78:	0039      	movs	r1, r7
 800be7a:	f7f4 fef9 	bl	8000c70 <__aeabi_ddiv>
 800be7e:	b005      	add	sp, #20
 800be80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be82:	1b4b      	subs	r3, r1, r5
 800be84:	e7f7      	b.n	800be76 <__ratio+0x3e>

0800be86 <__copybits>:
 800be86:	b570      	push	{r4, r5, r6, lr}
 800be88:	0015      	movs	r5, r2
 800be8a:	6913      	ldr	r3, [r2, #16]
 800be8c:	3514      	adds	r5, #20
 800be8e:	009c      	lsls	r4, r3, #2
 800be90:	0006      	movs	r6, r0
 800be92:	002b      	movs	r3, r5
 800be94:	3901      	subs	r1, #1
 800be96:	1149      	asrs	r1, r1, #5
 800be98:	3101      	adds	r1, #1
 800be9a:	0089      	lsls	r1, r1, #2
 800be9c:	1841      	adds	r1, r0, r1
 800be9e:	192c      	adds	r4, r5, r4
 800bea0:	429c      	cmp	r4, r3
 800bea2:	d80d      	bhi.n	800bec0 <__copybits+0x3a>
 800bea4:	0015      	movs	r5, r2
 800bea6:	3511      	adds	r5, #17
 800bea8:	2300      	movs	r3, #0
 800beaa:	42a5      	cmp	r5, r4
 800beac:	d803      	bhi.n	800beb6 <__copybits+0x30>
 800beae:	1aa3      	subs	r3, r4, r2
 800beb0:	3b11      	subs	r3, #17
 800beb2:	089b      	lsrs	r3, r3, #2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	18c0      	adds	r0, r0, r3
 800beb8:	2300      	movs	r3, #0
 800beba:	4281      	cmp	r1, r0
 800bebc:	d803      	bhi.n	800bec6 <__copybits+0x40>
 800bebe:	bd70      	pop	{r4, r5, r6, pc}
 800bec0:	cb20      	ldmia	r3!, {r5}
 800bec2:	c620      	stmia	r6!, {r5}
 800bec4:	e7ec      	b.n	800bea0 <__copybits+0x1a>
 800bec6:	c008      	stmia	r0!, {r3}
 800bec8:	e7f7      	b.n	800beba <__copybits+0x34>

0800beca <__any_on>:
 800beca:	0002      	movs	r2, r0
 800becc:	6900      	ldr	r0, [r0, #16]
 800bece:	b510      	push	{r4, lr}
 800bed0:	3214      	adds	r2, #20
 800bed2:	114b      	asrs	r3, r1, #5
 800bed4:	4298      	cmp	r0, r3
 800bed6:	db13      	blt.n	800bf00 <__any_on+0x36>
 800bed8:	dd0c      	ble.n	800bef4 <__any_on+0x2a>
 800beda:	241f      	movs	r4, #31
 800bedc:	0008      	movs	r0, r1
 800bede:	4020      	ands	r0, r4
 800bee0:	4221      	tst	r1, r4
 800bee2:	d007      	beq.n	800bef4 <__any_on+0x2a>
 800bee4:	0099      	lsls	r1, r3, #2
 800bee6:	588c      	ldr	r4, [r1, r2]
 800bee8:	0021      	movs	r1, r4
 800beea:	40c1      	lsrs	r1, r0
 800beec:	4081      	lsls	r1, r0
 800beee:	2001      	movs	r0, #1
 800bef0:	428c      	cmp	r4, r1
 800bef2:	d104      	bne.n	800befe <__any_on+0x34>
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	18d3      	adds	r3, r2, r3
 800bef8:	4293      	cmp	r3, r2
 800befa:	d803      	bhi.n	800bf04 <__any_on+0x3a>
 800befc:	2000      	movs	r0, #0
 800befe:	bd10      	pop	{r4, pc}
 800bf00:	0003      	movs	r3, r0
 800bf02:	e7f7      	b.n	800bef4 <__any_on+0x2a>
 800bf04:	3b04      	subs	r3, #4
 800bf06:	6819      	ldr	r1, [r3, #0]
 800bf08:	2900      	cmp	r1, #0
 800bf0a:	d0f5      	beq.n	800bef8 <__any_on+0x2e>
 800bf0c:	2001      	movs	r0, #1
 800bf0e:	e7f6      	b.n	800befe <__any_on+0x34>

0800bf10 <_calloc_r>:
 800bf10:	434a      	muls	r2, r1
 800bf12:	b570      	push	{r4, r5, r6, lr}
 800bf14:	0011      	movs	r1, r2
 800bf16:	0015      	movs	r5, r2
 800bf18:	f000 f852 	bl	800bfc0 <_malloc_r>
 800bf1c:	1e04      	subs	r4, r0, #0
 800bf1e:	d003      	beq.n	800bf28 <_calloc_r+0x18>
 800bf20:	002a      	movs	r2, r5
 800bf22:	2100      	movs	r1, #0
 800bf24:	f7fc fa9e 	bl	8008464 <memset>
 800bf28:	0020      	movs	r0, r4
 800bf2a:	bd70      	pop	{r4, r5, r6, pc}

0800bf2c <_free_r>:
 800bf2c:	b570      	push	{r4, r5, r6, lr}
 800bf2e:	0005      	movs	r5, r0
 800bf30:	2900      	cmp	r1, #0
 800bf32:	d010      	beq.n	800bf56 <_free_r+0x2a>
 800bf34:	1f0c      	subs	r4, r1, #4
 800bf36:	6823      	ldr	r3, [r4, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	da00      	bge.n	800bf3e <_free_r+0x12>
 800bf3c:	18e4      	adds	r4, r4, r3
 800bf3e:	0028      	movs	r0, r5
 800bf40:	f001 f89c 	bl	800d07c <__malloc_lock>
 800bf44:	4a1d      	ldr	r2, [pc, #116]	; (800bfbc <_free_r+0x90>)
 800bf46:	6813      	ldr	r3, [r2, #0]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d105      	bne.n	800bf58 <_free_r+0x2c>
 800bf4c:	6063      	str	r3, [r4, #4]
 800bf4e:	6014      	str	r4, [r2, #0]
 800bf50:	0028      	movs	r0, r5
 800bf52:	f001 f89b 	bl	800d08c <__malloc_unlock>
 800bf56:	bd70      	pop	{r4, r5, r6, pc}
 800bf58:	42a3      	cmp	r3, r4
 800bf5a:	d908      	bls.n	800bf6e <_free_r+0x42>
 800bf5c:	6821      	ldr	r1, [r4, #0]
 800bf5e:	1860      	adds	r0, r4, r1
 800bf60:	4283      	cmp	r3, r0
 800bf62:	d1f3      	bne.n	800bf4c <_free_r+0x20>
 800bf64:	6818      	ldr	r0, [r3, #0]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	1841      	adds	r1, r0, r1
 800bf6a:	6021      	str	r1, [r4, #0]
 800bf6c:	e7ee      	b.n	800bf4c <_free_r+0x20>
 800bf6e:	001a      	movs	r2, r3
 800bf70:	685b      	ldr	r3, [r3, #4]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d001      	beq.n	800bf7a <_free_r+0x4e>
 800bf76:	42a3      	cmp	r3, r4
 800bf78:	d9f9      	bls.n	800bf6e <_free_r+0x42>
 800bf7a:	6811      	ldr	r1, [r2, #0]
 800bf7c:	1850      	adds	r0, r2, r1
 800bf7e:	42a0      	cmp	r0, r4
 800bf80:	d10b      	bne.n	800bf9a <_free_r+0x6e>
 800bf82:	6820      	ldr	r0, [r4, #0]
 800bf84:	1809      	adds	r1, r1, r0
 800bf86:	1850      	adds	r0, r2, r1
 800bf88:	6011      	str	r1, [r2, #0]
 800bf8a:	4283      	cmp	r3, r0
 800bf8c:	d1e0      	bne.n	800bf50 <_free_r+0x24>
 800bf8e:	6818      	ldr	r0, [r3, #0]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	1841      	adds	r1, r0, r1
 800bf94:	6011      	str	r1, [r2, #0]
 800bf96:	6053      	str	r3, [r2, #4]
 800bf98:	e7da      	b.n	800bf50 <_free_r+0x24>
 800bf9a:	42a0      	cmp	r0, r4
 800bf9c:	d902      	bls.n	800bfa4 <_free_r+0x78>
 800bf9e:	230c      	movs	r3, #12
 800bfa0:	602b      	str	r3, [r5, #0]
 800bfa2:	e7d5      	b.n	800bf50 <_free_r+0x24>
 800bfa4:	6821      	ldr	r1, [r4, #0]
 800bfa6:	1860      	adds	r0, r4, r1
 800bfa8:	4283      	cmp	r3, r0
 800bfaa:	d103      	bne.n	800bfb4 <_free_r+0x88>
 800bfac:	6818      	ldr	r0, [r3, #0]
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	1841      	adds	r1, r0, r1
 800bfb2:	6021      	str	r1, [r4, #0]
 800bfb4:	6063      	str	r3, [r4, #4]
 800bfb6:	6054      	str	r4, [r2, #4]
 800bfb8:	e7ca      	b.n	800bf50 <_free_r+0x24>
 800bfba:	46c0      	nop			; (mov r8, r8)
 800bfbc:	20000370 	.word	0x20000370

0800bfc0 <_malloc_r>:
 800bfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc2:	2303      	movs	r3, #3
 800bfc4:	1ccd      	adds	r5, r1, #3
 800bfc6:	439d      	bics	r5, r3
 800bfc8:	3508      	adds	r5, #8
 800bfca:	0006      	movs	r6, r0
 800bfcc:	2d0c      	cmp	r5, #12
 800bfce:	d21f      	bcs.n	800c010 <_malloc_r+0x50>
 800bfd0:	250c      	movs	r5, #12
 800bfd2:	42a9      	cmp	r1, r5
 800bfd4:	d81e      	bhi.n	800c014 <_malloc_r+0x54>
 800bfd6:	0030      	movs	r0, r6
 800bfd8:	f001 f850 	bl	800d07c <__malloc_lock>
 800bfdc:	4925      	ldr	r1, [pc, #148]	; (800c074 <_malloc_r+0xb4>)
 800bfde:	680a      	ldr	r2, [r1, #0]
 800bfe0:	0014      	movs	r4, r2
 800bfe2:	2c00      	cmp	r4, #0
 800bfe4:	d11a      	bne.n	800c01c <_malloc_r+0x5c>
 800bfe6:	4f24      	ldr	r7, [pc, #144]	; (800c078 <_malloc_r+0xb8>)
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d104      	bne.n	800bff8 <_malloc_r+0x38>
 800bfee:	0021      	movs	r1, r4
 800bff0:	0030      	movs	r0, r6
 800bff2:	f000 fcf5 	bl	800c9e0 <_sbrk_r>
 800bff6:	6038      	str	r0, [r7, #0]
 800bff8:	0029      	movs	r1, r5
 800bffa:	0030      	movs	r0, r6
 800bffc:	f000 fcf0 	bl	800c9e0 <_sbrk_r>
 800c000:	1c43      	adds	r3, r0, #1
 800c002:	d12b      	bne.n	800c05c <_malloc_r+0x9c>
 800c004:	230c      	movs	r3, #12
 800c006:	0030      	movs	r0, r6
 800c008:	6033      	str	r3, [r6, #0]
 800c00a:	f001 f83f 	bl	800d08c <__malloc_unlock>
 800c00e:	e003      	b.n	800c018 <_malloc_r+0x58>
 800c010:	2d00      	cmp	r5, #0
 800c012:	dade      	bge.n	800bfd2 <_malloc_r+0x12>
 800c014:	230c      	movs	r3, #12
 800c016:	6033      	str	r3, [r6, #0]
 800c018:	2000      	movs	r0, #0
 800c01a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c01c:	6823      	ldr	r3, [r4, #0]
 800c01e:	1b5b      	subs	r3, r3, r5
 800c020:	d419      	bmi.n	800c056 <_malloc_r+0x96>
 800c022:	2b0b      	cmp	r3, #11
 800c024:	d903      	bls.n	800c02e <_malloc_r+0x6e>
 800c026:	6023      	str	r3, [r4, #0]
 800c028:	18e4      	adds	r4, r4, r3
 800c02a:	6025      	str	r5, [r4, #0]
 800c02c:	e003      	b.n	800c036 <_malloc_r+0x76>
 800c02e:	6863      	ldr	r3, [r4, #4]
 800c030:	42a2      	cmp	r2, r4
 800c032:	d10e      	bne.n	800c052 <_malloc_r+0x92>
 800c034:	600b      	str	r3, [r1, #0]
 800c036:	0030      	movs	r0, r6
 800c038:	f001 f828 	bl	800d08c <__malloc_unlock>
 800c03c:	0020      	movs	r0, r4
 800c03e:	2207      	movs	r2, #7
 800c040:	300b      	adds	r0, #11
 800c042:	1d23      	adds	r3, r4, #4
 800c044:	4390      	bics	r0, r2
 800c046:	1ac2      	subs	r2, r0, r3
 800c048:	4298      	cmp	r0, r3
 800c04a:	d0e6      	beq.n	800c01a <_malloc_r+0x5a>
 800c04c:	1a1b      	subs	r3, r3, r0
 800c04e:	50a3      	str	r3, [r4, r2]
 800c050:	e7e3      	b.n	800c01a <_malloc_r+0x5a>
 800c052:	6053      	str	r3, [r2, #4]
 800c054:	e7ef      	b.n	800c036 <_malloc_r+0x76>
 800c056:	0022      	movs	r2, r4
 800c058:	6864      	ldr	r4, [r4, #4]
 800c05a:	e7c2      	b.n	800bfe2 <_malloc_r+0x22>
 800c05c:	2303      	movs	r3, #3
 800c05e:	1cc4      	adds	r4, r0, #3
 800c060:	439c      	bics	r4, r3
 800c062:	42a0      	cmp	r0, r4
 800c064:	d0e1      	beq.n	800c02a <_malloc_r+0x6a>
 800c066:	1a21      	subs	r1, r4, r0
 800c068:	0030      	movs	r0, r6
 800c06a:	f000 fcb9 	bl	800c9e0 <_sbrk_r>
 800c06e:	1c43      	adds	r3, r0, #1
 800c070:	d1db      	bne.n	800c02a <_malloc_r+0x6a>
 800c072:	e7c7      	b.n	800c004 <_malloc_r+0x44>
 800c074:	20000370 	.word	0x20000370
 800c078:	20000374 	.word	0x20000374

0800c07c <__ssputs_r>:
 800c07c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c07e:	688e      	ldr	r6, [r1, #8]
 800c080:	b085      	sub	sp, #20
 800c082:	0007      	movs	r7, r0
 800c084:	000c      	movs	r4, r1
 800c086:	9203      	str	r2, [sp, #12]
 800c088:	9301      	str	r3, [sp, #4]
 800c08a:	429e      	cmp	r6, r3
 800c08c:	d83c      	bhi.n	800c108 <__ssputs_r+0x8c>
 800c08e:	2390      	movs	r3, #144	; 0x90
 800c090:	898a      	ldrh	r2, [r1, #12]
 800c092:	00db      	lsls	r3, r3, #3
 800c094:	421a      	tst	r2, r3
 800c096:	d034      	beq.n	800c102 <__ssputs_r+0x86>
 800c098:	2503      	movs	r5, #3
 800c09a:	6909      	ldr	r1, [r1, #16]
 800c09c:	6823      	ldr	r3, [r4, #0]
 800c09e:	1a5b      	subs	r3, r3, r1
 800c0a0:	9302      	str	r3, [sp, #8]
 800c0a2:	6963      	ldr	r3, [r4, #20]
 800c0a4:	9802      	ldr	r0, [sp, #8]
 800c0a6:	435d      	muls	r5, r3
 800c0a8:	0feb      	lsrs	r3, r5, #31
 800c0aa:	195d      	adds	r5, r3, r5
 800c0ac:	9b01      	ldr	r3, [sp, #4]
 800c0ae:	106d      	asrs	r5, r5, #1
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	181b      	adds	r3, r3, r0
 800c0b4:	42ab      	cmp	r3, r5
 800c0b6:	d900      	bls.n	800c0ba <__ssputs_r+0x3e>
 800c0b8:	001d      	movs	r5, r3
 800c0ba:	0553      	lsls	r3, r2, #21
 800c0bc:	d532      	bpl.n	800c124 <__ssputs_r+0xa8>
 800c0be:	0029      	movs	r1, r5
 800c0c0:	0038      	movs	r0, r7
 800c0c2:	f7ff ff7d 	bl	800bfc0 <_malloc_r>
 800c0c6:	1e06      	subs	r6, r0, #0
 800c0c8:	d109      	bne.n	800c0de <__ssputs_r+0x62>
 800c0ca:	230c      	movs	r3, #12
 800c0cc:	603b      	str	r3, [r7, #0]
 800c0ce:	2340      	movs	r3, #64	; 0x40
 800c0d0:	2001      	movs	r0, #1
 800c0d2:	89a2      	ldrh	r2, [r4, #12]
 800c0d4:	4240      	negs	r0, r0
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	81a3      	strh	r3, [r4, #12]
 800c0da:	b005      	add	sp, #20
 800c0dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0de:	9a02      	ldr	r2, [sp, #8]
 800c0e0:	6921      	ldr	r1, [r4, #16]
 800c0e2:	f7ff fa42 	bl	800b56a <memcpy>
 800c0e6:	89a3      	ldrh	r3, [r4, #12]
 800c0e8:	4a14      	ldr	r2, [pc, #80]	; (800c13c <__ssputs_r+0xc0>)
 800c0ea:	401a      	ands	r2, r3
 800c0ec:	2380      	movs	r3, #128	; 0x80
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	81a3      	strh	r3, [r4, #12]
 800c0f2:	9b02      	ldr	r3, [sp, #8]
 800c0f4:	6126      	str	r6, [r4, #16]
 800c0f6:	18f6      	adds	r6, r6, r3
 800c0f8:	6026      	str	r6, [r4, #0]
 800c0fa:	6165      	str	r5, [r4, #20]
 800c0fc:	9e01      	ldr	r6, [sp, #4]
 800c0fe:	1aed      	subs	r5, r5, r3
 800c100:	60a5      	str	r5, [r4, #8]
 800c102:	9b01      	ldr	r3, [sp, #4]
 800c104:	429e      	cmp	r6, r3
 800c106:	d900      	bls.n	800c10a <__ssputs_r+0x8e>
 800c108:	9e01      	ldr	r6, [sp, #4]
 800c10a:	0032      	movs	r2, r6
 800c10c:	9903      	ldr	r1, [sp, #12]
 800c10e:	6820      	ldr	r0, [r4, #0]
 800c110:	f000 ffa1 	bl	800d056 <memmove>
 800c114:	68a3      	ldr	r3, [r4, #8]
 800c116:	2000      	movs	r0, #0
 800c118:	1b9b      	subs	r3, r3, r6
 800c11a:	60a3      	str	r3, [r4, #8]
 800c11c:	6823      	ldr	r3, [r4, #0]
 800c11e:	199e      	adds	r6, r3, r6
 800c120:	6026      	str	r6, [r4, #0]
 800c122:	e7da      	b.n	800c0da <__ssputs_r+0x5e>
 800c124:	002a      	movs	r2, r5
 800c126:	0038      	movs	r0, r7
 800c128:	f000 ffb8 	bl	800d09c <_realloc_r>
 800c12c:	1e06      	subs	r6, r0, #0
 800c12e:	d1e0      	bne.n	800c0f2 <__ssputs_r+0x76>
 800c130:	0038      	movs	r0, r7
 800c132:	6921      	ldr	r1, [r4, #16]
 800c134:	f7ff fefa 	bl	800bf2c <_free_r>
 800c138:	e7c7      	b.n	800c0ca <__ssputs_r+0x4e>
 800c13a:	46c0      	nop			; (mov r8, r8)
 800c13c:	fffffb7f 	.word	0xfffffb7f

0800c140 <_svfiprintf_r>:
 800c140:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c142:	b0a1      	sub	sp, #132	; 0x84
 800c144:	9003      	str	r0, [sp, #12]
 800c146:	001d      	movs	r5, r3
 800c148:	898b      	ldrh	r3, [r1, #12]
 800c14a:	000f      	movs	r7, r1
 800c14c:	0016      	movs	r6, r2
 800c14e:	061b      	lsls	r3, r3, #24
 800c150:	d511      	bpl.n	800c176 <_svfiprintf_r+0x36>
 800c152:	690b      	ldr	r3, [r1, #16]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d10e      	bne.n	800c176 <_svfiprintf_r+0x36>
 800c158:	2140      	movs	r1, #64	; 0x40
 800c15a:	f7ff ff31 	bl	800bfc0 <_malloc_r>
 800c15e:	6038      	str	r0, [r7, #0]
 800c160:	6138      	str	r0, [r7, #16]
 800c162:	2800      	cmp	r0, #0
 800c164:	d105      	bne.n	800c172 <_svfiprintf_r+0x32>
 800c166:	230c      	movs	r3, #12
 800c168:	9a03      	ldr	r2, [sp, #12]
 800c16a:	3801      	subs	r0, #1
 800c16c:	6013      	str	r3, [r2, #0]
 800c16e:	b021      	add	sp, #132	; 0x84
 800c170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c172:	2340      	movs	r3, #64	; 0x40
 800c174:	617b      	str	r3, [r7, #20]
 800c176:	2300      	movs	r3, #0
 800c178:	ac08      	add	r4, sp, #32
 800c17a:	6163      	str	r3, [r4, #20]
 800c17c:	3320      	adds	r3, #32
 800c17e:	7663      	strb	r3, [r4, #25]
 800c180:	3310      	adds	r3, #16
 800c182:	76a3      	strb	r3, [r4, #26]
 800c184:	9507      	str	r5, [sp, #28]
 800c186:	0035      	movs	r5, r6
 800c188:	782b      	ldrb	r3, [r5, #0]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d001      	beq.n	800c192 <_svfiprintf_r+0x52>
 800c18e:	2b25      	cmp	r3, #37	; 0x25
 800c190:	d147      	bne.n	800c222 <_svfiprintf_r+0xe2>
 800c192:	1bab      	subs	r3, r5, r6
 800c194:	9305      	str	r3, [sp, #20]
 800c196:	42b5      	cmp	r5, r6
 800c198:	d00c      	beq.n	800c1b4 <_svfiprintf_r+0x74>
 800c19a:	0032      	movs	r2, r6
 800c19c:	0039      	movs	r1, r7
 800c19e:	9803      	ldr	r0, [sp, #12]
 800c1a0:	f7ff ff6c 	bl	800c07c <__ssputs_r>
 800c1a4:	1c43      	adds	r3, r0, #1
 800c1a6:	d100      	bne.n	800c1aa <_svfiprintf_r+0x6a>
 800c1a8:	e0ae      	b.n	800c308 <_svfiprintf_r+0x1c8>
 800c1aa:	6962      	ldr	r2, [r4, #20]
 800c1ac:	9b05      	ldr	r3, [sp, #20]
 800c1ae:	4694      	mov	ip, r2
 800c1b0:	4463      	add	r3, ip
 800c1b2:	6163      	str	r3, [r4, #20]
 800c1b4:	782b      	ldrb	r3, [r5, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d100      	bne.n	800c1bc <_svfiprintf_r+0x7c>
 800c1ba:	e0a5      	b.n	800c308 <_svfiprintf_r+0x1c8>
 800c1bc:	2201      	movs	r2, #1
 800c1be:	2300      	movs	r3, #0
 800c1c0:	4252      	negs	r2, r2
 800c1c2:	6062      	str	r2, [r4, #4]
 800c1c4:	a904      	add	r1, sp, #16
 800c1c6:	3254      	adds	r2, #84	; 0x54
 800c1c8:	1852      	adds	r2, r2, r1
 800c1ca:	1c6e      	adds	r6, r5, #1
 800c1cc:	6023      	str	r3, [r4, #0]
 800c1ce:	60e3      	str	r3, [r4, #12]
 800c1d0:	60a3      	str	r3, [r4, #8]
 800c1d2:	7013      	strb	r3, [r2, #0]
 800c1d4:	65a3      	str	r3, [r4, #88]	; 0x58
 800c1d6:	2205      	movs	r2, #5
 800c1d8:	7831      	ldrb	r1, [r6, #0]
 800c1da:	4854      	ldr	r0, [pc, #336]	; (800c32c <_svfiprintf_r+0x1ec>)
 800c1dc:	f7ff f9ba 	bl	800b554 <memchr>
 800c1e0:	1c75      	adds	r5, r6, #1
 800c1e2:	2800      	cmp	r0, #0
 800c1e4:	d11f      	bne.n	800c226 <_svfiprintf_r+0xe6>
 800c1e6:	6822      	ldr	r2, [r4, #0]
 800c1e8:	06d3      	lsls	r3, r2, #27
 800c1ea:	d504      	bpl.n	800c1f6 <_svfiprintf_r+0xb6>
 800c1ec:	2353      	movs	r3, #83	; 0x53
 800c1ee:	a904      	add	r1, sp, #16
 800c1f0:	185b      	adds	r3, r3, r1
 800c1f2:	2120      	movs	r1, #32
 800c1f4:	7019      	strb	r1, [r3, #0]
 800c1f6:	0713      	lsls	r3, r2, #28
 800c1f8:	d504      	bpl.n	800c204 <_svfiprintf_r+0xc4>
 800c1fa:	2353      	movs	r3, #83	; 0x53
 800c1fc:	a904      	add	r1, sp, #16
 800c1fe:	185b      	adds	r3, r3, r1
 800c200:	212b      	movs	r1, #43	; 0x2b
 800c202:	7019      	strb	r1, [r3, #0]
 800c204:	7833      	ldrb	r3, [r6, #0]
 800c206:	2b2a      	cmp	r3, #42	; 0x2a
 800c208:	d016      	beq.n	800c238 <_svfiprintf_r+0xf8>
 800c20a:	0035      	movs	r5, r6
 800c20c:	2100      	movs	r1, #0
 800c20e:	200a      	movs	r0, #10
 800c210:	68e3      	ldr	r3, [r4, #12]
 800c212:	782a      	ldrb	r2, [r5, #0]
 800c214:	1c6e      	adds	r6, r5, #1
 800c216:	3a30      	subs	r2, #48	; 0x30
 800c218:	2a09      	cmp	r2, #9
 800c21a:	d94e      	bls.n	800c2ba <_svfiprintf_r+0x17a>
 800c21c:	2900      	cmp	r1, #0
 800c21e:	d111      	bne.n	800c244 <_svfiprintf_r+0x104>
 800c220:	e017      	b.n	800c252 <_svfiprintf_r+0x112>
 800c222:	3501      	adds	r5, #1
 800c224:	e7b0      	b.n	800c188 <_svfiprintf_r+0x48>
 800c226:	4b41      	ldr	r3, [pc, #260]	; (800c32c <_svfiprintf_r+0x1ec>)
 800c228:	6822      	ldr	r2, [r4, #0]
 800c22a:	1ac0      	subs	r0, r0, r3
 800c22c:	2301      	movs	r3, #1
 800c22e:	4083      	lsls	r3, r0
 800c230:	4313      	orrs	r3, r2
 800c232:	002e      	movs	r6, r5
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	e7ce      	b.n	800c1d6 <_svfiprintf_r+0x96>
 800c238:	9b07      	ldr	r3, [sp, #28]
 800c23a:	1d19      	adds	r1, r3, #4
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	9107      	str	r1, [sp, #28]
 800c240:	2b00      	cmp	r3, #0
 800c242:	db01      	blt.n	800c248 <_svfiprintf_r+0x108>
 800c244:	930b      	str	r3, [sp, #44]	; 0x2c
 800c246:	e004      	b.n	800c252 <_svfiprintf_r+0x112>
 800c248:	425b      	negs	r3, r3
 800c24a:	60e3      	str	r3, [r4, #12]
 800c24c:	2302      	movs	r3, #2
 800c24e:	4313      	orrs	r3, r2
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	782b      	ldrb	r3, [r5, #0]
 800c254:	2b2e      	cmp	r3, #46	; 0x2e
 800c256:	d10a      	bne.n	800c26e <_svfiprintf_r+0x12e>
 800c258:	786b      	ldrb	r3, [r5, #1]
 800c25a:	2b2a      	cmp	r3, #42	; 0x2a
 800c25c:	d135      	bne.n	800c2ca <_svfiprintf_r+0x18a>
 800c25e:	9b07      	ldr	r3, [sp, #28]
 800c260:	3502      	adds	r5, #2
 800c262:	1d1a      	adds	r2, r3, #4
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	9207      	str	r2, [sp, #28]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	db2b      	blt.n	800c2c4 <_svfiprintf_r+0x184>
 800c26c:	9309      	str	r3, [sp, #36]	; 0x24
 800c26e:	4e30      	ldr	r6, [pc, #192]	; (800c330 <_svfiprintf_r+0x1f0>)
 800c270:	2203      	movs	r2, #3
 800c272:	0030      	movs	r0, r6
 800c274:	7829      	ldrb	r1, [r5, #0]
 800c276:	f7ff f96d 	bl	800b554 <memchr>
 800c27a:	2800      	cmp	r0, #0
 800c27c:	d006      	beq.n	800c28c <_svfiprintf_r+0x14c>
 800c27e:	2340      	movs	r3, #64	; 0x40
 800c280:	1b80      	subs	r0, r0, r6
 800c282:	4083      	lsls	r3, r0
 800c284:	6822      	ldr	r2, [r4, #0]
 800c286:	3501      	adds	r5, #1
 800c288:	4313      	orrs	r3, r2
 800c28a:	6023      	str	r3, [r4, #0]
 800c28c:	7829      	ldrb	r1, [r5, #0]
 800c28e:	2206      	movs	r2, #6
 800c290:	4828      	ldr	r0, [pc, #160]	; (800c334 <_svfiprintf_r+0x1f4>)
 800c292:	1c6e      	adds	r6, r5, #1
 800c294:	7621      	strb	r1, [r4, #24]
 800c296:	f7ff f95d 	bl	800b554 <memchr>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	d03c      	beq.n	800c318 <_svfiprintf_r+0x1d8>
 800c29e:	4b26      	ldr	r3, [pc, #152]	; (800c338 <_svfiprintf_r+0x1f8>)
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d125      	bne.n	800c2f0 <_svfiprintf_r+0x1b0>
 800c2a4:	2207      	movs	r2, #7
 800c2a6:	9b07      	ldr	r3, [sp, #28]
 800c2a8:	3307      	adds	r3, #7
 800c2aa:	4393      	bics	r3, r2
 800c2ac:	3308      	adds	r3, #8
 800c2ae:	9307      	str	r3, [sp, #28]
 800c2b0:	6963      	ldr	r3, [r4, #20]
 800c2b2:	9a04      	ldr	r2, [sp, #16]
 800c2b4:	189b      	adds	r3, r3, r2
 800c2b6:	6163      	str	r3, [r4, #20]
 800c2b8:	e765      	b.n	800c186 <_svfiprintf_r+0x46>
 800c2ba:	4343      	muls	r3, r0
 800c2bc:	0035      	movs	r5, r6
 800c2be:	2101      	movs	r1, #1
 800c2c0:	189b      	adds	r3, r3, r2
 800c2c2:	e7a6      	b.n	800c212 <_svfiprintf_r+0xd2>
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	425b      	negs	r3, r3
 800c2c8:	e7d0      	b.n	800c26c <_svfiprintf_r+0x12c>
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	200a      	movs	r0, #10
 800c2ce:	001a      	movs	r2, r3
 800c2d0:	3501      	adds	r5, #1
 800c2d2:	6063      	str	r3, [r4, #4]
 800c2d4:	7829      	ldrb	r1, [r5, #0]
 800c2d6:	1c6e      	adds	r6, r5, #1
 800c2d8:	3930      	subs	r1, #48	; 0x30
 800c2da:	2909      	cmp	r1, #9
 800c2dc:	d903      	bls.n	800c2e6 <_svfiprintf_r+0x1a6>
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d0c5      	beq.n	800c26e <_svfiprintf_r+0x12e>
 800c2e2:	9209      	str	r2, [sp, #36]	; 0x24
 800c2e4:	e7c3      	b.n	800c26e <_svfiprintf_r+0x12e>
 800c2e6:	4342      	muls	r2, r0
 800c2e8:	0035      	movs	r5, r6
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	1852      	adds	r2, r2, r1
 800c2ee:	e7f1      	b.n	800c2d4 <_svfiprintf_r+0x194>
 800c2f0:	ab07      	add	r3, sp, #28
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	003a      	movs	r2, r7
 800c2f6:	0021      	movs	r1, r4
 800c2f8:	4b10      	ldr	r3, [pc, #64]	; (800c33c <_svfiprintf_r+0x1fc>)
 800c2fa:	9803      	ldr	r0, [sp, #12]
 800c2fc:	f7fc f964 	bl	80085c8 <_printf_float>
 800c300:	9004      	str	r0, [sp, #16]
 800c302:	9b04      	ldr	r3, [sp, #16]
 800c304:	3301      	adds	r3, #1
 800c306:	d1d3      	bne.n	800c2b0 <_svfiprintf_r+0x170>
 800c308:	89bb      	ldrh	r3, [r7, #12]
 800c30a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c30c:	065b      	lsls	r3, r3, #25
 800c30e:	d400      	bmi.n	800c312 <_svfiprintf_r+0x1d2>
 800c310:	e72d      	b.n	800c16e <_svfiprintf_r+0x2e>
 800c312:	2001      	movs	r0, #1
 800c314:	4240      	negs	r0, r0
 800c316:	e72a      	b.n	800c16e <_svfiprintf_r+0x2e>
 800c318:	ab07      	add	r3, sp, #28
 800c31a:	9300      	str	r3, [sp, #0]
 800c31c:	003a      	movs	r2, r7
 800c31e:	0021      	movs	r1, r4
 800c320:	4b06      	ldr	r3, [pc, #24]	; (800c33c <_svfiprintf_r+0x1fc>)
 800c322:	9803      	ldr	r0, [sp, #12]
 800c324:	f7fc fc0e 	bl	8008b44 <_printf_i>
 800c328:	e7ea      	b.n	800c300 <_svfiprintf_r+0x1c0>
 800c32a:	46c0      	nop			; (mov r8, r8)
 800c32c:	0800dc6c 	.word	0x0800dc6c
 800c330:	0800dc72 	.word	0x0800dc72
 800c334:	0800dc76 	.word	0x0800dc76
 800c338:	080085c9 	.word	0x080085c9
 800c33c:	0800c07d 	.word	0x0800c07d

0800c340 <_sungetc_r>:
 800c340:	b570      	push	{r4, r5, r6, lr}
 800c342:	0014      	movs	r4, r2
 800c344:	1c4b      	adds	r3, r1, #1
 800c346:	d103      	bne.n	800c350 <_sungetc_r+0x10>
 800c348:	2501      	movs	r5, #1
 800c34a:	426d      	negs	r5, r5
 800c34c:	0028      	movs	r0, r5
 800c34e:	bd70      	pop	{r4, r5, r6, pc}
 800c350:	8993      	ldrh	r3, [r2, #12]
 800c352:	2220      	movs	r2, #32
 800c354:	4393      	bics	r3, r2
 800c356:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c358:	81a3      	strh	r3, [r4, #12]
 800c35a:	b2ce      	uxtb	r6, r1
 800c35c:	6863      	ldr	r3, [r4, #4]
 800c35e:	b2cd      	uxtb	r5, r1
 800c360:	2a00      	cmp	r2, #0
 800c362:	d010      	beq.n	800c386 <_sungetc_r+0x46>
 800c364:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c366:	429a      	cmp	r2, r3
 800c368:	dd07      	ble.n	800c37a <_sungetc_r+0x3a>
 800c36a:	6823      	ldr	r3, [r4, #0]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	6023      	str	r3, [r4, #0]
 800c370:	701e      	strb	r6, [r3, #0]
 800c372:	6863      	ldr	r3, [r4, #4]
 800c374:	3301      	adds	r3, #1
 800c376:	6063      	str	r3, [r4, #4]
 800c378:	e7e8      	b.n	800c34c <_sungetc_r+0xc>
 800c37a:	0021      	movs	r1, r4
 800c37c:	f000 fc20 	bl	800cbc0 <__submore>
 800c380:	2800      	cmp	r0, #0
 800c382:	d0f2      	beq.n	800c36a <_sungetc_r+0x2a>
 800c384:	e7e0      	b.n	800c348 <_sungetc_r+0x8>
 800c386:	6921      	ldr	r1, [r4, #16]
 800c388:	6822      	ldr	r2, [r4, #0]
 800c38a:	2900      	cmp	r1, #0
 800c38c:	d007      	beq.n	800c39e <_sungetc_r+0x5e>
 800c38e:	4291      	cmp	r1, r2
 800c390:	d205      	bcs.n	800c39e <_sungetc_r+0x5e>
 800c392:	1e51      	subs	r1, r2, #1
 800c394:	7808      	ldrb	r0, [r1, #0]
 800c396:	42a8      	cmp	r0, r5
 800c398:	d101      	bne.n	800c39e <_sungetc_r+0x5e>
 800c39a:	6021      	str	r1, [r4, #0]
 800c39c:	e7ea      	b.n	800c374 <_sungetc_r+0x34>
 800c39e:	6423      	str	r3, [r4, #64]	; 0x40
 800c3a0:	0023      	movs	r3, r4
 800c3a2:	3344      	adds	r3, #68	; 0x44
 800c3a4:	6363      	str	r3, [r4, #52]	; 0x34
 800c3a6:	2303      	movs	r3, #3
 800c3a8:	63a3      	str	r3, [r4, #56]	; 0x38
 800c3aa:	0023      	movs	r3, r4
 800c3ac:	3346      	adds	r3, #70	; 0x46
 800c3ae:	63e2      	str	r2, [r4, #60]	; 0x3c
 800c3b0:	701e      	strb	r6, [r3, #0]
 800c3b2:	6023      	str	r3, [r4, #0]
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	e7de      	b.n	800c376 <_sungetc_r+0x36>

0800c3b8 <__ssrefill_r>:
 800c3b8:	b510      	push	{r4, lr}
 800c3ba:	000c      	movs	r4, r1
 800c3bc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c3be:	2900      	cmp	r1, #0
 800c3c0:	d00e      	beq.n	800c3e0 <__ssrefill_r+0x28>
 800c3c2:	0023      	movs	r3, r4
 800c3c4:	3344      	adds	r3, #68	; 0x44
 800c3c6:	4299      	cmp	r1, r3
 800c3c8:	d001      	beq.n	800c3ce <__ssrefill_r+0x16>
 800c3ca:	f7ff fdaf 	bl	800bf2c <_free_r>
 800c3ce:	2000      	movs	r0, #0
 800c3d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3d2:	6360      	str	r0, [r4, #52]	; 0x34
 800c3d4:	6063      	str	r3, [r4, #4]
 800c3d6:	4283      	cmp	r3, r0
 800c3d8:	d002      	beq.n	800c3e0 <__ssrefill_r+0x28>
 800c3da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd10      	pop	{r4, pc}
 800c3e0:	6923      	ldr	r3, [r4, #16]
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	89a2      	ldrh	r2, [r4, #12]
 800c3ea:	6063      	str	r3, [r4, #4]
 800c3ec:	3320      	adds	r3, #32
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	81a3      	strh	r3, [r4, #12]
 800c3f2:	4240      	negs	r0, r0
 800c3f4:	e7f3      	b.n	800c3de <__ssrefill_r+0x26>
	...

0800c3f8 <__ssvfiscanf_r>:
 800c3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3fa:	4cb5      	ldr	r4, [pc, #724]	; (800c6d0 <__ssvfiscanf_r+0x2d8>)
 800c3fc:	0005      	movs	r5, r0
 800c3fe:	44a5      	add	sp, r4
 800c400:	000c      	movs	r4, r1
 800c402:	2100      	movs	r1, #0
 800c404:	9148      	str	r1, [sp, #288]	; 0x120
 800c406:	9149      	str	r1, [sp, #292]	; 0x124
 800c408:	a905      	add	r1, sp, #20
 800c40a:	914a      	str	r1, [sp, #296]	; 0x128
 800c40c:	21be      	movs	r1, #190	; 0xbe
 800c40e:	48b1      	ldr	r0, [pc, #708]	; (800c6d4 <__ssvfiscanf_r+0x2dc>)
 800c410:	0049      	lsls	r1, r1, #1
 800c412:	ae45      	add	r6, sp, #276	; 0x114
 800c414:	5070      	str	r0, [r6, r1]
 800c416:	48b0      	ldr	r0, [pc, #704]	; (800c6d8 <__ssvfiscanf_r+0x2e0>)
 800c418:	3104      	adds	r1, #4
 800c41a:	ae45      	add	r6, sp, #276	; 0x114
 800c41c:	5070      	str	r0, [r6, r1]
 800c41e:	9304      	str	r3, [sp, #16]
 800c420:	9101      	str	r1, [sp, #4]
 800c422:	7813      	ldrb	r3, [r2, #0]
 800c424:	9300      	str	r3, [sp, #0]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d100      	bne.n	800c42c <__ssvfiscanf_r+0x34>
 800c42a:	e14f      	b.n	800c6cc <__ssvfiscanf_r+0x2d4>
 800c42c:	4fab      	ldr	r7, [pc, #684]	; (800c6dc <__ssvfiscanf_r+0x2e4>)
 800c42e:	2008      	movs	r0, #8
 800c430:	5cf9      	ldrb	r1, [r7, r3]
 800c432:	2308      	movs	r3, #8
 800c434:	1c56      	adds	r6, r2, #1
 800c436:	400b      	ands	r3, r1
 800c438:	4201      	tst	r1, r0
 800c43a:	d01e      	beq.n	800c47a <__ssvfiscanf_r+0x82>
 800c43c:	6863      	ldr	r3, [r4, #4]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	dd11      	ble.n	800c466 <__ssvfiscanf_r+0x6e>
 800c442:	2108      	movs	r1, #8
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	781a      	ldrb	r2, [r3, #0]
 800c448:	5cba      	ldrb	r2, [r7, r2]
 800c44a:	420a      	tst	r2, r1
 800c44c:	d101      	bne.n	800c452 <__ssvfiscanf_r+0x5a>
 800c44e:	0032      	movs	r2, r6
 800c450:	e7e7      	b.n	800c422 <__ssvfiscanf_r+0x2a>
 800c452:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800c454:	3301      	adds	r3, #1
 800c456:	9200      	str	r2, [sp, #0]
 800c458:	3201      	adds	r2, #1
 800c45a:	9249      	str	r2, [sp, #292]	; 0x124
 800c45c:	6862      	ldr	r2, [r4, #4]
 800c45e:	6023      	str	r3, [r4, #0]
 800c460:	3a01      	subs	r2, #1
 800c462:	6062      	str	r2, [r4, #4]
 800c464:	e7ea      	b.n	800c43c <__ssvfiscanf_r+0x44>
 800c466:	9a01      	ldr	r2, [sp, #4]
 800c468:	ab45      	add	r3, sp, #276	; 0x114
 800c46a:	589b      	ldr	r3, [r3, r2]
 800c46c:	0021      	movs	r1, r4
 800c46e:	0028      	movs	r0, r5
 800c470:	9300      	str	r3, [sp, #0]
 800c472:	4798      	blx	r3
 800c474:	2800      	cmp	r0, #0
 800c476:	d0e4      	beq.n	800c442 <__ssvfiscanf_r+0x4a>
 800c478:	e7e9      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c47a:	9900      	ldr	r1, [sp, #0]
 800c47c:	2925      	cmp	r1, #37	; 0x25
 800c47e:	d164      	bne.n	800c54a <__ssvfiscanf_r+0x152>
 800c480:	9347      	str	r3, [sp, #284]	; 0x11c
 800c482:	9345      	str	r3, [sp, #276]	; 0x114
 800c484:	7853      	ldrb	r3, [r2, #1]
 800c486:	2b2a      	cmp	r3, #42	; 0x2a
 800c488:	d102      	bne.n	800c490 <__ssvfiscanf_r+0x98>
 800c48a:	3b1a      	subs	r3, #26
 800c48c:	9345      	str	r3, [sp, #276]	; 0x114
 800c48e:	1c96      	adds	r6, r2, #2
 800c490:	0037      	movs	r7, r6
 800c492:	200a      	movs	r0, #10
 800c494:	7839      	ldrb	r1, [r7, #0]
 800c496:	1c7b      	adds	r3, r7, #1
 800c498:	9302      	str	r3, [sp, #8]
 800c49a:	000b      	movs	r3, r1
 800c49c:	3b30      	subs	r3, #48	; 0x30
 800c49e:	2b09      	cmp	r3, #9
 800c4a0:	d91f      	bls.n	800c4e2 <__ssvfiscanf_r+0xea>
 800c4a2:	4e8f      	ldr	r6, [pc, #572]	; (800c6e0 <__ssvfiscanf_r+0x2e8>)
 800c4a4:	2203      	movs	r2, #3
 800c4a6:	0030      	movs	r0, r6
 800c4a8:	f7ff f854 	bl	800b554 <memchr>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d007      	beq.n	800c4c0 <__ssvfiscanf_r+0xc8>
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	1b80      	subs	r0, r0, r6
 800c4b4:	4083      	lsls	r3, r0
 800c4b6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c4b8:	9f02      	ldr	r7, [sp, #8]
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	9203      	str	r2, [sp, #12]
 800c4be:	9345      	str	r3, [sp, #276]	; 0x114
 800c4c0:	783b      	ldrb	r3, [r7, #0]
 800c4c2:	1c7e      	adds	r6, r7, #1
 800c4c4:	2b78      	cmp	r3, #120	; 0x78
 800c4c6:	d807      	bhi.n	800c4d8 <__ssvfiscanf_r+0xe0>
 800c4c8:	2b57      	cmp	r3, #87	; 0x57
 800c4ca:	d812      	bhi.n	800c4f2 <__ssvfiscanf_r+0xfa>
 800c4cc:	2b25      	cmp	r3, #37	; 0x25
 800c4ce:	d03c      	beq.n	800c54a <__ssvfiscanf_r+0x152>
 800c4d0:	d836      	bhi.n	800c540 <__ssvfiscanf_r+0x148>
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d100      	bne.n	800c4d8 <__ssvfiscanf_r+0xe0>
 800c4d6:	e0f6      	b.n	800c6c6 <__ssvfiscanf_r+0x2ce>
 800c4d8:	2303      	movs	r3, #3
 800c4da:	934b      	str	r3, [sp, #300]	; 0x12c
 800c4dc:	3307      	adds	r3, #7
 800c4de:	9346      	str	r3, [sp, #280]	; 0x118
 800c4e0:	e076      	b.n	800c5d0 <__ssvfiscanf_r+0x1d8>
 800c4e2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c4e4:	9f02      	ldr	r7, [sp, #8]
 800c4e6:	9303      	str	r3, [sp, #12]
 800c4e8:	4343      	muls	r3, r0
 800c4ea:	3b30      	subs	r3, #48	; 0x30
 800c4ec:	185b      	adds	r3, r3, r1
 800c4ee:	9347      	str	r3, [sp, #284]	; 0x11c
 800c4f0:	e7d0      	b.n	800c494 <__ssvfiscanf_r+0x9c>
 800c4f2:	0018      	movs	r0, r3
 800c4f4:	3858      	subs	r0, #88	; 0x58
 800c4f6:	2820      	cmp	r0, #32
 800c4f8:	d8ee      	bhi.n	800c4d8 <__ssvfiscanf_r+0xe0>
 800c4fa:	f7f3 fe21 	bl	8000140 <__gnu_thumb1_case_shi>
 800c4fe:	0051      	.short	0x0051
 800c500:	ffedffed 	.word	0xffedffed
 800c504:	ffed0086 	.word	0xffed0086
 800c508:	ffedffed 	.word	0xffedffed
 800c50c:	ffedffed 	.word	0xffedffed
 800c510:	ffedffed 	.word	0xffedffed
 800c514:	00600093 	.word	0x00600093
 800c518:	00240024 	.word	0x00240024
 800c51c:	ffed0024 	.word	0xffed0024
 800c520:	ffed0062 	.word	0xffed0062
 800c524:	ffedffed 	.word	0xffedffed
 800c528:	009dffed 	.word	0x009dffed
 800c52c:	004b0065 	.word	0x004b0065
 800c530:	ffedffed 	.word	0xffedffed
 800c534:	ffed009b 	.word	0xffed009b
 800c538:	ffed0060 	.word	0xffed0060
 800c53c:	0051ffed 	.word	0x0051ffed
 800c540:	3b45      	subs	r3, #69	; 0x45
 800c542:	2b02      	cmp	r3, #2
 800c544:	d8c8      	bhi.n	800c4d8 <__ssvfiscanf_r+0xe0>
 800c546:	2305      	movs	r3, #5
 800c548:	e041      	b.n	800c5ce <__ssvfiscanf_r+0x1d6>
 800c54a:	6863      	ldr	r3, [r4, #4]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	dd0f      	ble.n	800c570 <__ssvfiscanf_r+0x178>
 800c550:	6823      	ldr	r3, [r4, #0]
 800c552:	9900      	ldr	r1, [sp, #0]
 800c554:	781a      	ldrb	r2, [r3, #0]
 800c556:	428a      	cmp	r2, r1
 800c558:	d000      	beq.n	800c55c <__ssvfiscanf_r+0x164>
 800c55a:	e0b7      	b.n	800c6cc <__ssvfiscanf_r+0x2d4>
 800c55c:	3301      	adds	r3, #1
 800c55e:	6862      	ldr	r2, [r4, #4]
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800c564:	3a01      	subs	r2, #1
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	3301      	adds	r3, #1
 800c56a:	6062      	str	r2, [r4, #4]
 800c56c:	9349      	str	r3, [sp, #292]	; 0x124
 800c56e:	e76e      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c570:	9a01      	ldr	r2, [sp, #4]
 800c572:	ab45      	add	r3, sp, #276	; 0x114
 800c574:	589b      	ldr	r3, [r3, r2]
 800c576:	0021      	movs	r1, r4
 800c578:	0028      	movs	r0, r5
 800c57a:	9302      	str	r3, [sp, #8]
 800c57c:	4798      	blx	r3
 800c57e:	2800      	cmp	r0, #0
 800c580:	d0e6      	beq.n	800c550 <__ssvfiscanf_r+0x158>
 800c582:	9848      	ldr	r0, [sp, #288]	; 0x120
 800c584:	2800      	cmp	r0, #0
 800c586:	d000      	beq.n	800c58a <__ssvfiscanf_r+0x192>
 800c588:	e099      	b.n	800c6be <__ssvfiscanf_r+0x2c6>
 800c58a:	3801      	subs	r0, #1
 800c58c:	23a7      	movs	r3, #167	; 0xa7
 800c58e:	009b      	lsls	r3, r3, #2
 800c590:	449d      	add	sp, r3
 800c592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c594:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c596:	9200      	str	r2, [sp, #0]
 800c598:	2220      	movs	r2, #32
 800c59a:	9900      	ldr	r1, [sp, #0]
 800c59c:	430a      	orrs	r2, r1
 800c59e:	9245      	str	r2, [sp, #276]	; 0x114
 800c5a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c5a2:	9200      	str	r2, [sp, #0]
 800c5a4:	2280      	movs	r2, #128	; 0x80
 800c5a6:	9900      	ldr	r1, [sp, #0]
 800c5a8:	0092      	lsls	r2, r2, #2
 800c5aa:	430a      	orrs	r2, r1
 800c5ac:	9245      	str	r2, [sp, #276]	; 0x114
 800c5ae:	2210      	movs	r2, #16
 800c5b0:	9246      	str	r2, [sp, #280]	; 0x118
 800c5b2:	226e      	movs	r2, #110	; 0x6e
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	419b      	sbcs	r3, r3
 800c5b8:	425b      	negs	r3, r3
 800c5ba:	3303      	adds	r3, #3
 800c5bc:	e007      	b.n	800c5ce <__ssvfiscanf_r+0x1d6>
 800c5be:	220a      	movs	r2, #10
 800c5c0:	e7f6      	b.n	800c5b0 <__ssvfiscanf_r+0x1b8>
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	9346      	str	r3, [sp, #280]	; 0x118
 800c5c6:	e7f8      	b.n	800c5ba <__ssvfiscanf_r+0x1c2>
 800c5c8:	2308      	movs	r3, #8
 800c5ca:	9346      	str	r3, [sp, #280]	; 0x118
 800c5cc:	3b04      	subs	r3, #4
 800c5ce:	934b      	str	r3, [sp, #300]	; 0x12c
 800c5d0:	6863      	ldr	r3, [r4, #4]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	dd3f      	ble.n	800c656 <__ssvfiscanf_r+0x25e>
 800c5d6:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c5d8:	9300      	str	r3, [sp, #0]
 800c5da:	065b      	lsls	r3, r3, #25
 800c5dc:	d406      	bmi.n	800c5ec <__ssvfiscanf_r+0x1f4>
 800c5de:	6823      	ldr	r3, [r4, #0]
 800c5e0:	493e      	ldr	r1, [pc, #248]	; (800c6dc <__ssvfiscanf_r+0x2e4>)
 800c5e2:	781a      	ldrb	r2, [r3, #0]
 800c5e4:	5c8a      	ldrb	r2, [r1, r2]
 800c5e6:	2108      	movs	r1, #8
 800c5e8:	420a      	tst	r2, r1
 800c5ea:	d13e      	bne.n	800c66a <__ssvfiscanf_r+0x272>
 800c5ec:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800c5ee:	2b02      	cmp	r3, #2
 800c5f0:	dc51      	bgt.n	800c696 <__ssvfiscanf_r+0x29e>
 800c5f2:	0022      	movs	r2, r4
 800c5f4:	0028      	movs	r0, r5
 800c5f6:	ab04      	add	r3, sp, #16
 800c5f8:	a945      	add	r1, sp, #276	; 0x114
 800c5fa:	f000 f875 	bl	800c6e8 <_scanf_chars>
 800c5fe:	2801      	cmp	r0, #1
 800c600:	d064      	beq.n	800c6cc <__ssvfiscanf_r+0x2d4>
 800c602:	2802      	cmp	r0, #2
 800c604:	d000      	beq.n	800c608 <__ssvfiscanf_r+0x210>
 800c606:	e722      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c608:	e7bb      	b.n	800c582 <__ssvfiscanf_r+0x18a>
 800c60a:	0031      	movs	r1, r6
 800c60c:	a805      	add	r0, sp, #20
 800c60e:	f000 f9f9 	bl	800ca04 <__sccl>
 800c612:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c614:	0006      	movs	r6, r0
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	2340      	movs	r3, #64	; 0x40
 800c61a:	9a00      	ldr	r2, [sp, #0]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	9345      	str	r3, [sp, #276]	; 0x114
 800c620:	2301      	movs	r3, #1
 800c622:	e7d4      	b.n	800c5ce <__ssvfiscanf_r+0x1d6>
 800c624:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	2340      	movs	r3, #64	; 0x40
 800c62a:	9a00      	ldr	r2, [sp, #0]
 800c62c:	4313      	orrs	r3, r2
 800c62e:	9345      	str	r3, [sp, #276]	; 0x114
 800c630:	2300      	movs	r3, #0
 800c632:	e7cc      	b.n	800c5ce <__ssvfiscanf_r+0x1d6>
 800c634:	2302      	movs	r3, #2
 800c636:	e7ca      	b.n	800c5ce <__ssvfiscanf_r+0x1d6>
 800c638:	9845      	ldr	r0, [sp, #276]	; 0x114
 800c63a:	06c3      	lsls	r3, r0, #27
 800c63c:	d500      	bpl.n	800c640 <__ssvfiscanf_r+0x248>
 800c63e:	e706      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c640:	9b04      	ldr	r3, [sp, #16]
 800c642:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800c644:	1d19      	adds	r1, r3, #4
 800c646:	9104      	str	r1, [sp, #16]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	07c7      	lsls	r7, r0, #31
 800c64c:	d501      	bpl.n	800c652 <__ssvfiscanf_r+0x25a>
 800c64e:	801a      	strh	r2, [r3, #0]
 800c650:	e6fd      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c652:	601a      	str	r2, [r3, #0]
 800c654:	e6fb      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c656:	9a01      	ldr	r2, [sp, #4]
 800c658:	ab45      	add	r3, sp, #276	; 0x114
 800c65a:	589b      	ldr	r3, [r3, r2]
 800c65c:	0021      	movs	r1, r4
 800c65e:	0028      	movs	r0, r5
 800c660:	9300      	str	r3, [sp, #0]
 800c662:	4798      	blx	r3
 800c664:	2800      	cmp	r0, #0
 800c666:	d0b6      	beq.n	800c5d6 <__ssvfiscanf_r+0x1de>
 800c668:	e78b      	b.n	800c582 <__ssvfiscanf_r+0x18a>
 800c66a:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800c66c:	9200      	str	r2, [sp, #0]
 800c66e:	3201      	adds	r2, #1
 800c670:	9249      	str	r2, [sp, #292]	; 0x124
 800c672:	6862      	ldr	r2, [r4, #4]
 800c674:	3a01      	subs	r2, #1
 800c676:	6062      	str	r2, [r4, #4]
 800c678:	2a00      	cmp	r2, #0
 800c67a:	dd02      	ble.n	800c682 <__ssvfiscanf_r+0x28a>
 800c67c:	3301      	adds	r3, #1
 800c67e:	6023      	str	r3, [r4, #0]
 800c680:	e7ad      	b.n	800c5de <__ssvfiscanf_r+0x1e6>
 800c682:	9a01      	ldr	r2, [sp, #4]
 800c684:	ab45      	add	r3, sp, #276	; 0x114
 800c686:	589b      	ldr	r3, [r3, r2]
 800c688:	0021      	movs	r1, r4
 800c68a:	0028      	movs	r0, r5
 800c68c:	9300      	str	r3, [sp, #0]
 800c68e:	4798      	blx	r3
 800c690:	2800      	cmp	r0, #0
 800c692:	d0a4      	beq.n	800c5de <__ssvfiscanf_r+0x1e6>
 800c694:	e775      	b.n	800c582 <__ssvfiscanf_r+0x18a>
 800c696:	2b04      	cmp	r3, #4
 800c698:	dc06      	bgt.n	800c6a8 <__ssvfiscanf_r+0x2b0>
 800c69a:	0022      	movs	r2, r4
 800c69c:	0028      	movs	r0, r5
 800c69e:	ab04      	add	r3, sp, #16
 800c6a0:	a945      	add	r1, sp, #276	; 0x114
 800c6a2:	f000 f87f 	bl	800c7a4 <_scanf_i>
 800c6a6:	e7aa      	b.n	800c5fe <__ssvfiscanf_r+0x206>
 800c6a8:	4b0e      	ldr	r3, [pc, #56]	; (800c6e4 <__ssvfiscanf_r+0x2ec>)
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d100      	bne.n	800c6b0 <__ssvfiscanf_r+0x2b8>
 800c6ae:	e6ce      	b.n	800c44e <__ssvfiscanf_r+0x56>
 800c6b0:	0022      	movs	r2, r4
 800c6b2:	0028      	movs	r0, r5
 800c6b4:	ab04      	add	r3, sp, #16
 800c6b6:	a945      	add	r1, sp, #276	; 0x114
 800c6b8:	f7fc fb56 	bl	8008d68 <_scanf_float>
 800c6bc:	e79f      	b.n	800c5fe <__ssvfiscanf_r+0x206>
 800c6be:	89a3      	ldrh	r3, [r4, #12]
 800c6c0:	065b      	lsls	r3, r3, #25
 800c6c2:	d400      	bmi.n	800c6c6 <__ssvfiscanf_r+0x2ce>
 800c6c4:	e762      	b.n	800c58c <__ssvfiscanf_r+0x194>
 800c6c6:	2001      	movs	r0, #1
 800c6c8:	4240      	negs	r0, r0
 800c6ca:	e75f      	b.n	800c58c <__ssvfiscanf_r+0x194>
 800c6cc:	9848      	ldr	r0, [sp, #288]	; 0x120
 800c6ce:	e75d      	b.n	800c58c <__ssvfiscanf_r+0x194>
 800c6d0:	fffffd64 	.word	0xfffffd64
 800c6d4:	0800c341 	.word	0x0800c341
 800c6d8:	0800c3b9 	.word	0x0800c3b9
 800c6dc:	0800d8f9 	.word	0x0800d8f9
 800c6e0:	0800dc72 	.word	0x0800dc72
 800c6e4:	08008d69 	.word	0x08008d69

0800c6e8 <_scanf_chars>:
 800c6e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6ea:	0015      	movs	r5, r2
 800c6ec:	688a      	ldr	r2, [r1, #8]
 800c6ee:	000c      	movs	r4, r1
 800c6f0:	9001      	str	r0, [sp, #4]
 800c6f2:	2a00      	cmp	r2, #0
 800c6f4:	d105      	bne.n	800c702 <_scanf_chars+0x1a>
 800c6f6:	6989      	ldr	r1, [r1, #24]
 800c6f8:	3201      	adds	r2, #1
 800c6fa:	2900      	cmp	r1, #0
 800c6fc:	d000      	beq.n	800c700 <_scanf_chars+0x18>
 800c6fe:	3a02      	subs	r2, #2
 800c700:	60a2      	str	r2, [r4, #8]
 800c702:	6822      	ldr	r2, [r4, #0]
 800c704:	06d2      	lsls	r2, r2, #27
 800c706:	d403      	bmi.n	800c710 <_scanf_chars+0x28>
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	1d11      	adds	r1, r2, #4
 800c70c:	6019      	str	r1, [r3, #0]
 800c70e:	6817      	ldr	r7, [r2, #0]
 800c710:	2600      	movs	r6, #0
 800c712:	69a0      	ldr	r0, [r4, #24]
 800c714:	2800      	cmp	r0, #0
 800c716:	d013      	beq.n	800c740 <_scanf_chars+0x58>
 800c718:	2801      	cmp	r0, #1
 800c71a:	d108      	bne.n	800c72e <_scanf_chars+0x46>
 800c71c:	682b      	ldr	r3, [r5, #0]
 800c71e:	6962      	ldr	r2, [r4, #20]
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	5cd3      	ldrb	r3, [r2, r3]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d10b      	bne.n	800c740 <_scanf_chars+0x58>
 800c728:	2e00      	cmp	r6, #0
 800c72a:	d127      	bne.n	800c77c <_scanf_chars+0x94>
 800c72c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c72e:	2802      	cmp	r0, #2
 800c730:	d124      	bne.n	800c77c <_scanf_chars+0x94>
 800c732:	682b      	ldr	r3, [r5, #0]
 800c734:	4a1a      	ldr	r2, [pc, #104]	; (800c7a0 <_scanf_chars+0xb8>)
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	5cd3      	ldrb	r3, [r2, r3]
 800c73a:	2208      	movs	r2, #8
 800c73c:	4213      	tst	r3, r2
 800c73e:	d11d      	bne.n	800c77c <_scanf_chars+0x94>
 800c740:	2210      	movs	r2, #16
 800c742:	6823      	ldr	r3, [r4, #0]
 800c744:	3601      	adds	r6, #1
 800c746:	4213      	tst	r3, r2
 800c748:	d103      	bne.n	800c752 <_scanf_chars+0x6a>
 800c74a:	682b      	ldr	r3, [r5, #0]
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	703b      	strb	r3, [r7, #0]
 800c750:	3701      	adds	r7, #1
 800c752:	682a      	ldr	r2, [r5, #0]
 800c754:	686b      	ldr	r3, [r5, #4]
 800c756:	3201      	adds	r2, #1
 800c758:	602a      	str	r2, [r5, #0]
 800c75a:	68a2      	ldr	r2, [r4, #8]
 800c75c:	3b01      	subs	r3, #1
 800c75e:	3a01      	subs	r2, #1
 800c760:	606b      	str	r3, [r5, #4]
 800c762:	60a2      	str	r2, [r4, #8]
 800c764:	2a00      	cmp	r2, #0
 800c766:	d009      	beq.n	800c77c <_scanf_chars+0x94>
 800c768:	2b00      	cmp	r3, #0
 800c76a:	dcd2      	bgt.n	800c712 <_scanf_chars+0x2a>
 800c76c:	23c0      	movs	r3, #192	; 0xc0
 800c76e:	005b      	lsls	r3, r3, #1
 800c770:	0029      	movs	r1, r5
 800c772:	58e3      	ldr	r3, [r4, r3]
 800c774:	9801      	ldr	r0, [sp, #4]
 800c776:	4798      	blx	r3
 800c778:	2800      	cmp	r0, #0
 800c77a:	d0ca      	beq.n	800c712 <_scanf_chars+0x2a>
 800c77c:	6822      	ldr	r2, [r4, #0]
 800c77e:	2310      	movs	r3, #16
 800c780:	0011      	movs	r1, r2
 800c782:	4019      	ands	r1, r3
 800c784:	421a      	tst	r2, r3
 800c786:	d106      	bne.n	800c796 <_scanf_chars+0xae>
 800c788:	68e3      	ldr	r3, [r4, #12]
 800c78a:	3301      	adds	r3, #1
 800c78c:	60e3      	str	r3, [r4, #12]
 800c78e:	69a3      	ldr	r3, [r4, #24]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d000      	beq.n	800c796 <_scanf_chars+0xae>
 800c794:	7039      	strb	r1, [r7, #0]
 800c796:	6923      	ldr	r3, [r4, #16]
 800c798:	2000      	movs	r0, #0
 800c79a:	199e      	adds	r6, r3, r6
 800c79c:	6126      	str	r6, [r4, #16]
 800c79e:	e7c5      	b.n	800c72c <_scanf_chars+0x44>
 800c7a0:	0800d8f9 	.word	0x0800d8f9

0800c7a4 <_scanf_i>:
 800c7a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7a6:	000c      	movs	r4, r1
 800c7a8:	b08d      	sub	sp, #52	; 0x34
 800c7aa:	9302      	str	r3, [sp, #8]
 800c7ac:	4b79      	ldr	r3, [pc, #484]	; (800c994 <_scanf_i+0x1f0>)
 800c7ae:	0016      	movs	r6, r2
 800c7b0:	9005      	str	r0, [sp, #20]
 800c7b2:	aa09      	add	r2, sp, #36	; 0x24
 800c7b4:	cb23      	ldmia	r3!, {r0, r1, r5}
 800c7b6:	c223      	stmia	r2!, {r0, r1, r5}
 800c7b8:	4b77      	ldr	r3, [pc, #476]	; (800c998 <_scanf_i+0x1f4>)
 800c7ba:	9306      	str	r3, [sp, #24]
 800c7bc:	69a3      	ldr	r3, [r4, #24]
 800c7be:	2b03      	cmp	r3, #3
 800c7c0:	d001      	beq.n	800c7c6 <_scanf_i+0x22>
 800c7c2:	4b76      	ldr	r3, [pc, #472]	; (800c99c <_scanf_i+0x1f8>)
 800c7c4:	9306      	str	r3, [sp, #24]
 800c7c6:	22ae      	movs	r2, #174	; 0xae
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	68a3      	ldr	r3, [r4, #8]
 800c7cc:	0052      	lsls	r2, r2, #1
 800c7ce:	1e59      	subs	r1, r3, #1
 800c7d0:	9004      	str	r0, [sp, #16]
 800c7d2:	4291      	cmp	r1, r2
 800c7d4:	d905      	bls.n	800c7e2 <_scanf_i+0x3e>
 800c7d6:	3b5e      	subs	r3, #94	; 0x5e
 800c7d8:	3bff      	subs	r3, #255	; 0xff
 800c7da:	9304      	str	r3, [sp, #16]
 800c7dc:	235e      	movs	r3, #94	; 0x5e
 800c7de:	33ff      	adds	r3, #255	; 0xff
 800c7e0:	60a3      	str	r3, [r4, #8]
 800c7e2:	0023      	movs	r3, r4
 800c7e4:	331c      	adds	r3, #28
 800c7e6:	9301      	str	r3, [sp, #4]
 800c7e8:	23d0      	movs	r3, #208	; 0xd0
 800c7ea:	2700      	movs	r7, #0
 800c7ec:	6822      	ldr	r2, [r4, #0]
 800c7ee:	011b      	lsls	r3, r3, #4
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	6023      	str	r3, [r4, #0]
 800c7f4:	9b01      	ldr	r3, [sp, #4]
 800c7f6:	9303      	str	r3, [sp, #12]
 800c7f8:	6833      	ldr	r3, [r6, #0]
 800c7fa:	a809      	add	r0, sp, #36	; 0x24
 800c7fc:	7819      	ldrb	r1, [r3, #0]
 800c7fe:	00bb      	lsls	r3, r7, #2
 800c800:	2202      	movs	r2, #2
 800c802:	5818      	ldr	r0, [r3, r0]
 800c804:	f7fe fea6 	bl	800b554 <memchr>
 800c808:	2800      	cmp	r0, #0
 800c80a:	d02b      	beq.n	800c864 <_scanf_i+0xc0>
 800c80c:	2f01      	cmp	r7, #1
 800c80e:	d162      	bne.n	800c8d6 <_scanf_i+0x132>
 800c810:	6863      	ldr	r3, [r4, #4]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d106      	bne.n	800c824 <_scanf_i+0x80>
 800c816:	3308      	adds	r3, #8
 800c818:	6822      	ldr	r2, [r4, #0]
 800c81a:	6063      	str	r3, [r4, #4]
 800c81c:	33f9      	adds	r3, #249	; 0xf9
 800c81e:	33ff      	adds	r3, #255	; 0xff
 800c820:	4313      	orrs	r3, r2
 800c822:	6023      	str	r3, [r4, #0]
 800c824:	4b5e      	ldr	r3, [pc, #376]	; (800c9a0 <_scanf_i+0x1fc>)
 800c826:	6822      	ldr	r2, [r4, #0]
 800c828:	4013      	ands	r3, r2
 800c82a:	6023      	str	r3, [r4, #0]
 800c82c:	68a3      	ldr	r3, [r4, #8]
 800c82e:	1e5a      	subs	r2, r3, #1
 800c830:	60a2      	str	r2, [r4, #8]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d016      	beq.n	800c864 <_scanf_i+0xc0>
 800c836:	6833      	ldr	r3, [r6, #0]
 800c838:	1c5a      	adds	r2, r3, #1
 800c83a:	6032      	str	r2, [r6, #0]
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	9a03      	ldr	r2, [sp, #12]
 800c840:	7013      	strb	r3, [r2, #0]
 800c842:	6873      	ldr	r3, [r6, #4]
 800c844:	1c55      	adds	r5, r2, #1
 800c846:	3b01      	subs	r3, #1
 800c848:	6073      	str	r3, [r6, #4]
 800c84a:	9503      	str	r5, [sp, #12]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	dc09      	bgt.n	800c864 <_scanf_i+0xc0>
 800c850:	23c0      	movs	r3, #192	; 0xc0
 800c852:	005b      	lsls	r3, r3, #1
 800c854:	58e3      	ldr	r3, [r4, r3]
 800c856:	0031      	movs	r1, r6
 800c858:	9805      	ldr	r0, [sp, #20]
 800c85a:	9307      	str	r3, [sp, #28]
 800c85c:	4798      	blx	r3
 800c85e:	2800      	cmp	r0, #0
 800c860:	d000      	beq.n	800c864 <_scanf_i+0xc0>
 800c862:	e081      	b.n	800c968 <_scanf_i+0x1c4>
 800c864:	3701      	adds	r7, #1
 800c866:	2f03      	cmp	r7, #3
 800c868:	d1c6      	bne.n	800c7f8 <_scanf_i+0x54>
 800c86a:	6863      	ldr	r3, [r4, #4]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d101      	bne.n	800c874 <_scanf_i+0xd0>
 800c870:	330a      	adds	r3, #10
 800c872:	6063      	str	r3, [r4, #4]
 800c874:	2110      	movs	r1, #16
 800c876:	2700      	movs	r7, #0
 800c878:	6863      	ldr	r3, [r4, #4]
 800c87a:	6960      	ldr	r0, [r4, #20]
 800c87c:	1ac9      	subs	r1, r1, r3
 800c87e:	4b49      	ldr	r3, [pc, #292]	; (800c9a4 <_scanf_i+0x200>)
 800c880:	18c9      	adds	r1, r1, r3
 800c882:	f000 f8bf 	bl	800ca04 <__sccl>
 800c886:	9d03      	ldr	r5, [sp, #12]
 800c888:	68a3      	ldr	r3, [r4, #8]
 800c88a:	6822      	ldr	r2, [r4, #0]
 800c88c:	9303      	str	r3, [sp, #12]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d041      	beq.n	800c916 <_scanf_i+0x172>
 800c892:	6831      	ldr	r1, [r6, #0]
 800c894:	6963      	ldr	r3, [r4, #20]
 800c896:	7808      	ldrb	r0, [r1, #0]
 800c898:	5c1b      	ldrb	r3, [r3, r0]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d03b      	beq.n	800c916 <_scanf_i+0x172>
 800c89e:	2830      	cmp	r0, #48	; 0x30
 800c8a0:	d129      	bne.n	800c8f6 <_scanf_i+0x152>
 800c8a2:	2380      	movs	r3, #128	; 0x80
 800c8a4:	011b      	lsls	r3, r3, #4
 800c8a6:	421a      	tst	r2, r3
 800c8a8:	d025      	beq.n	800c8f6 <_scanf_i+0x152>
 800c8aa:	9b04      	ldr	r3, [sp, #16]
 800c8ac:	3701      	adds	r7, #1
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d005      	beq.n	800c8be <_scanf_i+0x11a>
 800c8b2:	001a      	movs	r2, r3
 800c8b4:	9b03      	ldr	r3, [sp, #12]
 800c8b6:	3a01      	subs	r2, #1
 800c8b8:	3301      	adds	r3, #1
 800c8ba:	9204      	str	r2, [sp, #16]
 800c8bc:	60a3      	str	r3, [r4, #8]
 800c8be:	6873      	ldr	r3, [r6, #4]
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	6073      	str	r3, [r6, #4]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	dd1d      	ble.n	800c904 <_scanf_i+0x160>
 800c8c8:	6833      	ldr	r3, [r6, #0]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	6033      	str	r3, [r6, #0]
 800c8ce:	68a3      	ldr	r3, [r4, #8]
 800c8d0:	3b01      	subs	r3, #1
 800c8d2:	60a3      	str	r3, [r4, #8]
 800c8d4:	e7d8      	b.n	800c888 <_scanf_i+0xe4>
 800c8d6:	2f02      	cmp	r7, #2
 800c8d8:	d1a8      	bne.n	800c82c <_scanf_i+0x88>
 800c8da:	21c0      	movs	r1, #192	; 0xc0
 800c8dc:	2380      	movs	r3, #128	; 0x80
 800c8de:	6822      	ldr	r2, [r4, #0]
 800c8e0:	00c9      	lsls	r1, r1, #3
 800c8e2:	4011      	ands	r1, r2
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	4299      	cmp	r1, r3
 800c8e8:	d1bf      	bne.n	800c86a <_scanf_i+0xc6>
 800c8ea:	3bf1      	subs	r3, #241	; 0xf1
 800c8ec:	3bff      	subs	r3, #255	; 0xff
 800c8ee:	6063      	str	r3, [r4, #4]
 800c8f0:	33f0      	adds	r3, #240	; 0xf0
 800c8f2:	4313      	orrs	r3, r2
 800c8f4:	e799      	b.n	800c82a <_scanf_i+0x86>
 800c8f6:	4b2c      	ldr	r3, [pc, #176]	; (800c9a8 <_scanf_i+0x204>)
 800c8f8:	4013      	ands	r3, r2
 800c8fa:	6023      	str	r3, [r4, #0]
 800c8fc:	780b      	ldrb	r3, [r1, #0]
 800c8fe:	702b      	strb	r3, [r5, #0]
 800c900:	3501      	adds	r5, #1
 800c902:	e7dc      	b.n	800c8be <_scanf_i+0x11a>
 800c904:	23c0      	movs	r3, #192	; 0xc0
 800c906:	005b      	lsls	r3, r3, #1
 800c908:	58e3      	ldr	r3, [r4, r3]
 800c90a:	0031      	movs	r1, r6
 800c90c:	9805      	ldr	r0, [sp, #20]
 800c90e:	9303      	str	r3, [sp, #12]
 800c910:	4798      	blx	r3
 800c912:	2800      	cmp	r0, #0
 800c914:	d0db      	beq.n	800c8ce <_scanf_i+0x12a>
 800c916:	6823      	ldr	r3, [r4, #0]
 800c918:	05db      	lsls	r3, r3, #23
 800c91a:	d50e      	bpl.n	800c93a <_scanf_i+0x196>
 800c91c:	9b01      	ldr	r3, [sp, #4]
 800c91e:	429d      	cmp	r5, r3
 800c920:	d907      	bls.n	800c932 <_scanf_i+0x18e>
 800c922:	23be      	movs	r3, #190	; 0xbe
 800c924:	3d01      	subs	r5, #1
 800c926:	005b      	lsls	r3, r3, #1
 800c928:	0032      	movs	r2, r6
 800c92a:	7829      	ldrb	r1, [r5, #0]
 800c92c:	58e3      	ldr	r3, [r4, r3]
 800c92e:	9805      	ldr	r0, [sp, #20]
 800c930:	4798      	blx	r3
 800c932:	9b01      	ldr	r3, [sp, #4]
 800c934:	2001      	movs	r0, #1
 800c936:	429d      	cmp	r5, r3
 800c938:	d029      	beq.n	800c98e <_scanf_i+0x1ea>
 800c93a:	6821      	ldr	r1, [r4, #0]
 800c93c:	2310      	movs	r3, #16
 800c93e:	000a      	movs	r2, r1
 800c940:	401a      	ands	r2, r3
 800c942:	4219      	tst	r1, r3
 800c944:	d11c      	bne.n	800c980 <_scanf_i+0x1dc>
 800c946:	702a      	strb	r2, [r5, #0]
 800c948:	6863      	ldr	r3, [r4, #4]
 800c94a:	9901      	ldr	r1, [sp, #4]
 800c94c:	9805      	ldr	r0, [sp, #20]
 800c94e:	9e06      	ldr	r6, [sp, #24]
 800c950:	47b0      	blx	r6
 800c952:	9b02      	ldr	r3, [sp, #8]
 800c954:	6821      	ldr	r1, [r4, #0]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	068a      	lsls	r2, r1, #26
 800c95a:	d507      	bpl.n	800c96c <_scanf_i+0x1c8>
 800c95c:	1d1a      	adds	r2, r3, #4
 800c95e:	9902      	ldr	r1, [sp, #8]
 800c960:	600a      	str	r2, [r1, #0]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	6018      	str	r0, [r3, #0]
 800c966:	e008      	b.n	800c97a <_scanf_i+0x1d6>
 800c968:	2700      	movs	r7, #0
 800c96a:	e7d4      	b.n	800c916 <_scanf_i+0x172>
 800c96c:	1d1a      	adds	r2, r3, #4
 800c96e:	07ce      	lsls	r6, r1, #31
 800c970:	d5f5      	bpl.n	800c95e <_scanf_i+0x1ba>
 800c972:	9902      	ldr	r1, [sp, #8]
 800c974:	600a      	str	r2, [r1, #0]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	8018      	strh	r0, [r3, #0]
 800c97a:	68e3      	ldr	r3, [r4, #12]
 800c97c:	3301      	adds	r3, #1
 800c97e:	60e3      	str	r3, [r4, #12]
 800c980:	2000      	movs	r0, #0
 800c982:	9b01      	ldr	r3, [sp, #4]
 800c984:	1aed      	subs	r5, r5, r3
 800c986:	6923      	ldr	r3, [r4, #16]
 800c988:	19ef      	adds	r7, r5, r7
 800c98a:	19df      	adds	r7, r3, r7
 800c98c:	6127      	str	r7, [r4, #16]
 800c98e:	b00d      	add	sp, #52	; 0x34
 800c990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c992:	46c0      	nop			; (mov r8, r8)
 800c994:	0800d7c8 	.word	0x0800d7c8
 800c998:	0800a061 	.word	0x0800a061
 800c99c:	0800cbb9 	.word	0x0800cbb9
 800c9a0:	fffffaff 	.word	0xfffffaff
 800c9a4:	0800dc86 	.word	0x0800dc86
 800c9a8:	fffff6ff 	.word	0xfffff6ff

0800c9ac <_read_r>:
 800c9ac:	b570      	push	{r4, r5, r6, lr}
 800c9ae:	0004      	movs	r4, r0
 800c9b0:	0008      	movs	r0, r1
 800c9b2:	0011      	movs	r1, r2
 800c9b4:	001a      	movs	r2, r3
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	4d05      	ldr	r5, [pc, #20]	; (800c9d0 <_read_r+0x24>)
 800c9ba:	602b      	str	r3, [r5, #0]
 800c9bc:	f7f7 fb06 	bl	8003fcc <_read>
 800c9c0:	1c43      	adds	r3, r0, #1
 800c9c2:	d103      	bne.n	800c9cc <_read_r+0x20>
 800c9c4:	682b      	ldr	r3, [r5, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d000      	beq.n	800c9cc <_read_r+0x20>
 800c9ca:	6023      	str	r3, [r4, #0]
 800c9cc:	bd70      	pop	{r4, r5, r6, pc}
 800c9ce:	46c0      	nop			; (mov r8, r8)
 800c9d0:	200005d0 	.word	0x200005d0

0800c9d4 <nan>:
 800c9d4:	2000      	movs	r0, #0
 800c9d6:	4901      	ldr	r1, [pc, #4]	; (800c9dc <nan+0x8>)
 800c9d8:	4770      	bx	lr
 800c9da:	46c0      	nop			; (mov r8, r8)
 800c9dc:	7ff80000 	.word	0x7ff80000

0800c9e0 <_sbrk_r>:
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	b570      	push	{r4, r5, r6, lr}
 800c9e4:	4d06      	ldr	r5, [pc, #24]	; (800ca00 <_sbrk_r+0x20>)
 800c9e6:	0004      	movs	r4, r0
 800c9e8:	0008      	movs	r0, r1
 800c9ea:	602b      	str	r3, [r5, #0]
 800c9ec:	f7f7 fb54 	bl	8004098 <_sbrk>
 800c9f0:	1c43      	adds	r3, r0, #1
 800c9f2:	d103      	bne.n	800c9fc <_sbrk_r+0x1c>
 800c9f4:	682b      	ldr	r3, [r5, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d000      	beq.n	800c9fc <_sbrk_r+0x1c>
 800c9fa:	6023      	str	r3, [r4, #0]
 800c9fc:	bd70      	pop	{r4, r5, r6, pc}
 800c9fe:	46c0      	nop			; (mov r8, r8)
 800ca00:	200005d0 	.word	0x200005d0

0800ca04 <__sccl>:
 800ca04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca06:	780b      	ldrb	r3, [r1, #0]
 800ca08:	0004      	movs	r4, r0
 800ca0a:	2b5e      	cmp	r3, #94	; 0x5e
 800ca0c:	d00c      	beq.n	800ca28 <__sccl+0x24>
 800ca0e:	1c48      	adds	r0, r1, #1
 800ca10:	2100      	movs	r1, #0
 800ca12:	0022      	movs	r2, r4
 800ca14:	1c65      	adds	r5, r4, #1
 800ca16:	35ff      	adds	r5, #255	; 0xff
 800ca18:	7011      	strb	r1, [r2, #0]
 800ca1a:	3201      	adds	r2, #1
 800ca1c:	42aa      	cmp	r2, r5
 800ca1e:	d1fb      	bne.n	800ca18 <__sccl+0x14>
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d105      	bne.n	800ca30 <__sccl+0x2c>
 800ca24:	3801      	subs	r0, #1
 800ca26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca28:	784b      	ldrb	r3, [r1, #1]
 800ca2a:	1c88      	adds	r0, r1, #2
 800ca2c:	2101      	movs	r1, #1
 800ca2e:	e7f0      	b.n	800ca12 <__sccl+0xe>
 800ca30:	2201      	movs	r2, #1
 800ca32:	262d      	movs	r6, #45	; 0x2d
 800ca34:	4051      	eors	r1, r2
 800ca36:	0002      	movs	r2, r0
 800ca38:	54e1      	strb	r1, [r4, r3]
 800ca3a:	7815      	ldrb	r5, [r2, #0]
 800ca3c:	1c50      	adds	r0, r2, #1
 800ca3e:	2d2d      	cmp	r5, #45	; 0x2d
 800ca40:	d009      	beq.n	800ca56 <__sccl+0x52>
 800ca42:	2d5d      	cmp	r5, #93	; 0x5d
 800ca44:	d0ef      	beq.n	800ca26 <__sccl+0x22>
 800ca46:	2d00      	cmp	r5, #0
 800ca48:	d101      	bne.n	800ca4e <__sccl+0x4a>
 800ca4a:	0010      	movs	r0, r2
 800ca4c:	e7eb      	b.n	800ca26 <__sccl+0x22>
 800ca4e:	002b      	movs	r3, r5
 800ca50:	e7f1      	b.n	800ca36 <__sccl+0x32>
 800ca52:	0033      	movs	r3, r6
 800ca54:	e7ef      	b.n	800ca36 <__sccl+0x32>
 800ca56:	7855      	ldrb	r5, [r2, #1]
 800ca58:	2d5d      	cmp	r5, #93	; 0x5d
 800ca5a:	d0fa      	beq.n	800ca52 <__sccl+0x4e>
 800ca5c:	42ab      	cmp	r3, r5
 800ca5e:	dcf8      	bgt.n	800ca52 <__sccl+0x4e>
 800ca60:	0018      	movs	r0, r3
 800ca62:	3202      	adds	r2, #2
 800ca64:	3001      	adds	r0, #1
 800ca66:	5421      	strb	r1, [r4, r0]
 800ca68:	4285      	cmp	r5, r0
 800ca6a:	dcfb      	bgt.n	800ca64 <__sccl+0x60>
 800ca6c:	2000      	movs	r0, #0
 800ca6e:	1c5f      	adds	r7, r3, #1
 800ca70:	42ab      	cmp	r3, r5
 800ca72:	da01      	bge.n	800ca78 <__sccl+0x74>
 800ca74:	1ae8      	subs	r0, r5, r3
 800ca76:	3801      	subs	r0, #1
 800ca78:	183b      	adds	r3, r7, r0
 800ca7a:	e7de      	b.n	800ca3a <__sccl+0x36>

0800ca7c <strncmp>:
 800ca7c:	b530      	push	{r4, r5, lr}
 800ca7e:	0005      	movs	r5, r0
 800ca80:	1e10      	subs	r0, r2, #0
 800ca82:	d00b      	beq.n	800ca9c <strncmp+0x20>
 800ca84:	2400      	movs	r4, #0
 800ca86:	3a01      	subs	r2, #1
 800ca88:	5d2b      	ldrb	r3, [r5, r4]
 800ca8a:	5d08      	ldrb	r0, [r1, r4]
 800ca8c:	4283      	cmp	r3, r0
 800ca8e:	d104      	bne.n	800ca9a <strncmp+0x1e>
 800ca90:	4294      	cmp	r4, r2
 800ca92:	d002      	beq.n	800ca9a <strncmp+0x1e>
 800ca94:	3401      	adds	r4, #1
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d1f6      	bne.n	800ca88 <strncmp+0xc>
 800ca9a:	1a18      	subs	r0, r3, r0
 800ca9c:	bd30      	pop	{r4, r5, pc}
	...

0800caa0 <_strtoul_l.isra.0>:
 800caa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caa2:	001e      	movs	r6, r3
 800caa4:	4b43      	ldr	r3, [pc, #268]	; (800cbb4 <_strtoul_l.isra.0+0x114>)
 800caa6:	b087      	sub	sp, #28
 800caa8:	000f      	movs	r7, r1
 800caaa:	9101      	str	r1, [sp, #4]
 800caac:	469c      	mov	ip, r3
 800caae:	2108      	movs	r1, #8
 800cab0:	9005      	str	r0, [sp, #20]
 800cab2:	9202      	str	r2, [sp, #8]
 800cab4:	003b      	movs	r3, r7
 800cab6:	4662      	mov	r2, ip
 800cab8:	781c      	ldrb	r4, [r3, #0]
 800caba:	1c7d      	adds	r5, r7, #1
 800cabc:	5d10      	ldrb	r0, [r2, r4]
 800cabe:	002f      	movs	r7, r5
 800cac0:	0002      	movs	r2, r0
 800cac2:	400a      	ands	r2, r1
 800cac4:	4208      	tst	r0, r1
 800cac6:	d1f5      	bne.n	800cab4 <_strtoul_l.isra.0+0x14>
 800cac8:	2c2d      	cmp	r4, #45	; 0x2d
 800caca:	d13a      	bne.n	800cb42 <_strtoul_l.isra.0+0xa2>
 800cacc:	2701      	movs	r7, #1
 800cace:	782c      	ldrb	r4, [r5, #0]
 800cad0:	1c9d      	adds	r5, r3, #2
 800cad2:	2e00      	cmp	r6, #0
 800cad4:	d069      	beq.n	800cbaa <_strtoul_l.isra.0+0x10a>
 800cad6:	2e10      	cmp	r6, #16
 800cad8:	d109      	bne.n	800caee <_strtoul_l.isra.0+0x4e>
 800cada:	2c30      	cmp	r4, #48	; 0x30
 800cadc:	d107      	bne.n	800caee <_strtoul_l.isra.0+0x4e>
 800cade:	2220      	movs	r2, #32
 800cae0:	782b      	ldrb	r3, [r5, #0]
 800cae2:	4393      	bics	r3, r2
 800cae4:	2b58      	cmp	r3, #88	; 0x58
 800cae6:	d15b      	bne.n	800cba0 <_strtoul_l.isra.0+0x100>
 800cae8:	2610      	movs	r6, #16
 800caea:	786c      	ldrb	r4, [r5, #1]
 800caec:	3502      	adds	r5, #2
 800caee:	2001      	movs	r0, #1
 800caf0:	0031      	movs	r1, r6
 800caf2:	4240      	negs	r0, r0
 800caf4:	f7f3 fb2e 	bl	8000154 <__udivsi3>
 800caf8:	9003      	str	r0, [sp, #12]
 800cafa:	2001      	movs	r0, #1
 800cafc:	0031      	movs	r1, r6
 800cafe:	4240      	negs	r0, r0
 800cb00:	f7f3 fbae 	bl	8000260 <__aeabi_uidivmod>
 800cb04:	2300      	movs	r3, #0
 800cb06:	9104      	str	r1, [sp, #16]
 800cb08:	2101      	movs	r1, #1
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	0018      	movs	r0, r3
 800cb0e:	468c      	mov	ip, r1
 800cb10:	4252      	negs	r2, r2
 800cb12:	0021      	movs	r1, r4
 800cb14:	3930      	subs	r1, #48	; 0x30
 800cb16:	2909      	cmp	r1, #9
 800cb18:	d81a      	bhi.n	800cb50 <_strtoul_l.isra.0+0xb0>
 800cb1a:	000c      	movs	r4, r1
 800cb1c:	42a6      	cmp	r6, r4
 800cb1e:	dd25      	ble.n	800cb6c <_strtoul_l.isra.0+0xcc>
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	db21      	blt.n	800cb68 <_strtoul_l.isra.0+0xc8>
 800cb24:	9903      	ldr	r1, [sp, #12]
 800cb26:	0013      	movs	r3, r2
 800cb28:	4281      	cmp	r1, r0
 800cb2a:	d307      	bcc.n	800cb3c <_strtoul_l.isra.0+0x9c>
 800cb2c:	d103      	bne.n	800cb36 <_strtoul_l.isra.0+0x96>
 800cb2e:	9904      	ldr	r1, [sp, #16]
 800cb30:	0013      	movs	r3, r2
 800cb32:	42a1      	cmp	r1, r4
 800cb34:	db02      	blt.n	800cb3c <_strtoul_l.isra.0+0x9c>
 800cb36:	4663      	mov	r3, ip
 800cb38:	4370      	muls	r0, r6
 800cb3a:	1820      	adds	r0, r4, r0
 800cb3c:	782c      	ldrb	r4, [r5, #0]
 800cb3e:	3501      	adds	r5, #1
 800cb40:	e7e7      	b.n	800cb12 <_strtoul_l.isra.0+0x72>
 800cb42:	2c2b      	cmp	r4, #43	; 0x2b
 800cb44:	d001      	beq.n	800cb4a <_strtoul_l.isra.0+0xaa>
 800cb46:	0017      	movs	r7, r2
 800cb48:	e7c3      	b.n	800cad2 <_strtoul_l.isra.0+0x32>
 800cb4a:	782c      	ldrb	r4, [r5, #0]
 800cb4c:	1c9d      	adds	r5, r3, #2
 800cb4e:	e7fa      	b.n	800cb46 <_strtoul_l.isra.0+0xa6>
 800cb50:	0021      	movs	r1, r4
 800cb52:	3941      	subs	r1, #65	; 0x41
 800cb54:	2919      	cmp	r1, #25
 800cb56:	d801      	bhi.n	800cb5c <_strtoul_l.isra.0+0xbc>
 800cb58:	3c37      	subs	r4, #55	; 0x37
 800cb5a:	e7df      	b.n	800cb1c <_strtoul_l.isra.0+0x7c>
 800cb5c:	0021      	movs	r1, r4
 800cb5e:	3961      	subs	r1, #97	; 0x61
 800cb60:	2919      	cmp	r1, #25
 800cb62:	d803      	bhi.n	800cb6c <_strtoul_l.isra.0+0xcc>
 800cb64:	3c57      	subs	r4, #87	; 0x57
 800cb66:	e7d9      	b.n	800cb1c <_strtoul_l.isra.0+0x7c>
 800cb68:	0013      	movs	r3, r2
 800cb6a:	e7e7      	b.n	800cb3c <_strtoul_l.isra.0+0x9c>
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	da09      	bge.n	800cb84 <_strtoul_l.isra.0+0xe4>
 800cb70:	2322      	movs	r3, #34	; 0x22
 800cb72:	2001      	movs	r0, #1
 800cb74:	9a05      	ldr	r2, [sp, #20]
 800cb76:	4240      	negs	r0, r0
 800cb78:	6013      	str	r3, [r2, #0]
 800cb7a:	9b02      	ldr	r3, [sp, #8]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d109      	bne.n	800cb94 <_strtoul_l.isra.0+0xf4>
 800cb80:	b007      	add	sp, #28
 800cb82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb84:	2f00      	cmp	r7, #0
 800cb86:	d000      	beq.n	800cb8a <_strtoul_l.isra.0+0xea>
 800cb88:	4240      	negs	r0, r0
 800cb8a:	9a02      	ldr	r2, [sp, #8]
 800cb8c:	2a00      	cmp	r2, #0
 800cb8e:	d0f7      	beq.n	800cb80 <_strtoul_l.isra.0+0xe0>
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d001      	beq.n	800cb98 <_strtoul_l.isra.0+0xf8>
 800cb94:	1e6b      	subs	r3, r5, #1
 800cb96:	9301      	str	r3, [sp, #4]
 800cb98:	9b02      	ldr	r3, [sp, #8]
 800cb9a:	9a01      	ldr	r2, [sp, #4]
 800cb9c:	601a      	str	r2, [r3, #0]
 800cb9e:	e7ef      	b.n	800cb80 <_strtoul_l.isra.0+0xe0>
 800cba0:	2430      	movs	r4, #48	; 0x30
 800cba2:	2e00      	cmp	r6, #0
 800cba4:	d1a3      	bne.n	800caee <_strtoul_l.isra.0+0x4e>
 800cba6:	3608      	adds	r6, #8
 800cba8:	e7a1      	b.n	800caee <_strtoul_l.isra.0+0x4e>
 800cbaa:	2c30      	cmp	r4, #48	; 0x30
 800cbac:	d097      	beq.n	800cade <_strtoul_l.isra.0+0x3e>
 800cbae:	260a      	movs	r6, #10
 800cbb0:	e79d      	b.n	800caee <_strtoul_l.isra.0+0x4e>
 800cbb2:	46c0      	nop			; (mov r8, r8)
 800cbb4:	0800d8f9 	.word	0x0800d8f9

0800cbb8 <_strtoul_r>:
 800cbb8:	b510      	push	{r4, lr}
 800cbba:	f7ff ff71 	bl	800caa0 <_strtoul_l.isra.0>
 800cbbe:	bd10      	pop	{r4, pc}

0800cbc0 <__submore>:
 800cbc0:	000b      	movs	r3, r1
 800cbc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbc4:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800cbc6:	3344      	adds	r3, #68	; 0x44
 800cbc8:	000c      	movs	r4, r1
 800cbca:	429d      	cmp	r5, r3
 800cbcc:	d11c      	bne.n	800cc08 <__submore+0x48>
 800cbce:	2680      	movs	r6, #128	; 0x80
 800cbd0:	00f6      	lsls	r6, r6, #3
 800cbd2:	0031      	movs	r1, r6
 800cbd4:	f7ff f9f4 	bl	800bfc0 <_malloc_r>
 800cbd8:	2800      	cmp	r0, #0
 800cbda:	d102      	bne.n	800cbe2 <__submore+0x22>
 800cbdc:	2001      	movs	r0, #1
 800cbde:	4240      	negs	r0, r0
 800cbe0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cbe2:	0023      	movs	r3, r4
 800cbe4:	6360      	str	r0, [r4, #52]	; 0x34
 800cbe6:	63a6      	str	r6, [r4, #56]	; 0x38
 800cbe8:	3346      	adds	r3, #70	; 0x46
 800cbea:	781a      	ldrb	r2, [r3, #0]
 800cbec:	4b10      	ldr	r3, [pc, #64]	; (800cc30 <__submore+0x70>)
 800cbee:	54c2      	strb	r2, [r0, r3]
 800cbf0:	0023      	movs	r3, r4
 800cbf2:	3345      	adds	r3, #69	; 0x45
 800cbf4:	781a      	ldrb	r2, [r3, #0]
 800cbf6:	4b0f      	ldr	r3, [pc, #60]	; (800cc34 <__submore+0x74>)
 800cbf8:	54c2      	strb	r2, [r0, r3]
 800cbfa:	782a      	ldrb	r2, [r5, #0]
 800cbfc:	4b0e      	ldr	r3, [pc, #56]	; (800cc38 <__submore+0x78>)
 800cbfe:	54c2      	strb	r2, [r0, r3]
 800cc00:	18c0      	adds	r0, r0, r3
 800cc02:	6020      	str	r0, [r4, #0]
 800cc04:	2000      	movs	r0, #0
 800cc06:	e7eb      	b.n	800cbe0 <__submore+0x20>
 800cc08:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800cc0a:	0029      	movs	r1, r5
 800cc0c:	0073      	lsls	r3, r6, #1
 800cc0e:	001a      	movs	r2, r3
 800cc10:	9301      	str	r3, [sp, #4]
 800cc12:	f000 fa43 	bl	800d09c <_realloc_r>
 800cc16:	1e05      	subs	r5, r0, #0
 800cc18:	d0e0      	beq.n	800cbdc <__submore+0x1c>
 800cc1a:	1987      	adds	r7, r0, r6
 800cc1c:	0001      	movs	r1, r0
 800cc1e:	0032      	movs	r2, r6
 800cc20:	0038      	movs	r0, r7
 800cc22:	f7fe fca2 	bl	800b56a <memcpy>
 800cc26:	9b01      	ldr	r3, [sp, #4]
 800cc28:	6027      	str	r7, [r4, #0]
 800cc2a:	6365      	str	r5, [r4, #52]	; 0x34
 800cc2c:	63a3      	str	r3, [r4, #56]	; 0x38
 800cc2e:	e7e9      	b.n	800cc04 <__submore+0x44>
 800cc30:	000003ff 	.word	0x000003ff
 800cc34:	000003fe 	.word	0x000003fe
 800cc38:	000003fd 	.word	0x000003fd

0800cc3c <__ascii_wctomb>:
 800cc3c:	0003      	movs	r3, r0
 800cc3e:	1e08      	subs	r0, r1, #0
 800cc40:	d005      	beq.n	800cc4e <__ascii_wctomb+0x12>
 800cc42:	2aff      	cmp	r2, #255	; 0xff
 800cc44:	d904      	bls.n	800cc50 <__ascii_wctomb+0x14>
 800cc46:	228a      	movs	r2, #138	; 0x8a
 800cc48:	2001      	movs	r0, #1
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	4240      	negs	r0, r0
 800cc4e:	4770      	bx	lr
 800cc50:	2001      	movs	r0, #1
 800cc52:	700a      	strb	r2, [r1, #0]
 800cc54:	e7fb      	b.n	800cc4e <__ascii_wctomb+0x12>
	...

0800cc58 <__assert_func>:
 800cc58:	b530      	push	{r4, r5, lr}
 800cc5a:	0014      	movs	r4, r2
 800cc5c:	001a      	movs	r2, r3
 800cc5e:	4b09      	ldr	r3, [pc, #36]	; (800cc84 <__assert_func+0x2c>)
 800cc60:	0005      	movs	r5, r0
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	b085      	sub	sp, #20
 800cc66:	68d8      	ldr	r0, [r3, #12]
 800cc68:	4b07      	ldr	r3, [pc, #28]	; (800cc88 <__assert_func+0x30>)
 800cc6a:	2c00      	cmp	r4, #0
 800cc6c:	d101      	bne.n	800cc72 <__assert_func+0x1a>
 800cc6e:	4b07      	ldr	r3, [pc, #28]	; (800cc8c <__assert_func+0x34>)
 800cc70:	001c      	movs	r4, r3
 800cc72:	9301      	str	r3, [sp, #4]
 800cc74:	9100      	str	r1, [sp, #0]
 800cc76:	002b      	movs	r3, r5
 800cc78:	4905      	ldr	r1, [pc, #20]	; (800cc90 <__assert_func+0x38>)
 800cc7a:	9402      	str	r4, [sp, #8]
 800cc7c:	f000 f9b8 	bl	800cff0 <fiprintf>
 800cc80:	f000 fc62 	bl	800d548 <abort>
 800cc84:	2000000c 	.word	0x2000000c
 800cc88:	0800dc98 	.word	0x0800dc98
 800cc8c:	0800dcd3 	.word	0x0800dcd3
 800cc90:	0800dca5 	.word	0x0800dca5

0800cc94 <__sflush_r>:
 800cc94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc96:	898b      	ldrh	r3, [r1, #12]
 800cc98:	0005      	movs	r5, r0
 800cc9a:	000c      	movs	r4, r1
 800cc9c:	071a      	lsls	r2, r3, #28
 800cc9e:	d45f      	bmi.n	800cd60 <__sflush_r+0xcc>
 800cca0:	684a      	ldr	r2, [r1, #4]
 800cca2:	2a00      	cmp	r2, #0
 800cca4:	dc04      	bgt.n	800ccb0 <__sflush_r+0x1c>
 800cca6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800cca8:	2a00      	cmp	r2, #0
 800ccaa:	dc01      	bgt.n	800ccb0 <__sflush_r+0x1c>
 800ccac:	2000      	movs	r0, #0
 800ccae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ccb0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ccb2:	2f00      	cmp	r7, #0
 800ccb4:	d0fa      	beq.n	800ccac <__sflush_r+0x18>
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	2180      	movs	r1, #128	; 0x80
 800ccba:	682e      	ldr	r6, [r5, #0]
 800ccbc:	602a      	str	r2, [r5, #0]
 800ccbe:	001a      	movs	r2, r3
 800ccc0:	0149      	lsls	r1, r1, #5
 800ccc2:	400a      	ands	r2, r1
 800ccc4:	420b      	tst	r3, r1
 800ccc6:	d034      	beq.n	800cd32 <__sflush_r+0x9e>
 800ccc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ccca:	89a3      	ldrh	r3, [r4, #12]
 800cccc:	075b      	lsls	r3, r3, #29
 800ccce:	d506      	bpl.n	800ccde <__sflush_r+0x4a>
 800ccd0:	6863      	ldr	r3, [r4, #4]
 800ccd2:	1ac0      	subs	r0, r0, r3
 800ccd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d001      	beq.n	800ccde <__sflush_r+0x4a>
 800ccda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ccdc:	1ac0      	subs	r0, r0, r3
 800ccde:	0002      	movs	r2, r0
 800cce0:	6a21      	ldr	r1, [r4, #32]
 800cce2:	2300      	movs	r3, #0
 800cce4:	0028      	movs	r0, r5
 800cce6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cce8:	47b8      	blx	r7
 800ccea:	89a1      	ldrh	r1, [r4, #12]
 800ccec:	1c43      	adds	r3, r0, #1
 800ccee:	d106      	bne.n	800ccfe <__sflush_r+0x6a>
 800ccf0:	682b      	ldr	r3, [r5, #0]
 800ccf2:	2b1d      	cmp	r3, #29
 800ccf4:	d831      	bhi.n	800cd5a <__sflush_r+0xc6>
 800ccf6:	4a2c      	ldr	r2, [pc, #176]	; (800cda8 <__sflush_r+0x114>)
 800ccf8:	40da      	lsrs	r2, r3
 800ccfa:	07d3      	lsls	r3, r2, #31
 800ccfc:	d52d      	bpl.n	800cd5a <__sflush_r+0xc6>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	6063      	str	r3, [r4, #4]
 800cd02:	6923      	ldr	r3, [r4, #16]
 800cd04:	6023      	str	r3, [r4, #0]
 800cd06:	04cb      	lsls	r3, r1, #19
 800cd08:	d505      	bpl.n	800cd16 <__sflush_r+0x82>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	d102      	bne.n	800cd14 <__sflush_r+0x80>
 800cd0e:	682b      	ldr	r3, [r5, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d100      	bne.n	800cd16 <__sflush_r+0x82>
 800cd14:	6560      	str	r0, [r4, #84]	; 0x54
 800cd16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd18:	602e      	str	r6, [r5, #0]
 800cd1a:	2900      	cmp	r1, #0
 800cd1c:	d0c6      	beq.n	800ccac <__sflush_r+0x18>
 800cd1e:	0023      	movs	r3, r4
 800cd20:	3344      	adds	r3, #68	; 0x44
 800cd22:	4299      	cmp	r1, r3
 800cd24:	d002      	beq.n	800cd2c <__sflush_r+0x98>
 800cd26:	0028      	movs	r0, r5
 800cd28:	f7ff f900 	bl	800bf2c <_free_r>
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	6360      	str	r0, [r4, #52]	; 0x34
 800cd30:	e7bd      	b.n	800ccae <__sflush_r+0x1a>
 800cd32:	2301      	movs	r3, #1
 800cd34:	0028      	movs	r0, r5
 800cd36:	6a21      	ldr	r1, [r4, #32]
 800cd38:	47b8      	blx	r7
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	d1c5      	bne.n	800ccca <__sflush_r+0x36>
 800cd3e:	682b      	ldr	r3, [r5, #0]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d0c2      	beq.n	800ccca <__sflush_r+0x36>
 800cd44:	2b1d      	cmp	r3, #29
 800cd46:	d001      	beq.n	800cd4c <__sflush_r+0xb8>
 800cd48:	2b16      	cmp	r3, #22
 800cd4a:	d101      	bne.n	800cd50 <__sflush_r+0xbc>
 800cd4c:	602e      	str	r6, [r5, #0]
 800cd4e:	e7ad      	b.n	800ccac <__sflush_r+0x18>
 800cd50:	2340      	movs	r3, #64	; 0x40
 800cd52:	89a2      	ldrh	r2, [r4, #12]
 800cd54:	4313      	orrs	r3, r2
 800cd56:	81a3      	strh	r3, [r4, #12]
 800cd58:	e7a9      	b.n	800ccae <__sflush_r+0x1a>
 800cd5a:	2340      	movs	r3, #64	; 0x40
 800cd5c:	430b      	orrs	r3, r1
 800cd5e:	e7fa      	b.n	800cd56 <__sflush_r+0xc2>
 800cd60:	690f      	ldr	r7, [r1, #16]
 800cd62:	2f00      	cmp	r7, #0
 800cd64:	d0a2      	beq.n	800ccac <__sflush_r+0x18>
 800cd66:	680a      	ldr	r2, [r1, #0]
 800cd68:	600f      	str	r7, [r1, #0]
 800cd6a:	1bd2      	subs	r2, r2, r7
 800cd6c:	9201      	str	r2, [sp, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	079b      	lsls	r3, r3, #30
 800cd72:	d100      	bne.n	800cd76 <__sflush_r+0xe2>
 800cd74:	694a      	ldr	r2, [r1, #20]
 800cd76:	60a2      	str	r2, [r4, #8]
 800cd78:	9b01      	ldr	r3, [sp, #4]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	dc00      	bgt.n	800cd80 <__sflush_r+0xec>
 800cd7e:	e795      	b.n	800ccac <__sflush_r+0x18>
 800cd80:	003a      	movs	r2, r7
 800cd82:	0028      	movs	r0, r5
 800cd84:	9b01      	ldr	r3, [sp, #4]
 800cd86:	6a21      	ldr	r1, [r4, #32]
 800cd88:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cd8a:	47b0      	blx	r6
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	dc06      	bgt.n	800cd9e <__sflush_r+0x10a>
 800cd90:	2340      	movs	r3, #64	; 0x40
 800cd92:	2001      	movs	r0, #1
 800cd94:	89a2      	ldrh	r2, [r4, #12]
 800cd96:	4240      	negs	r0, r0
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	81a3      	strh	r3, [r4, #12]
 800cd9c:	e787      	b.n	800ccae <__sflush_r+0x1a>
 800cd9e:	9b01      	ldr	r3, [sp, #4]
 800cda0:	183f      	adds	r7, r7, r0
 800cda2:	1a1b      	subs	r3, r3, r0
 800cda4:	9301      	str	r3, [sp, #4]
 800cda6:	e7e7      	b.n	800cd78 <__sflush_r+0xe4>
 800cda8:	20400001 	.word	0x20400001

0800cdac <_fflush_r>:
 800cdac:	690b      	ldr	r3, [r1, #16]
 800cdae:	b570      	push	{r4, r5, r6, lr}
 800cdb0:	0005      	movs	r5, r0
 800cdb2:	000c      	movs	r4, r1
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d102      	bne.n	800cdbe <_fflush_r+0x12>
 800cdb8:	2500      	movs	r5, #0
 800cdba:	0028      	movs	r0, r5
 800cdbc:	bd70      	pop	{r4, r5, r6, pc}
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d004      	beq.n	800cdcc <_fflush_r+0x20>
 800cdc2:	6983      	ldr	r3, [r0, #24]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d101      	bne.n	800cdcc <_fflush_r+0x20>
 800cdc8:	f000 f892 	bl	800cef0 <__sinit>
 800cdcc:	4b14      	ldr	r3, [pc, #80]	; (800ce20 <_fflush_r+0x74>)
 800cdce:	429c      	cmp	r4, r3
 800cdd0:	d11b      	bne.n	800ce0a <_fflush_r+0x5e>
 800cdd2:	686c      	ldr	r4, [r5, #4]
 800cdd4:	220c      	movs	r2, #12
 800cdd6:	5ea3      	ldrsh	r3, [r4, r2]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d0ed      	beq.n	800cdb8 <_fflush_r+0xc>
 800cddc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cdde:	07d2      	lsls	r2, r2, #31
 800cde0:	d404      	bmi.n	800cdec <_fflush_r+0x40>
 800cde2:	059b      	lsls	r3, r3, #22
 800cde4:	d402      	bmi.n	800cdec <_fflush_r+0x40>
 800cde6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cde8:	f000 f933 	bl	800d052 <__retarget_lock_acquire_recursive>
 800cdec:	0028      	movs	r0, r5
 800cdee:	0021      	movs	r1, r4
 800cdf0:	f7ff ff50 	bl	800cc94 <__sflush_r>
 800cdf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdf6:	0005      	movs	r5, r0
 800cdf8:	07db      	lsls	r3, r3, #31
 800cdfa:	d4de      	bmi.n	800cdba <_fflush_r+0xe>
 800cdfc:	89a3      	ldrh	r3, [r4, #12]
 800cdfe:	059b      	lsls	r3, r3, #22
 800ce00:	d4db      	bmi.n	800cdba <_fflush_r+0xe>
 800ce02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce04:	f000 f926 	bl	800d054 <__retarget_lock_release_recursive>
 800ce08:	e7d7      	b.n	800cdba <_fflush_r+0xe>
 800ce0a:	4b06      	ldr	r3, [pc, #24]	; (800ce24 <_fflush_r+0x78>)
 800ce0c:	429c      	cmp	r4, r3
 800ce0e:	d101      	bne.n	800ce14 <_fflush_r+0x68>
 800ce10:	68ac      	ldr	r4, [r5, #8]
 800ce12:	e7df      	b.n	800cdd4 <_fflush_r+0x28>
 800ce14:	4b04      	ldr	r3, [pc, #16]	; (800ce28 <_fflush_r+0x7c>)
 800ce16:	429c      	cmp	r4, r3
 800ce18:	d1dc      	bne.n	800cdd4 <_fflush_r+0x28>
 800ce1a:	68ec      	ldr	r4, [r5, #12]
 800ce1c:	e7da      	b.n	800cdd4 <_fflush_r+0x28>
 800ce1e:	46c0      	nop			; (mov r8, r8)
 800ce20:	0800dcf4 	.word	0x0800dcf4
 800ce24:	0800dd14 	.word	0x0800dd14
 800ce28:	0800dcd4 	.word	0x0800dcd4

0800ce2c <std>:
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	b510      	push	{r4, lr}
 800ce30:	0004      	movs	r4, r0
 800ce32:	6003      	str	r3, [r0, #0]
 800ce34:	6043      	str	r3, [r0, #4]
 800ce36:	6083      	str	r3, [r0, #8]
 800ce38:	8181      	strh	r1, [r0, #12]
 800ce3a:	6643      	str	r3, [r0, #100]	; 0x64
 800ce3c:	0019      	movs	r1, r3
 800ce3e:	81c2      	strh	r2, [r0, #14]
 800ce40:	6103      	str	r3, [r0, #16]
 800ce42:	6143      	str	r3, [r0, #20]
 800ce44:	6183      	str	r3, [r0, #24]
 800ce46:	2208      	movs	r2, #8
 800ce48:	305c      	adds	r0, #92	; 0x5c
 800ce4a:	f7fb fb0b 	bl	8008464 <memset>
 800ce4e:	4b05      	ldr	r3, [pc, #20]	; (800ce64 <std+0x38>)
 800ce50:	6263      	str	r3, [r4, #36]	; 0x24
 800ce52:	4b05      	ldr	r3, [pc, #20]	; (800ce68 <std+0x3c>)
 800ce54:	6224      	str	r4, [r4, #32]
 800ce56:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce58:	4b04      	ldr	r3, [pc, #16]	; (800ce6c <std+0x40>)
 800ce5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ce5c:	4b04      	ldr	r3, [pc, #16]	; (800ce70 <std+0x44>)
 800ce5e:	6323      	str	r3, [r4, #48]	; 0x30
 800ce60:	bd10      	pop	{r4, pc}
 800ce62:	46c0      	nop			; (mov r8, r8)
 800ce64:	08009211 	.word	0x08009211
 800ce68:	0800923d 	.word	0x0800923d
 800ce6c:	08009275 	.word	0x08009275
 800ce70:	080092a1 	.word	0x080092a1

0800ce74 <_cleanup_r>:
 800ce74:	b510      	push	{r4, lr}
 800ce76:	4902      	ldr	r1, [pc, #8]	; (800ce80 <_cleanup_r+0xc>)
 800ce78:	f000 f8ca 	bl	800d010 <_fwalk_reent>
 800ce7c:	bd10      	pop	{r4, pc}
 800ce7e:	46c0      	nop			; (mov r8, r8)
 800ce80:	0800cdad 	.word	0x0800cdad

0800ce84 <__sfmoreglue>:
 800ce84:	b570      	push	{r4, r5, r6, lr}
 800ce86:	2568      	movs	r5, #104	; 0x68
 800ce88:	1e4a      	subs	r2, r1, #1
 800ce8a:	4355      	muls	r5, r2
 800ce8c:	000e      	movs	r6, r1
 800ce8e:	0029      	movs	r1, r5
 800ce90:	3174      	adds	r1, #116	; 0x74
 800ce92:	f7ff f895 	bl	800bfc0 <_malloc_r>
 800ce96:	1e04      	subs	r4, r0, #0
 800ce98:	d008      	beq.n	800ceac <__sfmoreglue+0x28>
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	002a      	movs	r2, r5
 800ce9e:	6001      	str	r1, [r0, #0]
 800cea0:	6046      	str	r6, [r0, #4]
 800cea2:	300c      	adds	r0, #12
 800cea4:	60a0      	str	r0, [r4, #8]
 800cea6:	3268      	adds	r2, #104	; 0x68
 800cea8:	f7fb fadc 	bl	8008464 <memset>
 800ceac:	0020      	movs	r0, r4
 800ceae:	bd70      	pop	{r4, r5, r6, pc}

0800ceb0 <__sfp_lock_acquire>:
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	4802      	ldr	r0, [pc, #8]	; (800cebc <__sfp_lock_acquire+0xc>)
 800ceb4:	f000 f8cd 	bl	800d052 <__retarget_lock_acquire_recursive>
 800ceb8:	bd10      	pop	{r4, pc}
 800ceba:	46c0      	nop			; (mov r8, r8)
 800cebc:	200005dc 	.word	0x200005dc

0800cec0 <__sfp_lock_release>:
 800cec0:	b510      	push	{r4, lr}
 800cec2:	4802      	ldr	r0, [pc, #8]	; (800cecc <__sfp_lock_release+0xc>)
 800cec4:	f000 f8c6 	bl	800d054 <__retarget_lock_release_recursive>
 800cec8:	bd10      	pop	{r4, pc}
 800ceca:	46c0      	nop			; (mov r8, r8)
 800cecc:	200005dc 	.word	0x200005dc

0800ced0 <__sinit_lock_acquire>:
 800ced0:	b510      	push	{r4, lr}
 800ced2:	4802      	ldr	r0, [pc, #8]	; (800cedc <__sinit_lock_acquire+0xc>)
 800ced4:	f000 f8bd 	bl	800d052 <__retarget_lock_acquire_recursive>
 800ced8:	bd10      	pop	{r4, pc}
 800ceda:	46c0      	nop			; (mov r8, r8)
 800cedc:	200005d7 	.word	0x200005d7

0800cee0 <__sinit_lock_release>:
 800cee0:	b510      	push	{r4, lr}
 800cee2:	4802      	ldr	r0, [pc, #8]	; (800ceec <__sinit_lock_release+0xc>)
 800cee4:	f000 f8b6 	bl	800d054 <__retarget_lock_release_recursive>
 800cee8:	bd10      	pop	{r4, pc}
 800ceea:	46c0      	nop			; (mov r8, r8)
 800ceec:	200005d7 	.word	0x200005d7

0800cef0 <__sinit>:
 800cef0:	b513      	push	{r0, r1, r4, lr}
 800cef2:	0004      	movs	r4, r0
 800cef4:	f7ff ffec 	bl	800ced0 <__sinit_lock_acquire>
 800cef8:	69a3      	ldr	r3, [r4, #24]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d002      	beq.n	800cf04 <__sinit+0x14>
 800cefe:	f7ff ffef 	bl	800cee0 <__sinit_lock_release>
 800cf02:	bd13      	pop	{r0, r1, r4, pc}
 800cf04:	64a3      	str	r3, [r4, #72]	; 0x48
 800cf06:	64e3      	str	r3, [r4, #76]	; 0x4c
 800cf08:	6523      	str	r3, [r4, #80]	; 0x50
 800cf0a:	4b13      	ldr	r3, [pc, #76]	; (800cf58 <__sinit+0x68>)
 800cf0c:	4a13      	ldr	r2, [pc, #76]	; (800cf5c <__sinit+0x6c>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	62a2      	str	r2, [r4, #40]	; 0x28
 800cf12:	9301      	str	r3, [sp, #4]
 800cf14:	42a3      	cmp	r3, r4
 800cf16:	d101      	bne.n	800cf1c <__sinit+0x2c>
 800cf18:	2301      	movs	r3, #1
 800cf1a:	61a3      	str	r3, [r4, #24]
 800cf1c:	0020      	movs	r0, r4
 800cf1e:	f000 f81f 	bl	800cf60 <__sfp>
 800cf22:	6060      	str	r0, [r4, #4]
 800cf24:	0020      	movs	r0, r4
 800cf26:	f000 f81b 	bl	800cf60 <__sfp>
 800cf2a:	60a0      	str	r0, [r4, #8]
 800cf2c:	0020      	movs	r0, r4
 800cf2e:	f000 f817 	bl	800cf60 <__sfp>
 800cf32:	2200      	movs	r2, #0
 800cf34:	2104      	movs	r1, #4
 800cf36:	60e0      	str	r0, [r4, #12]
 800cf38:	6860      	ldr	r0, [r4, #4]
 800cf3a:	f7ff ff77 	bl	800ce2c <std>
 800cf3e:	2201      	movs	r2, #1
 800cf40:	2109      	movs	r1, #9
 800cf42:	68a0      	ldr	r0, [r4, #8]
 800cf44:	f7ff ff72 	bl	800ce2c <std>
 800cf48:	2202      	movs	r2, #2
 800cf4a:	2112      	movs	r1, #18
 800cf4c:	68e0      	ldr	r0, [r4, #12]
 800cf4e:	f7ff ff6d 	bl	800ce2c <std>
 800cf52:	2301      	movs	r3, #1
 800cf54:	61a3      	str	r3, [r4, #24]
 800cf56:	e7d2      	b.n	800cefe <__sinit+0xe>
 800cf58:	0800d86c 	.word	0x0800d86c
 800cf5c:	0800ce75 	.word	0x0800ce75

0800cf60 <__sfp>:
 800cf60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf62:	0007      	movs	r7, r0
 800cf64:	f7ff ffa4 	bl	800ceb0 <__sfp_lock_acquire>
 800cf68:	4b1f      	ldr	r3, [pc, #124]	; (800cfe8 <__sfp+0x88>)
 800cf6a:	681e      	ldr	r6, [r3, #0]
 800cf6c:	69b3      	ldr	r3, [r6, #24]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d102      	bne.n	800cf78 <__sfp+0x18>
 800cf72:	0030      	movs	r0, r6
 800cf74:	f7ff ffbc 	bl	800cef0 <__sinit>
 800cf78:	3648      	adds	r6, #72	; 0x48
 800cf7a:	68b4      	ldr	r4, [r6, #8]
 800cf7c:	6873      	ldr	r3, [r6, #4]
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	d504      	bpl.n	800cf8c <__sfp+0x2c>
 800cf82:	6833      	ldr	r3, [r6, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d022      	beq.n	800cfce <__sfp+0x6e>
 800cf88:	6836      	ldr	r6, [r6, #0]
 800cf8a:	e7f6      	b.n	800cf7a <__sfp+0x1a>
 800cf8c:	220c      	movs	r2, #12
 800cf8e:	5ea5      	ldrsh	r5, [r4, r2]
 800cf90:	2d00      	cmp	r5, #0
 800cf92:	d11a      	bne.n	800cfca <__sfp+0x6a>
 800cf94:	0020      	movs	r0, r4
 800cf96:	4b15      	ldr	r3, [pc, #84]	; (800cfec <__sfp+0x8c>)
 800cf98:	3058      	adds	r0, #88	; 0x58
 800cf9a:	60e3      	str	r3, [r4, #12]
 800cf9c:	6665      	str	r5, [r4, #100]	; 0x64
 800cf9e:	f000 f857 	bl	800d050 <__retarget_lock_init_recursive>
 800cfa2:	f7ff ff8d 	bl	800cec0 <__sfp_lock_release>
 800cfa6:	0020      	movs	r0, r4
 800cfa8:	2208      	movs	r2, #8
 800cfaa:	0029      	movs	r1, r5
 800cfac:	6025      	str	r5, [r4, #0]
 800cfae:	60a5      	str	r5, [r4, #8]
 800cfb0:	6065      	str	r5, [r4, #4]
 800cfb2:	6125      	str	r5, [r4, #16]
 800cfb4:	6165      	str	r5, [r4, #20]
 800cfb6:	61a5      	str	r5, [r4, #24]
 800cfb8:	305c      	adds	r0, #92	; 0x5c
 800cfba:	f7fb fa53 	bl	8008464 <memset>
 800cfbe:	6365      	str	r5, [r4, #52]	; 0x34
 800cfc0:	63a5      	str	r5, [r4, #56]	; 0x38
 800cfc2:	64a5      	str	r5, [r4, #72]	; 0x48
 800cfc4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800cfc6:	0020      	movs	r0, r4
 800cfc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfca:	3468      	adds	r4, #104	; 0x68
 800cfcc:	e7d7      	b.n	800cf7e <__sfp+0x1e>
 800cfce:	2104      	movs	r1, #4
 800cfd0:	0038      	movs	r0, r7
 800cfd2:	f7ff ff57 	bl	800ce84 <__sfmoreglue>
 800cfd6:	1e04      	subs	r4, r0, #0
 800cfd8:	6030      	str	r0, [r6, #0]
 800cfda:	d1d5      	bne.n	800cf88 <__sfp+0x28>
 800cfdc:	f7ff ff70 	bl	800cec0 <__sfp_lock_release>
 800cfe0:	230c      	movs	r3, #12
 800cfe2:	603b      	str	r3, [r7, #0]
 800cfe4:	e7ef      	b.n	800cfc6 <__sfp+0x66>
 800cfe6:	46c0      	nop			; (mov r8, r8)
 800cfe8:	0800d86c 	.word	0x0800d86c
 800cfec:	ffff0001 	.word	0xffff0001

0800cff0 <fiprintf>:
 800cff0:	b40e      	push	{r1, r2, r3}
 800cff2:	b503      	push	{r0, r1, lr}
 800cff4:	0001      	movs	r1, r0
 800cff6:	ab03      	add	r3, sp, #12
 800cff8:	4804      	ldr	r0, [pc, #16]	; (800d00c <fiprintf+0x1c>)
 800cffa:	cb04      	ldmia	r3!, {r2}
 800cffc:	6800      	ldr	r0, [r0, #0]
 800cffe:	9301      	str	r3, [sp, #4]
 800d000:	f000 f89a 	bl	800d138 <_vfiprintf_r>
 800d004:	b002      	add	sp, #8
 800d006:	bc08      	pop	{r3}
 800d008:	b003      	add	sp, #12
 800d00a:	4718      	bx	r3
 800d00c:	2000000c 	.word	0x2000000c

0800d010 <_fwalk_reent>:
 800d010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d012:	0004      	movs	r4, r0
 800d014:	0006      	movs	r6, r0
 800d016:	2700      	movs	r7, #0
 800d018:	9101      	str	r1, [sp, #4]
 800d01a:	3448      	adds	r4, #72	; 0x48
 800d01c:	6863      	ldr	r3, [r4, #4]
 800d01e:	68a5      	ldr	r5, [r4, #8]
 800d020:	9300      	str	r3, [sp, #0]
 800d022:	9b00      	ldr	r3, [sp, #0]
 800d024:	3b01      	subs	r3, #1
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	d504      	bpl.n	800d034 <_fwalk_reent+0x24>
 800d02a:	6824      	ldr	r4, [r4, #0]
 800d02c:	2c00      	cmp	r4, #0
 800d02e:	d1f5      	bne.n	800d01c <_fwalk_reent+0xc>
 800d030:	0038      	movs	r0, r7
 800d032:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d034:	89ab      	ldrh	r3, [r5, #12]
 800d036:	2b01      	cmp	r3, #1
 800d038:	d908      	bls.n	800d04c <_fwalk_reent+0x3c>
 800d03a:	220e      	movs	r2, #14
 800d03c:	5eab      	ldrsh	r3, [r5, r2]
 800d03e:	3301      	adds	r3, #1
 800d040:	d004      	beq.n	800d04c <_fwalk_reent+0x3c>
 800d042:	0029      	movs	r1, r5
 800d044:	0030      	movs	r0, r6
 800d046:	9b01      	ldr	r3, [sp, #4]
 800d048:	4798      	blx	r3
 800d04a:	4307      	orrs	r7, r0
 800d04c:	3568      	adds	r5, #104	; 0x68
 800d04e:	e7e8      	b.n	800d022 <_fwalk_reent+0x12>

0800d050 <__retarget_lock_init_recursive>:
 800d050:	4770      	bx	lr

0800d052 <__retarget_lock_acquire_recursive>:
 800d052:	4770      	bx	lr

0800d054 <__retarget_lock_release_recursive>:
 800d054:	4770      	bx	lr

0800d056 <memmove>:
 800d056:	b510      	push	{r4, lr}
 800d058:	4288      	cmp	r0, r1
 800d05a:	d902      	bls.n	800d062 <memmove+0xc>
 800d05c:	188b      	adds	r3, r1, r2
 800d05e:	4298      	cmp	r0, r3
 800d060:	d303      	bcc.n	800d06a <memmove+0x14>
 800d062:	2300      	movs	r3, #0
 800d064:	e007      	b.n	800d076 <memmove+0x20>
 800d066:	5c8b      	ldrb	r3, [r1, r2]
 800d068:	5483      	strb	r3, [r0, r2]
 800d06a:	3a01      	subs	r2, #1
 800d06c:	d2fb      	bcs.n	800d066 <memmove+0x10>
 800d06e:	bd10      	pop	{r4, pc}
 800d070:	5ccc      	ldrb	r4, [r1, r3]
 800d072:	54c4      	strb	r4, [r0, r3]
 800d074:	3301      	adds	r3, #1
 800d076:	429a      	cmp	r2, r3
 800d078:	d1fa      	bne.n	800d070 <memmove+0x1a>
 800d07a:	e7f8      	b.n	800d06e <memmove+0x18>

0800d07c <__malloc_lock>:
 800d07c:	b510      	push	{r4, lr}
 800d07e:	4802      	ldr	r0, [pc, #8]	; (800d088 <__malloc_lock+0xc>)
 800d080:	f7ff ffe7 	bl	800d052 <__retarget_lock_acquire_recursive>
 800d084:	bd10      	pop	{r4, pc}
 800d086:	46c0      	nop			; (mov r8, r8)
 800d088:	200005d8 	.word	0x200005d8

0800d08c <__malloc_unlock>:
 800d08c:	b510      	push	{r4, lr}
 800d08e:	4802      	ldr	r0, [pc, #8]	; (800d098 <__malloc_unlock+0xc>)
 800d090:	f7ff ffe0 	bl	800d054 <__retarget_lock_release_recursive>
 800d094:	bd10      	pop	{r4, pc}
 800d096:	46c0      	nop			; (mov r8, r8)
 800d098:	200005d8 	.word	0x200005d8

0800d09c <_realloc_r>:
 800d09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d09e:	0007      	movs	r7, r0
 800d0a0:	000d      	movs	r5, r1
 800d0a2:	0016      	movs	r6, r2
 800d0a4:	2900      	cmp	r1, #0
 800d0a6:	d105      	bne.n	800d0b4 <_realloc_r+0x18>
 800d0a8:	0011      	movs	r1, r2
 800d0aa:	f7fe ff89 	bl	800bfc0 <_malloc_r>
 800d0ae:	0004      	movs	r4, r0
 800d0b0:	0020      	movs	r0, r4
 800d0b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0b4:	2a00      	cmp	r2, #0
 800d0b6:	d103      	bne.n	800d0c0 <_realloc_r+0x24>
 800d0b8:	f7fe ff38 	bl	800bf2c <_free_r>
 800d0bc:	0034      	movs	r4, r6
 800d0be:	e7f7      	b.n	800d0b0 <_realloc_r+0x14>
 800d0c0:	f000 fab6 	bl	800d630 <_malloc_usable_size_r>
 800d0c4:	002c      	movs	r4, r5
 800d0c6:	42b0      	cmp	r0, r6
 800d0c8:	d2f2      	bcs.n	800d0b0 <_realloc_r+0x14>
 800d0ca:	0031      	movs	r1, r6
 800d0cc:	0038      	movs	r0, r7
 800d0ce:	f7fe ff77 	bl	800bfc0 <_malloc_r>
 800d0d2:	1e04      	subs	r4, r0, #0
 800d0d4:	d0ec      	beq.n	800d0b0 <_realloc_r+0x14>
 800d0d6:	0029      	movs	r1, r5
 800d0d8:	0032      	movs	r2, r6
 800d0da:	f7fe fa46 	bl	800b56a <memcpy>
 800d0de:	0029      	movs	r1, r5
 800d0e0:	0038      	movs	r0, r7
 800d0e2:	f7fe ff23 	bl	800bf2c <_free_r>
 800d0e6:	e7e3      	b.n	800d0b0 <_realloc_r+0x14>

0800d0e8 <__sfputc_r>:
 800d0e8:	6893      	ldr	r3, [r2, #8]
 800d0ea:	b510      	push	{r4, lr}
 800d0ec:	3b01      	subs	r3, #1
 800d0ee:	6093      	str	r3, [r2, #8]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	da04      	bge.n	800d0fe <__sfputc_r+0x16>
 800d0f4:	6994      	ldr	r4, [r2, #24]
 800d0f6:	42a3      	cmp	r3, r4
 800d0f8:	db07      	blt.n	800d10a <__sfputc_r+0x22>
 800d0fa:	290a      	cmp	r1, #10
 800d0fc:	d005      	beq.n	800d10a <__sfputc_r+0x22>
 800d0fe:	6813      	ldr	r3, [r2, #0]
 800d100:	1c58      	adds	r0, r3, #1
 800d102:	6010      	str	r0, [r2, #0]
 800d104:	7019      	strb	r1, [r3, #0]
 800d106:	0008      	movs	r0, r1
 800d108:	bd10      	pop	{r4, pc}
 800d10a:	f000 f94f 	bl	800d3ac <__swbuf_r>
 800d10e:	0001      	movs	r1, r0
 800d110:	e7f9      	b.n	800d106 <__sfputc_r+0x1e>

0800d112 <__sfputs_r>:
 800d112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d114:	0006      	movs	r6, r0
 800d116:	000f      	movs	r7, r1
 800d118:	0014      	movs	r4, r2
 800d11a:	18d5      	adds	r5, r2, r3
 800d11c:	42ac      	cmp	r4, r5
 800d11e:	d101      	bne.n	800d124 <__sfputs_r+0x12>
 800d120:	2000      	movs	r0, #0
 800d122:	e007      	b.n	800d134 <__sfputs_r+0x22>
 800d124:	7821      	ldrb	r1, [r4, #0]
 800d126:	003a      	movs	r2, r7
 800d128:	0030      	movs	r0, r6
 800d12a:	f7ff ffdd 	bl	800d0e8 <__sfputc_r>
 800d12e:	3401      	adds	r4, #1
 800d130:	1c43      	adds	r3, r0, #1
 800d132:	d1f3      	bne.n	800d11c <__sfputs_r+0xa>
 800d134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d138 <_vfiprintf_r>:
 800d138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d13a:	b0a1      	sub	sp, #132	; 0x84
 800d13c:	0006      	movs	r6, r0
 800d13e:	000c      	movs	r4, r1
 800d140:	001f      	movs	r7, r3
 800d142:	9203      	str	r2, [sp, #12]
 800d144:	2800      	cmp	r0, #0
 800d146:	d004      	beq.n	800d152 <_vfiprintf_r+0x1a>
 800d148:	6983      	ldr	r3, [r0, #24]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d101      	bne.n	800d152 <_vfiprintf_r+0x1a>
 800d14e:	f7ff fecf 	bl	800cef0 <__sinit>
 800d152:	4b8e      	ldr	r3, [pc, #568]	; (800d38c <_vfiprintf_r+0x254>)
 800d154:	429c      	cmp	r4, r3
 800d156:	d11c      	bne.n	800d192 <_vfiprintf_r+0x5a>
 800d158:	6874      	ldr	r4, [r6, #4]
 800d15a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d15c:	07db      	lsls	r3, r3, #31
 800d15e:	d405      	bmi.n	800d16c <_vfiprintf_r+0x34>
 800d160:	89a3      	ldrh	r3, [r4, #12]
 800d162:	059b      	lsls	r3, r3, #22
 800d164:	d402      	bmi.n	800d16c <_vfiprintf_r+0x34>
 800d166:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d168:	f7ff ff73 	bl	800d052 <__retarget_lock_acquire_recursive>
 800d16c:	89a3      	ldrh	r3, [r4, #12]
 800d16e:	071b      	lsls	r3, r3, #28
 800d170:	d502      	bpl.n	800d178 <_vfiprintf_r+0x40>
 800d172:	6923      	ldr	r3, [r4, #16]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d11d      	bne.n	800d1b4 <_vfiprintf_r+0x7c>
 800d178:	0021      	movs	r1, r4
 800d17a:	0030      	movs	r0, r6
 800d17c:	f000 f96c 	bl	800d458 <__swsetup_r>
 800d180:	2800      	cmp	r0, #0
 800d182:	d017      	beq.n	800d1b4 <_vfiprintf_r+0x7c>
 800d184:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d186:	07db      	lsls	r3, r3, #31
 800d188:	d50d      	bpl.n	800d1a6 <_vfiprintf_r+0x6e>
 800d18a:	2001      	movs	r0, #1
 800d18c:	4240      	negs	r0, r0
 800d18e:	b021      	add	sp, #132	; 0x84
 800d190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d192:	4b7f      	ldr	r3, [pc, #508]	; (800d390 <_vfiprintf_r+0x258>)
 800d194:	429c      	cmp	r4, r3
 800d196:	d101      	bne.n	800d19c <_vfiprintf_r+0x64>
 800d198:	68b4      	ldr	r4, [r6, #8]
 800d19a:	e7de      	b.n	800d15a <_vfiprintf_r+0x22>
 800d19c:	4b7d      	ldr	r3, [pc, #500]	; (800d394 <_vfiprintf_r+0x25c>)
 800d19e:	429c      	cmp	r4, r3
 800d1a0:	d1db      	bne.n	800d15a <_vfiprintf_r+0x22>
 800d1a2:	68f4      	ldr	r4, [r6, #12]
 800d1a4:	e7d9      	b.n	800d15a <_vfiprintf_r+0x22>
 800d1a6:	89a3      	ldrh	r3, [r4, #12]
 800d1a8:	059b      	lsls	r3, r3, #22
 800d1aa:	d4ee      	bmi.n	800d18a <_vfiprintf_r+0x52>
 800d1ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1ae:	f7ff ff51 	bl	800d054 <__retarget_lock_release_recursive>
 800d1b2:	e7ea      	b.n	800d18a <_vfiprintf_r+0x52>
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	ad08      	add	r5, sp, #32
 800d1b8:	616b      	str	r3, [r5, #20]
 800d1ba:	3320      	adds	r3, #32
 800d1bc:	766b      	strb	r3, [r5, #25]
 800d1be:	3310      	adds	r3, #16
 800d1c0:	76ab      	strb	r3, [r5, #26]
 800d1c2:	9707      	str	r7, [sp, #28]
 800d1c4:	9f03      	ldr	r7, [sp, #12]
 800d1c6:	783b      	ldrb	r3, [r7, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d001      	beq.n	800d1d0 <_vfiprintf_r+0x98>
 800d1cc:	2b25      	cmp	r3, #37	; 0x25
 800d1ce:	d14e      	bne.n	800d26e <_vfiprintf_r+0x136>
 800d1d0:	9b03      	ldr	r3, [sp, #12]
 800d1d2:	1afb      	subs	r3, r7, r3
 800d1d4:	9305      	str	r3, [sp, #20]
 800d1d6:	9b03      	ldr	r3, [sp, #12]
 800d1d8:	429f      	cmp	r7, r3
 800d1da:	d00d      	beq.n	800d1f8 <_vfiprintf_r+0xc0>
 800d1dc:	9b05      	ldr	r3, [sp, #20]
 800d1de:	0021      	movs	r1, r4
 800d1e0:	0030      	movs	r0, r6
 800d1e2:	9a03      	ldr	r2, [sp, #12]
 800d1e4:	f7ff ff95 	bl	800d112 <__sfputs_r>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	d100      	bne.n	800d1ee <_vfiprintf_r+0xb6>
 800d1ec:	e0b5      	b.n	800d35a <_vfiprintf_r+0x222>
 800d1ee:	696a      	ldr	r2, [r5, #20]
 800d1f0:	9b05      	ldr	r3, [sp, #20]
 800d1f2:	4694      	mov	ip, r2
 800d1f4:	4463      	add	r3, ip
 800d1f6:	616b      	str	r3, [r5, #20]
 800d1f8:	783b      	ldrb	r3, [r7, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d100      	bne.n	800d200 <_vfiprintf_r+0xc8>
 800d1fe:	e0ac      	b.n	800d35a <_vfiprintf_r+0x222>
 800d200:	2201      	movs	r2, #1
 800d202:	1c7b      	adds	r3, r7, #1
 800d204:	9303      	str	r3, [sp, #12]
 800d206:	2300      	movs	r3, #0
 800d208:	4252      	negs	r2, r2
 800d20a:	606a      	str	r2, [r5, #4]
 800d20c:	a904      	add	r1, sp, #16
 800d20e:	3254      	adds	r2, #84	; 0x54
 800d210:	1852      	adds	r2, r2, r1
 800d212:	602b      	str	r3, [r5, #0]
 800d214:	60eb      	str	r3, [r5, #12]
 800d216:	60ab      	str	r3, [r5, #8]
 800d218:	7013      	strb	r3, [r2, #0]
 800d21a:	65ab      	str	r3, [r5, #88]	; 0x58
 800d21c:	9b03      	ldr	r3, [sp, #12]
 800d21e:	2205      	movs	r2, #5
 800d220:	7819      	ldrb	r1, [r3, #0]
 800d222:	485d      	ldr	r0, [pc, #372]	; (800d398 <_vfiprintf_r+0x260>)
 800d224:	f7fe f996 	bl	800b554 <memchr>
 800d228:	9b03      	ldr	r3, [sp, #12]
 800d22a:	1c5f      	adds	r7, r3, #1
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d120      	bne.n	800d272 <_vfiprintf_r+0x13a>
 800d230:	682a      	ldr	r2, [r5, #0]
 800d232:	06d3      	lsls	r3, r2, #27
 800d234:	d504      	bpl.n	800d240 <_vfiprintf_r+0x108>
 800d236:	2353      	movs	r3, #83	; 0x53
 800d238:	a904      	add	r1, sp, #16
 800d23a:	185b      	adds	r3, r3, r1
 800d23c:	2120      	movs	r1, #32
 800d23e:	7019      	strb	r1, [r3, #0]
 800d240:	0713      	lsls	r3, r2, #28
 800d242:	d504      	bpl.n	800d24e <_vfiprintf_r+0x116>
 800d244:	2353      	movs	r3, #83	; 0x53
 800d246:	a904      	add	r1, sp, #16
 800d248:	185b      	adds	r3, r3, r1
 800d24a:	212b      	movs	r1, #43	; 0x2b
 800d24c:	7019      	strb	r1, [r3, #0]
 800d24e:	9b03      	ldr	r3, [sp, #12]
 800d250:	781b      	ldrb	r3, [r3, #0]
 800d252:	2b2a      	cmp	r3, #42	; 0x2a
 800d254:	d016      	beq.n	800d284 <_vfiprintf_r+0x14c>
 800d256:	2100      	movs	r1, #0
 800d258:	68eb      	ldr	r3, [r5, #12]
 800d25a:	9f03      	ldr	r7, [sp, #12]
 800d25c:	783a      	ldrb	r2, [r7, #0]
 800d25e:	1c78      	adds	r0, r7, #1
 800d260:	3a30      	subs	r2, #48	; 0x30
 800d262:	4684      	mov	ip, r0
 800d264:	2a09      	cmp	r2, #9
 800d266:	d94f      	bls.n	800d308 <_vfiprintf_r+0x1d0>
 800d268:	2900      	cmp	r1, #0
 800d26a:	d111      	bne.n	800d290 <_vfiprintf_r+0x158>
 800d26c:	e017      	b.n	800d29e <_vfiprintf_r+0x166>
 800d26e:	3701      	adds	r7, #1
 800d270:	e7a9      	b.n	800d1c6 <_vfiprintf_r+0x8e>
 800d272:	4b49      	ldr	r3, [pc, #292]	; (800d398 <_vfiprintf_r+0x260>)
 800d274:	682a      	ldr	r2, [r5, #0]
 800d276:	1ac0      	subs	r0, r0, r3
 800d278:	2301      	movs	r3, #1
 800d27a:	4083      	lsls	r3, r0
 800d27c:	4313      	orrs	r3, r2
 800d27e:	602b      	str	r3, [r5, #0]
 800d280:	9703      	str	r7, [sp, #12]
 800d282:	e7cb      	b.n	800d21c <_vfiprintf_r+0xe4>
 800d284:	9b07      	ldr	r3, [sp, #28]
 800d286:	1d19      	adds	r1, r3, #4
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	9107      	str	r1, [sp, #28]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	db01      	blt.n	800d294 <_vfiprintf_r+0x15c>
 800d290:	930b      	str	r3, [sp, #44]	; 0x2c
 800d292:	e004      	b.n	800d29e <_vfiprintf_r+0x166>
 800d294:	425b      	negs	r3, r3
 800d296:	60eb      	str	r3, [r5, #12]
 800d298:	2302      	movs	r3, #2
 800d29a:	4313      	orrs	r3, r2
 800d29c:	602b      	str	r3, [r5, #0]
 800d29e:	783b      	ldrb	r3, [r7, #0]
 800d2a0:	2b2e      	cmp	r3, #46	; 0x2e
 800d2a2:	d10a      	bne.n	800d2ba <_vfiprintf_r+0x182>
 800d2a4:	787b      	ldrb	r3, [r7, #1]
 800d2a6:	2b2a      	cmp	r3, #42	; 0x2a
 800d2a8:	d137      	bne.n	800d31a <_vfiprintf_r+0x1e2>
 800d2aa:	9b07      	ldr	r3, [sp, #28]
 800d2ac:	3702      	adds	r7, #2
 800d2ae:	1d1a      	adds	r2, r3, #4
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	9207      	str	r2, [sp, #28]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	db2d      	blt.n	800d314 <_vfiprintf_r+0x1dc>
 800d2b8:	9309      	str	r3, [sp, #36]	; 0x24
 800d2ba:	2203      	movs	r2, #3
 800d2bc:	7839      	ldrb	r1, [r7, #0]
 800d2be:	4837      	ldr	r0, [pc, #220]	; (800d39c <_vfiprintf_r+0x264>)
 800d2c0:	f7fe f948 	bl	800b554 <memchr>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d007      	beq.n	800d2d8 <_vfiprintf_r+0x1a0>
 800d2c8:	4b34      	ldr	r3, [pc, #208]	; (800d39c <_vfiprintf_r+0x264>)
 800d2ca:	682a      	ldr	r2, [r5, #0]
 800d2cc:	1ac0      	subs	r0, r0, r3
 800d2ce:	2340      	movs	r3, #64	; 0x40
 800d2d0:	4083      	lsls	r3, r0
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	3701      	adds	r7, #1
 800d2d6:	602b      	str	r3, [r5, #0]
 800d2d8:	7839      	ldrb	r1, [r7, #0]
 800d2da:	1c7b      	adds	r3, r7, #1
 800d2dc:	2206      	movs	r2, #6
 800d2de:	4830      	ldr	r0, [pc, #192]	; (800d3a0 <_vfiprintf_r+0x268>)
 800d2e0:	9303      	str	r3, [sp, #12]
 800d2e2:	7629      	strb	r1, [r5, #24]
 800d2e4:	f7fe f936 	bl	800b554 <memchr>
 800d2e8:	2800      	cmp	r0, #0
 800d2ea:	d045      	beq.n	800d378 <_vfiprintf_r+0x240>
 800d2ec:	4b2d      	ldr	r3, [pc, #180]	; (800d3a4 <_vfiprintf_r+0x26c>)
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d127      	bne.n	800d342 <_vfiprintf_r+0x20a>
 800d2f2:	2207      	movs	r2, #7
 800d2f4:	9b07      	ldr	r3, [sp, #28]
 800d2f6:	3307      	adds	r3, #7
 800d2f8:	4393      	bics	r3, r2
 800d2fa:	3308      	adds	r3, #8
 800d2fc:	9307      	str	r3, [sp, #28]
 800d2fe:	696b      	ldr	r3, [r5, #20]
 800d300:	9a04      	ldr	r2, [sp, #16]
 800d302:	189b      	adds	r3, r3, r2
 800d304:	616b      	str	r3, [r5, #20]
 800d306:	e75d      	b.n	800d1c4 <_vfiprintf_r+0x8c>
 800d308:	210a      	movs	r1, #10
 800d30a:	434b      	muls	r3, r1
 800d30c:	4667      	mov	r7, ip
 800d30e:	189b      	adds	r3, r3, r2
 800d310:	3909      	subs	r1, #9
 800d312:	e7a3      	b.n	800d25c <_vfiprintf_r+0x124>
 800d314:	2301      	movs	r3, #1
 800d316:	425b      	negs	r3, r3
 800d318:	e7ce      	b.n	800d2b8 <_vfiprintf_r+0x180>
 800d31a:	2300      	movs	r3, #0
 800d31c:	001a      	movs	r2, r3
 800d31e:	3701      	adds	r7, #1
 800d320:	606b      	str	r3, [r5, #4]
 800d322:	7839      	ldrb	r1, [r7, #0]
 800d324:	1c78      	adds	r0, r7, #1
 800d326:	3930      	subs	r1, #48	; 0x30
 800d328:	4684      	mov	ip, r0
 800d32a:	2909      	cmp	r1, #9
 800d32c:	d903      	bls.n	800d336 <_vfiprintf_r+0x1fe>
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d0c3      	beq.n	800d2ba <_vfiprintf_r+0x182>
 800d332:	9209      	str	r2, [sp, #36]	; 0x24
 800d334:	e7c1      	b.n	800d2ba <_vfiprintf_r+0x182>
 800d336:	230a      	movs	r3, #10
 800d338:	435a      	muls	r2, r3
 800d33a:	4667      	mov	r7, ip
 800d33c:	1852      	adds	r2, r2, r1
 800d33e:	3b09      	subs	r3, #9
 800d340:	e7ef      	b.n	800d322 <_vfiprintf_r+0x1ea>
 800d342:	ab07      	add	r3, sp, #28
 800d344:	9300      	str	r3, [sp, #0]
 800d346:	0022      	movs	r2, r4
 800d348:	0029      	movs	r1, r5
 800d34a:	0030      	movs	r0, r6
 800d34c:	4b16      	ldr	r3, [pc, #88]	; (800d3a8 <_vfiprintf_r+0x270>)
 800d34e:	f7fb f93b 	bl	80085c8 <_printf_float>
 800d352:	9004      	str	r0, [sp, #16]
 800d354:	9b04      	ldr	r3, [sp, #16]
 800d356:	3301      	adds	r3, #1
 800d358:	d1d1      	bne.n	800d2fe <_vfiprintf_r+0x1c6>
 800d35a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d35c:	07db      	lsls	r3, r3, #31
 800d35e:	d405      	bmi.n	800d36c <_vfiprintf_r+0x234>
 800d360:	89a3      	ldrh	r3, [r4, #12]
 800d362:	059b      	lsls	r3, r3, #22
 800d364:	d402      	bmi.n	800d36c <_vfiprintf_r+0x234>
 800d366:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d368:	f7ff fe74 	bl	800d054 <__retarget_lock_release_recursive>
 800d36c:	89a3      	ldrh	r3, [r4, #12]
 800d36e:	065b      	lsls	r3, r3, #25
 800d370:	d500      	bpl.n	800d374 <_vfiprintf_r+0x23c>
 800d372:	e70a      	b.n	800d18a <_vfiprintf_r+0x52>
 800d374:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d376:	e70a      	b.n	800d18e <_vfiprintf_r+0x56>
 800d378:	ab07      	add	r3, sp, #28
 800d37a:	9300      	str	r3, [sp, #0]
 800d37c:	0022      	movs	r2, r4
 800d37e:	0029      	movs	r1, r5
 800d380:	0030      	movs	r0, r6
 800d382:	4b09      	ldr	r3, [pc, #36]	; (800d3a8 <_vfiprintf_r+0x270>)
 800d384:	f7fb fbde 	bl	8008b44 <_printf_i>
 800d388:	e7e3      	b.n	800d352 <_vfiprintf_r+0x21a>
 800d38a:	46c0      	nop			; (mov r8, r8)
 800d38c:	0800dcf4 	.word	0x0800dcf4
 800d390:	0800dd14 	.word	0x0800dd14
 800d394:	0800dcd4 	.word	0x0800dcd4
 800d398:	0800dc6c 	.word	0x0800dc6c
 800d39c:	0800dc72 	.word	0x0800dc72
 800d3a0:	0800dc76 	.word	0x0800dc76
 800d3a4:	080085c9 	.word	0x080085c9
 800d3a8:	0800d113 	.word	0x0800d113

0800d3ac <__swbuf_r>:
 800d3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ae:	0005      	movs	r5, r0
 800d3b0:	000e      	movs	r6, r1
 800d3b2:	0014      	movs	r4, r2
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d004      	beq.n	800d3c2 <__swbuf_r+0x16>
 800d3b8:	6983      	ldr	r3, [r0, #24]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d101      	bne.n	800d3c2 <__swbuf_r+0x16>
 800d3be:	f7ff fd97 	bl	800cef0 <__sinit>
 800d3c2:	4b22      	ldr	r3, [pc, #136]	; (800d44c <__swbuf_r+0xa0>)
 800d3c4:	429c      	cmp	r4, r3
 800d3c6:	d12e      	bne.n	800d426 <__swbuf_r+0x7a>
 800d3c8:	686c      	ldr	r4, [r5, #4]
 800d3ca:	69a3      	ldr	r3, [r4, #24]
 800d3cc:	60a3      	str	r3, [r4, #8]
 800d3ce:	89a3      	ldrh	r3, [r4, #12]
 800d3d0:	071b      	lsls	r3, r3, #28
 800d3d2:	d532      	bpl.n	800d43a <__swbuf_r+0x8e>
 800d3d4:	6923      	ldr	r3, [r4, #16]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d02f      	beq.n	800d43a <__swbuf_r+0x8e>
 800d3da:	6823      	ldr	r3, [r4, #0]
 800d3dc:	6922      	ldr	r2, [r4, #16]
 800d3de:	b2f7      	uxtb	r7, r6
 800d3e0:	1a98      	subs	r0, r3, r2
 800d3e2:	6963      	ldr	r3, [r4, #20]
 800d3e4:	b2f6      	uxtb	r6, r6
 800d3e6:	4283      	cmp	r3, r0
 800d3e8:	dc05      	bgt.n	800d3f6 <__swbuf_r+0x4a>
 800d3ea:	0021      	movs	r1, r4
 800d3ec:	0028      	movs	r0, r5
 800d3ee:	f7ff fcdd 	bl	800cdac <_fflush_r>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	d127      	bne.n	800d446 <__swbuf_r+0x9a>
 800d3f6:	68a3      	ldr	r3, [r4, #8]
 800d3f8:	3001      	adds	r0, #1
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	60a3      	str	r3, [r4, #8]
 800d3fe:	6823      	ldr	r3, [r4, #0]
 800d400:	1c5a      	adds	r2, r3, #1
 800d402:	6022      	str	r2, [r4, #0]
 800d404:	701f      	strb	r7, [r3, #0]
 800d406:	6963      	ldr	r3, [r4, #20]
 800d408:	4283      	cmp	r3, r0
 800d40a:	d004      	beq.n	800d416 <__swbuf_r+0x6a>
 800d40c:	89a3      	ldrh	r3, [r4, #12]
 800d40e:	07db      	lsls	r3, r3, #31
 800d410:	d507      	bpl.n	800d422 <__swbuf_r+0x76>
 800d412:	2e0a      	cmp	r6, #10
 800d414:	d105      	bne.n	800d422 <__swbuf_r+0x76>
 800d416:	0021      	movs	r1, r4
 800d418:	0028      	movs	r0, r5
 800d41a:	f7ff fcc7 	bl	800cdac <_fflush_r>
 800d41e:	2800      	cmp	r0, #0
 800d420:	d111      	bne.n	800d446 <__swbuf_r+0x9a>
 800d422:	0030      	movs	r0, r6
 800d424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d426:	4b0a      	ldr	r3, [pc, #40]	; (800d450 <__swbuf_r+0xa4>)
 800d428:	429c      	cmp	r4, r3
 800d42a:	d101      	bne.n	800d430 <__swbuf_r+0x84>
 800d42c:	68ac      	ldr	r4, [r5, #8]
 800d42e:	e7cc      	b.n	800d3ca <__swbuf_r+0x1e>
 800d430:	4b08      	ldr	r3, [pc, #32]	; (800d454 <__swbuf_r+0xa8>)
 800d432:	429c      	cmp	r4, r3
 800d434:	d1c9      	bne.n	800d3ca <__swbuf_r+0x1e>
 800d436:	68ec      	ldr	r4, [r5, #12]
 800d438:	e7c7      	b.n	800d3ca <__swbuf_r+0x1e>
 800d43a:	0021      	movs	r1, r4
 800d43c:	0028      	movs	r0, r5
 800d43e:	f000 f80b 	bl	800d458 <__swsetup_r>
 800d442:	2800      	cmp	r0, #0
 800d444:	d0c9      	beq.n	800d3da <__swbuf_r+0x2e>
 800d446:	2601      	movs	r6, #1
 800d448:	4276      	negs	r6, r6
 800d44a:	e7ea      	b.n	800d422 <__swbuf_r+0x76>
 800d44c:	0800dcf4 	.word	0x0800dcf4
 800d450:	0800dd14 	.word	0x0800dd14
 800d454:	0800dcd4 	.word	0x0800dcd4

0800d458 <__swsetup_r>:
 800d458:	4b37      	ldr	r3, [pc, #220]	; (800d538 <__swsetup_r+0xe0>)
 800d45a:	b570      	push	{r4, r5, r6, lr}
 800d45c:	681d      	ldr	r5, [r3, #0]
 800d45e:	0006      	movs	r6, r0
 800d460:	000c      	movs	r4, r1
 800d462:	2d00      	cmp	r5, #0
 800d464:	d005      	beq.n	800d472 <__swsetup_r+0x1a>
 800d466:	69ab      	ldr	r3, [r5, #24]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d102      	bne.n	800d472 <__swsetup_r+0x1a>
 800d46c:	0028      	movs	r0, r5
 800d46e:	f7ff fd3f 	bl	800cef0 <__sinit>
 800d472:	4b32      	ldr	r3, [pc, #200]	; (800d53c <__swsetup_r+0xe4>)
 800d474:	429c      	cmp	r4, r3
 800d476:	d10f      	bne.n	800d498 <__swsetup_r+0x40>
 800d478:	686c      	ldr	r4, [r5, #4]
 800d47a:	230c      	movs	r3, #12
 800d47c:	5ee2      	ldrsh	r2, [r4, r3]
 800d47e:	b293      	uxth	r3, r2
 800d480:	0711      	lsls	r1, r2, #28
 800d482:	d42d      	bmi.n	800d4e0 <__swsetup_r+0x88>
 800d484:	06d9      	lsls	r1, r3, #27
 800d486:	d411      	bmi.n	800d4ac <__swsetup_r+0x54>
 800d488:	2309      	movs	r3, #9
 800d48a:	2001      	movs	r0, #1
 800d48c:	6033      	str	r3, [r6, #0]
 800d48e:	3337      	adds	r3, #55	; 0x37
 800d490:	4313      	orrs	r3, r2
 800d492:	81a3      	strh	r3, [r4, #12]
 800d494:	4240      	negs	r0, r0
 800d496:	bd70      	pop	{r4, r5, r6, pc}
 800d498:	4b29      	ldr	r3, [pc, #164]	; (800d540 <__swsetup_r+0xe8>)
 800d49a:	429c      	cmp	r4, r3
 800d49c:	d101      	bne.n	800d4a2 <__swsetup_r+0x4a>
 800d49e:	68ac      	ldr	r4, [r5, #8]
 800d4a0:	e7eb      	b.n	800d47a <__swsetup_r+0x22>
 800d4a2:	4b28      	ldr	r3, [pc, #160]	; (800d544 <__swsetup_r+0xec>)
 800d4a4:	429c      	cmp	r4, r3
 800d4a6:	d1e8      	bne.n	800d47a <__swsetup_r+0x22>
 800d4a8:	68ec      	ldr	r4, [r5, #12]
 800d4aa:	e7e6      	b.n	800d47a <__swsetup_r+0x22>
 800d4ac:	075b      	lsls	r3, r3, #29
 800d4ae:	d513      	bpl.n	800d4d8 <__swsetup_r+0x80>
 800d4b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4b2:	2900      	cmp	r1, #0
 800d4b4:	d008      	beq.n	800d4c8 <__swsetup_r+0x70>
 800d4b6:	0023      	movs	r3, r4
 800d4b8:	3344      	adds	r3, #68	; 0x44
 800d4ba:	4299      	cmp	r1, r3
 800d4bc:	d002      	beq.n	800d4c4 <__swsetup_r+0x6c>
 800d4be:	0030      	movs	r0, r6
 800d4c0:	f7fe fd34 	bl	800bf2c <_free_r>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	6363      	str	r3, [r4, #52]	; 0x34
 800d4c8:	2224      	movs	r2, #36	; 0x24
 800d4ca:	89a3      	ldrh	r3, [r4, #12]
 800d4cc:	4393      	bics	r3, r2
 800d4ce:	81a3      	strh	r3, [r4, #12]
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	6063      	str	r3, [r4, #4]
 800d4d4:	6923      	ldr	r3, [r4, #16]
 800d4d6:	6023      	str	r3, [r4, #0]
 800d4d8:	2308      	movs	r3, #8
 800d4da:	89a2      	ldrh	r2, [r4, #12]
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	81a3      	strh	r3, [r4, #12]
 800d4e0:	6923      	ldr	r3, [r4, #16]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d10b      	bne.n	800d4fe <__swsetup_r+0xa6>
 800d4e6:	21a0      	movs	r1, #160	; 0xa0
 800d4e8:	2280      	movs	r2, #128	; 0x80
 800d4ea:	89a3      	ldrh	r3, [r4, #12]
 800d4ec:	0089      	lsls	r1, r1, #2
 800d4ee:	0092      	lsls	r2, r2, #2
 800d4f0:	400b      	ands	r3, r1
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d003      	beq.n	800d4fe <__swsetup_r+0xa6>
 800d4f6:	0021      	movs	r1, r4
 800d4f8:	0030      	movs	r0, r6
 800d4fa:	f000 f855 	bl	800d5a8 <__smakebuf_r>
 800d4fe:	220c      	movs	r2, #12
 800d500:	5ea3      	ldrsh	r3, [r4, r2]
 800d502:	2001      	movs	r0, #1
 800d504:	001a      	movs	r2, r3
 800d506:	b299      	uxth	r1, r3
 800d508:	4002      	ands	r2, r0
 800d50a:	4203      	tst	r3, r0
 800d50c:	d00f      	beq.n	800d52e <__swsetup_r+0xd6>
 800d50e:	2200      	movs	r2, #0
 800d510:	60a2      	str	r2, [r4, #8]
 800d512:	6962      	ldr	r2, [r4, #20]
 800d514:	4252      	negs	r2, r2
 800d516:	61a2      	str	r2, [r4, #24]
 800d518:	2000      	movs	r0, #0
 800d51a:	6922      	ldr	r2, [r4, #16]
 800d51c:	4282      	cmp	r2, r0
 800d51e:	d1ba      	bne.n	800d496 <__swsetup_r+0x3e>
 800d520:	060a      	lsls	r2, r1, #24
 800d522:	d5b8      	bpl.n	800d496 <__swsetup_r+0x3e>
 800d524:	2240      	movs	r2, #64	; 0x40
 800d526:	4313      	orrs	r3, r2
 800d528:	81a3      	strh	r3, [r4, #12]
 800d52a:	3801      	subs	r0, #1
 800d52c:	e7b3      	b.n	800d496 <__swsetup_r+0x3e>
 800d52e:	0788      	lsls	r0, r1, #30
 800d530:	d400      	bmi.n	800d534 <__swsetup_r+0xdc>
 800d532:	6962      	ldr	r2, [r4, #20]
 800d534:	60a2      	str	r2, [r4, #8]
 800d536:	e7ef      	b.n	800d518 <__swsetup_r+0xc0>
 800d538:	2000000c 	.word	0x2000000c
 800d53c:	0800dcf4 	.word	0x0800dcf4
 800d540:	0800dd14 	.word	0x0800dd14
 800d544:	0800dcd4 	.word	0x0800dcd4

0800d548 <abort>:
 800d548:	2006      	movs	r0, #6
 800d54a:	b510      	push	{r4, lr}
 800d54c:	f000 f8a2 	bl	800d694 <raise>
 800d550:	2001      	movs	r0, #1
 800d552:	f7f6 fd2f 	bl	8003fb4 <_exit>
	...

0800d558 <__swhatbuf_r>:
 800d558:	b570      	push	{r4, r5, r6, lr}
 800d55a:	000e      	movs	r6, r1
 800d55c:	001d      	movs	r5, r3
 800d55e:	230e      	movs	r3, #14
 800d560:	5ec9      	ldrsh	r1, [r1, r3]
 800d562:	0014      	movs	r4, r2
 800d564:	b096      	sub	sp, #88	; 0x58
 800d566:	2900      	cmp	r1, #0
 800d568:	da07      	bge.n	800d57a <__swhatbuf_r+0x22>
 800d56a:	2300      	movs	r3, #0
 800d56c:	602b      	str	r3, [r5, #0]
 800d56e:	89b3      	ldrh	r3, [r6, #12]
 800d570:	061b      	lsls	r3, r3, #24
 800d572:	d411      	bmi.n	800d598 <__swhatbuf_r+0x40>
 800d574:	2380      	movs	r3, #128	; 0x80
 800d576:	00db      	lsls	r3, r3, #3
 800d578:	e00f      	b.n	800d59a <__swhatbuf_r+0x42>
 800d57a:	466a      	mov	r2, sp
 800d57c:	f000 f8aa 	bl	800d6d4 <_fstat_r>
 800d580:	2800      	cmp	r0, #0
 800d582:	dbf2      	blt.n	800d56a <__swhatbuf_r+0x12>
 800d584:	23f0      	movs	r3, #240	; 0xf0
 800d586:	9901      	ldr	r1, [sp, #4]
 800d588:	021b      	lsls	r3, r3, #8
 800d58a:	4019      	ands	r1, r3
 800d58c:	4b05      	ldr	r3, [pc, #20]	; (800d5a4 <__swhatbuf_r+0x4c>)
 800d58e:	18c9      	adds	r1, r1, r3
 800d590:	424b      	negs	r3, r1
 800d592:	4159      	adcs	r1, r3
 800d594:	6029      	str	r1, [r5, #0]
 800d596:	e7ed      	b.n	800d574 <__swhatbuf_r+0x1c>
 800d598:	2340      	movs	r3, #64	; 0x40
 800d59a:	2000      	movs	r0, #0
 800d59c:	6023      	str	r3, [r4, #0]
 800d59e:	b016      	add	sp, #88	; 0x58
 800d5a0:	bd70      	pop	{r4, r5, r6, pc}
 800d5a2:	46c0      	nop			; (mov r8, r8)
 800d5a4:	ffffe000 	.word	0xffffe000

0800d5a8 <__smakebuf_r>:
 800d5a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5aa:	2602      	movs	r6, #2
 800d5ac:	898b      	ldrh	r3, [r1, #12]
 800d5ae:	0005      	movs	r5, r0
 800d5b0:	000c      	movs	r4, r1
 800d5b2:	4233      	tst	r3, r6
 800d5b4:	d006      	beq.n	800d5c4 <__smakebuf_r+0x1c>
 800d5b6:	0023      	movs	r3, r4
 800d5b8:	3347      	adds	r3, #71	; 0x47
 800d5ba:	6023      	str	r3, [r4, #0]
 800d5bc:	6123      	str	r3, [r4, #16]
 800d5be:	2301      	movs	r3, #1
 800d5c0:	6163      	str	r3, [r4, #20]
 800d5c2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d5c4:	466a      	mov	r2, sp
 800d5c6:	ab01      	add	r3, sp, #4
 800d5c8:	f7ff ffc6 	bl	800d558 <__swhatbuf_r>
 800d5cc:	9900      	ldr	r1, [sp, #0]
 800d5ce:	0007      	movs	r7, r0
 800d5d0:	0028      	movs	r0, r5
 800d5d2:	f7fe fcf5 	bl	800bfc0 <_malloc_r>
 800d5d6:	2800      	cmp	r0, #0
 800d5d8:	d108      	bne.n	800d5ec <__smakebuf_r+0x44>
 800d5da:	220c      	movs	r2, #12
 800d5dc:	5ea3      	ldrsh	r3, [r4, r2]
 800d5de:	059a      	lsls	r2, r3, #22
 800d5e0:	d4ef      	bmi.n	800d5c2 <__smakebuf_r+0x1a>
 800d5e2:	2203      	movs	r2, #3
 800d5e4:	4393      	bics	r3, r2
 800d5e6:	431e      	orrs	r6, r3
 800d5e8:	81a6      	strh	r6, [r4, #12]
 800d5ea:	e7e4      	b.n	800d5b6 <__smakebuf_r+0xe>
 800d5ec:	4b0f      	ldr	r3, [pc, #60]	; (800d62c <__smakebuf_r+0x84>)
 800d5ee:	62ab      	str	r3, [r5, #40]	; 0x28
 800d5f0:	2380      	movs	r3, #128	; 0x80
 800d5f2:	89a2      	ldrh	r2, [r4, #12]
 800d5f4:	6020      	str	r0, [r4, #0]
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	81a3      	strh	r3, [r4, #12]
 800d5fa:	9b00      	ldr	r3, [sp, #0]
 800d5fc:	6120      	str	r0, [r4, #16]
 800d5fe:	6163      	str	r3, [r4, #20]
 800d600:	9b01      	ldr	r3, [sp, #4]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d00d      	beq.n	800d622 <__smakebuf_r+0x7a>
 800d606:	0028      	movs	r0, r5
 800d608:	230e      	movs	r3, #14
 800d60a:	5ee1      	ldrsh	r1, [r4, r3]
 800d60c:	f000 f874 	bl	800d6f8 <_isatty_r>
 800d610:	2800      	cmp	r0, #0
 800d612:	d006      	beq.n	800d622 <__smakebuf_r+0x7a>
 800d614:	2203      	movs	r2, #3
 800d616:	89a3      	ldrh	r3, [r4, #12]
 800d618:	4393      	bics	r3, r2
 800d61a:	001a      	movs	r2, r3
 800d61c:	2301      	movs	r3, #1
 800d61e:	4313      	orrs	r3, r2
 800d620:	81a3      	strh	r3, [r4, #12]
 800d622:	89a0      	ldrh	r0, [r4, #12]
 800d624:	4307      	orrs	r7, r0
 800d626:	81a7      	strh	r7, [r4, #12]
 800d628:	e7cb      	b.n	800d5c2 <__smakebuf_r+0x1a>
 800d62a:	46c0      	nop			; (mov r8, r8)
 800d62c:	0800ce75 	.word	0x0800ce75

0800d630 <_malloc_usable_size_r>:
 800d630:	1f0b      	subs	r3, r1, #4
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	1f18      	subs	r0, r3, #4
 800d636:	2b00      	cmp	r3, #0
 800d638:	da01      	bge.n	800d63e <_malloc_usable_size_r+0xe>
 800d63a:	580b      	ldr	r3, [r1, r0]
 800d63c:	18c0      	adds	r0, r0, r3
 800d63e:	4770      	bx	lr

0800d640 <_raise_r>:
 800d640:	b570      	push	{r4, r5, r6, lr}
 800d642:	0004      	movs	r4, r0
 800d644:	000d      	movs	r5, r1
 800d646:	291f      	cmp	r1, #31
 800d648:	d904      	bls.n	800d654 <_raise_r+0x14>
 800d64a:	2316      	movs	r3, #22
 800d64c:	6003      	str	r3, [r0, #0]
 800d64e:	2001      	movs	r0, #1
 800d650:	4240      	negs	r0, r0
 800d652:	bd70      	pop	{r4, r5, r6, pc}
 800d654:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d656:	2b00      	cmp	r3, #0
 800d658:	d004      	beq.n	800d664 <_raise_r+0x24>
 800d65a:	008a      	lsls	r2, r1, #2
 800d65c:	189b      	adds	r3, r3, r2
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	2a00      	cmp	r2, #0
 800d662:	d108      	bne.n	800d676 <_raise_r+0x36>
 800d664:	0020      	movs	r0, r4
 800d666:	f000 f831 	bl	800d6cc <_getpid_r>
 800d66a:	002a      	movs	r2, r5
 800d66c:	0001      	movs	r1, r0
 800d66e:	0020      	movs	r0, r4
 800d670:	f000 f81a 	bl	800d6a8 <_kill_r>
 800d674:	e7ed      	b.n	800d652 <_raise_r+0x12>
 800d676:	2000      	movs	r0, #0
 800d678:	2a01      	cmp	r2, #1
 800d67a:	d0ea      	beq.n	800d652 <_raise_r+0x12>
 800d67c:	1c51      	adds	r1, r2, #1
 800d67e:	d103      	bne.n	800d688 <_raise_r+0x48>
 800d680:	2316      	movs	r3, #22
 800d682:	3001      	adds	r0, #1
 800d684:	6023      	str	r3, [r4, #0]
 800d686:	e7e4      	b.n	800d652 <_raise_r+0x12>
 800d688:	2400      	movs	r4, #0
 800d68a:	0028      	movs	r0, r5
 800d68c:	601c      	str	r4, [r3, #0]
 800d68e:	4790      	blx	r2
 800d690:	0020      	movs	r0, r4
 800d692:	e7de      	b.n	800d652 <_raise_r+0x12>

0800d694 <raise>:
 800d694:	b510      	push	{r4, lr}
 800d696:	4b03      	ldr	r3, [pc, #12]	; (800d6a4 <raise+0x10>)
 800d698:	0001      	movs	r1, r0
 800d69a:	6818      	ldr	r0, [r3, #0]
 800d69c:	f7ff ffd0 	bl	800d640 <_raise_r>
 800d6a0:	bd10      	pop	{r4, pc}
 800d6a2:	46c0      	nop			; (mov r8, r8)
 800d6a4:	2000000c 	.word	0x2000000c

0800d6a8 <_kill_r>:
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	b570      	push	{r4, r5, r6, lr}
 800d6ac:	4d06      	ldr	r5, [pc, #24]	; (800d6c8 <_kill_r+0x20>)
 800d6ae:	0004      	movs	r4, r0
 800d6b0:	0008      	movs	r0, r1
 800d6b2:	0011      	movs	r1, r2
 800d6b4:	602b      	str	r3, [r5, #0]
 800d6b6:	f7f6 fc6d 	bl	8003f94 <_kill>
 800d6ba:	1c43      	adds	r3, r0, #1
 800d6bc:	d103      	bne.n	800d6c6 <_kill_r+0x1e>
 800d6be:	682b      	ldr	r3, [r5, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d000      	beq.n	800d6c6 <_kill_r+0x1e>
 800d6c4:	6023      	str	r3, [r4, #0]
 800d6c6:	bd70      	pop	{r4, r5, r6, pc}
 800d6c8:	200005d0 	.word	0x200005d0

0800d6cc <_getpid_r>:
 800d6cc:	b510      	push	{r4, lr}
 800d6ce:	f7f6 fc5b 	bl	8003f88 <_getpid>
 800d6d2:	bd10      	pop	{r4, pc}

0800d6d4 <_fstat_r>:
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	b570      	push	{r4, r5, r6, lr}
 800d6d8:	4d06      	ldr	r5, [pc, #24]	; (800d6f4 <_fstat_r+0x20>)
 800d6da:	0004      	movs	r4, r0
 800d6dc:	0008      	movs	r0, r1
 800d6de:	0011      	movs	r1, r2
 800d6e0:	602b      	str	r3, [r5, #0]
 800d6e2:	f7f6 fcb6 	bl	8004052 <_fstat>
 800d6e6:	1c43      	adds	r3, r0, #1
 800d6e8:	d103      	bne.n	800d6f2 <_fstat_r+0x1e>
 800d6ea:	682b      	ldr	r3, [r5, #0]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d000      	beq.n	800d6f2 <_fstat_r+0x1e>
 800d6f0:	6023      	str	r3, [r4, #0]
 800d6f2:	bd70      	pop	{r4, r5, r6, pc}
 800d6f4:	200005d0 	.word	0x200005d0

0800d6f8 <_isatty_r>:
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	b570      	push	{r4, r5, r6, lr}
 800d6fc:	4d06      	ldr	r5, [pc, #24]	; (800d718 <_isatty_r+0x20>)
 800d6fe:	0004      	movs	r4, r0
 800d700:	0008      	movs	r0, r1
 800d702:	602b      	str	r3, [r5, #0]
 800d704:	f7f6 fcb3 	bl	800406e <_isatty>
 800d708:	1c43      	adds	r3, r0, #1
 800d70a:	d103      	bne.n	800d714 <_isatty_r+0x1c>
 800d70c:	682b      	ldr	r3, [r5, #0]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d000      	beq.n	800d714 <_isatty_r+0x1c>
 800d712:	6023      	str	r3, [r4, #0]
 800d714:	bd70      	pop	{r4, r5, r6, pc}
 800d716:	46c0      	nop			; (mov r8, r8)
 800d718:	200005d0 	.word	0x200005d0

0800d71c <_init>:
 800d71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d71e:	46c0      	nop			; (mov r8, r8)
 800d720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d722:	bc08      	pop	{r3}
 800d724:	469e      	mov	lr, r3
 800d726:	4770      	bx	lr

0800d728 <_fini>:
 800d728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d72a:	46c0      	nop			; (mov r8, r8)
 800d72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d72e:	bc08      	pop	{r3}
 800d730:	469e      	mov	lr, r3
 800d732:	4770      	bx	lr
