// Seed: 1811685954
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
endmodule
