V 000035 56 403 1268927940959 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268927940964 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 806
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 807
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268927940969 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 848
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 849
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268927940974 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 892
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 893
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 894
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268927940986 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 938
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 939
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 940
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268927940991 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927940996 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1033
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1034
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1035
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941001 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1086
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1087
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1088
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941006 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1135
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1136
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1137
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941011 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1190
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941017 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1243
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941022 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1290
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1291
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1292
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941027 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1343
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1344
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1345
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941032 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1395
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268927941037 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941042 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1484
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1485
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1486
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941047 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1530
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1531
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1532
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941052 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1579
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941057 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1626
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941062 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1672
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1673
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1674
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941067 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1717
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1718
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1719
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941078 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1763
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1764
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1765
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941083 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1811
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941088 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1858
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941093 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1904
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1905
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1906
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941098 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1953
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1954
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1955
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268927941103 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2000
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2001
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941108 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2045
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2046
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2047
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941113 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2093
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2094
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941118 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2137
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2138
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2139
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941123 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2185
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2186
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941128 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2229
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2230
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2231
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941133 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941138 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941143 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2374
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2375
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2376
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941158 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2425
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941172 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2473
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927941177 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2521
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2522
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941182 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2568
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2569
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2570
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941187 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2617
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2618
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2619
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941192 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2665
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2666
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2667
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941204 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2715
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941220 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2763
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2764
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927941225 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268927941230 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2850
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268927941236 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941266 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2961
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2963
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2964
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2965
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2966
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2968
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2969
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2970
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2971
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2972
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2973
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941271 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3024
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3026
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3027
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3028
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3029
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3031
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3032
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3033
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3034
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3035
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3036
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941282 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941287 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3149
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3151
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3152
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3153
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3154
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3156
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3157
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3158
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3159
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3160
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3161
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941292 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3212
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3214
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3215
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3216
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3217
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3219
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3220
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3221
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3222
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3223
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3224
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941297 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268927941302 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3337
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3339
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3340
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3341
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3342
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3344
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3345
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3346
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3347
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3348
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3349
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941307 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3400
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3402
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3403
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3404
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3405
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3407
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3408
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3409
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3410
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3411
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3412
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941312 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3463
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3465
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3466
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3467
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3468
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3470
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3471
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941317 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3525
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3527
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3528
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3529
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3530
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3532
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3533
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3536
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3537
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941329 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3588
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3590
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3591
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3592
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3593
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3595
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3596
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3597
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3598
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3599
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3600
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941334 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3651
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3653
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3654
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3655
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3656
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3658
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3659
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3660
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3661
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3662
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3663
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941339 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3715
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3716
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3717
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3718
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3720
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3721
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3722
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3723
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3724
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3725
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941344 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3776
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3778
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3779
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3780
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3781
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3783
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3784
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3785
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3786
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3787
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3788
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941349 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3839
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3841
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3842
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3843
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3844
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3846
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3847
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3848
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3849
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3850
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3851
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941354 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3901
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3903
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3904
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3905
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3906
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3908
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3909
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3910
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3911
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3912
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3913
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941361 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3964
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3966
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3967
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3968
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3969
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3971
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3972
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3973
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3974
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3975
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3976
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941366 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4027
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4029
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4030
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4031
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4032
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4034
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4035
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4036
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4037
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4038
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4039
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941376 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4089
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4091
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4092
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4093
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4094
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4096
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4097
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4098
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4099
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4100
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4101
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941391 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4152
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4154
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4155
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4156
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4157
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4159
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4160
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4161
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4162
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4163
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4164
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941396 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4215
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4217
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4218
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4219
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4220
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4222
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4223
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4224
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4225
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4226
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4227
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941407 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4277
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4279
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4280
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4281
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4282
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4284
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4285
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4286
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4287
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4288
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4289
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941423 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4341
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4343
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4344
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4345
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4346
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4348
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4349
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4350
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4351
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4352
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4353
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268927941428 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4405
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4407
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4408
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4409
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4410
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4412
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4413
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4414
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4415
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4416
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4417
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268927941433 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4468
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4470
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4471
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4472
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4473
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4475
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4476
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4477
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4478
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4479
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4480
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941439 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4531
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4533
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4534
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4535
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4536
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4538
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4539
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4540
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4541
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4542
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4543
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268927941444 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4594
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4596
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4597
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4598
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4599
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4601
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4602
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4603
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4604
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4605
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4606
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268927941449 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4678
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4679
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4681
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4682
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4684
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4685
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4686
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4687
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 4689
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4690
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4691
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4692
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4693
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4694
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4695
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4696
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268927941455 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4746
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4748
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4749
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4750
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4751
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4753
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4754
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4755
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4756
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4757
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4758
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941460 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4808
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4810
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4811
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4812
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4813
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4815
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4816
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4817
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4818
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4819
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4820
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941465 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4870
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4872
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4873
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4874
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4875
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4877
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4878
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4879
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4880
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4881
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4882
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941470 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4933
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4935
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4936
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4937
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4938
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4940
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4941
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4942
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4943
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4944
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4945
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941475 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4996
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4998
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4999
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5000
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5001
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5003
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5004
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5005
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5006
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5007
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5008
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941480 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5058
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5060
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5061
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5062
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5063
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5065
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5066
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5067
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5068
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5069
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5070
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941485 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5121
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5123
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5124
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5125
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5126
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5128
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5129
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5130
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5131
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5132
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5133
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941490 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5184
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5186
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5187
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5188
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5189
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5191
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5192
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5193
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5194
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5195
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5196
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268927941495 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5246
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5248
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5249
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5250
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5251
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5253
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5254
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5255
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5256
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5257
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5258
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941500 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5309
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5311
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5312
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5313
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5314
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5316
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5317
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5318
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5319
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5320
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5321
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941505 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5372
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5374
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5375
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5376
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5377
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5379
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5380
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5381
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5382
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5383
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5384
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268927941510 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5434
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5436
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5437
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5438
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5439
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5441
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5442
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5443
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5444
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5445
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5446
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941515 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5497
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5499
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5500
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5501
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5502
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5504
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5505
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5506
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5507
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5508
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5509
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268927941520 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5560
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5562
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5563
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5564
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5565
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5567
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5568
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5569
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5570
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5571
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5572
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268927941525 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5611
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5613
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5614
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268927941530 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5652
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5654
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5655
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268927941535 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5694
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5696
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5697
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268927941540 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5736
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5738
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5739
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268927941545 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5778
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5780
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5781
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268927941550 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5821
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5823
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5824
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 716 1268927941555 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 5878
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5879
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 5881
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5882
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5883
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5884
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 720 1268927941560 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 5934
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5935
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 5937
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5938
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5939
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5940
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268927941565 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5981
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5983
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5984
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268927941570 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6023
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6025
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6026
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268927941575 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6078
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6082
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6083
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6084
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6085
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6092
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6093
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941580 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6153
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6154
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6158
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6159
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6160
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6161
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6165
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6169
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6170
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6171
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6175
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941585 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6233
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6234
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6238
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6239
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6240
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6241
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6245
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6249
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6250
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6251
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6255
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268927941590 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6309
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6313
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6314
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6315
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6316
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6320
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6321
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6322
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6323
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6327
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6328
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941595 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6389
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6390
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6394
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6395
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6396
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6397
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6401
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6402
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6403
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6404
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6405
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6409
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6410
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6411
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6415
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941600 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6474
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6475
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6479
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6480
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6481
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6482
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6486
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6487
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6488
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6489
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6490
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6494
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6495
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6496
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6500
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941605 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6558
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6559
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6563
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6564
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6565
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6566
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6570
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6571
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6572
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6573
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6575
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6579
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6580
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6581
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6585
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941610 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6644
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6645
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6649
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6650
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6651
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6652
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6656
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6657
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6658
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6659
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6661
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6665
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6666
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6667
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6671
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268927941615 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6725
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6729
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6730
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6731
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6732
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6736
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6737
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6738
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6739
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6743
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6744
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941620 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6805
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6806
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6810
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6811
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6812
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6813
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6817
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6818
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6819
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6820
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6821
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6825
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6826
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6827
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6831
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941625 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6890
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6891
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6895
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6896
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6897
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6898
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6902
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6903
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6904
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6905
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6906
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6910
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6911
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6912
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6916
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941630 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6974
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6975
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6979
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6980
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6981
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6982
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6986
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6987
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6988
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6989
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6991
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6995
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6996
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6997
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7001
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941635 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7060
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7061
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7065
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7066
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7067
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7068
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7072
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7073
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7074
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7075
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7077
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7081
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7082
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7083
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7087
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941640 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7143
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7144
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7148
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7149
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7150
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7151
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7156
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7160
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7161
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7162
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7166
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941645 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7224
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7225
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7229
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7230
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7231
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7232
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7237
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7241
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7242
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7243
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7247
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268927941650 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7309
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7310
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7311
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7315
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7316
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7317
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7318
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7323
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7324
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7328
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7329
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7330
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7331
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7335
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7336
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268927941655 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7386
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7390
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7391
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7392
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7393
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7400
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7401
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941660 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7460
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7461
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7465
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7466
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7467
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7468
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7472
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7476
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7477
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7478
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7482
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941665 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7539
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7540
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7544
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7545
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7546
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7547
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7551
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7555
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7556
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7557
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7561
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268927941670 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7614
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7618
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7619
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7620
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7621
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7625
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7626
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7627
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7628
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7632
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7633
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941675 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7693
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7694
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7698
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7699
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7700
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7701
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7705
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7706
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7707
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7708
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7709
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7713
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7714
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7715
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7719
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941680 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7777
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7778
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7782
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7783
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7784
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7785
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7789
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7790
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7791
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7792
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7793
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7797
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7798
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7799
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7803
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941685 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7860
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7861
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7865
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7866
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7867
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7868
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7872
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7873
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7874
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7875
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7877
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7881
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7882
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7883
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7887
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941690 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7945
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7946
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7950
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7951
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7952
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7953
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7957
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7958
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7959
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7960
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7962
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7966
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7967
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7968
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7972
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268927941695 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8025
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8029
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8030
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8031
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8032
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8036
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8037
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8038
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8039
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8043
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8044
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941705 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8104
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8105
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8109
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8110
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8111
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8112
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8116
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8117
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8118
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8119
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8120
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8124
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8125
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8126
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8130
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941717 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8188
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8189
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8193
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8194
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8195
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8196
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8200
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8201
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8202
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8203
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8204
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8208
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8209
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8210
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8214
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941722 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8271
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8272
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8276
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8277
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8278
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8279
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8283
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8284
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8285
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8286
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8288
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8292
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8293
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8294
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8298
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268927941727 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8356
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8357
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8361
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8362
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8363
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8364
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8368
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8369
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8370
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8371
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8373
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8377
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8378
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8379
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8383
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941732 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8438
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8439
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8443
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8444
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8445
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8446
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8451
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8455
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8456
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8457
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8461
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268927941737 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8518
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8519
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8523
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8524
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8525
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8526
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8531
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8535
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8536
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8537
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8541
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268927941742 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8602
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8603
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8604
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8608
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8609
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8610
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8611
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8616
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8617
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8621
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8622
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8623
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8624
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8628
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8629
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268927941747 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8679
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8683
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8684
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8685
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8686
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8693
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8694
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268927941752 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8753
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8754
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8758
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8759
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8760
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8761
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8765
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8769
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8770
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8771
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8775
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268927941757 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8832
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8833
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8837
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8838
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8839
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8840
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8844
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8848
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8849
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8850
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8854
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268927941762 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8907
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8911
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8912
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8913
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8914
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8918
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8919
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8920
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8921
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8925
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8926
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941767 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8986
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8987
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8991
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8992
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8993
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8994
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8998
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8999
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9000
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9001
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9002
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9006
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9007
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9008
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9012
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941772 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9070
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9071
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9075
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9076
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9077
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9078
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9082
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9083
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9084
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9085
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9086
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9090
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9091
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9092
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9096
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941777 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9153
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9154
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9158
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9159
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9160
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9161
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9165
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9166
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9167
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9168
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9170
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9174
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9175
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9176
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9180
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941782 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9238
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9239
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9243
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9244
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9245
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9246
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9250
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9251
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9252
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9253
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9255
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9259
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9260
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9261
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9265
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268927941787 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9318
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9322
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9323
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9324
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9325
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9329
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9330
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9331
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9332
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9336
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9337
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941792 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9397
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9398
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9402
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9403
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9404
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9405
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9409
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9410
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9411
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9412
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9413
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9417
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9418
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9419
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9423
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941797 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9481
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9482
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9486
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9487
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9488
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9489
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9493
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9494
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9495
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9496
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9497
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9501
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9502
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9503
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9507
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941802 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9564
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9565
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9569
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9570
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9571
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9572
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9576
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9577
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9578
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9579
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9581
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9585
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9586
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9587
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9591
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268927941807 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9649
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9650
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9654
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9655
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9656
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9657
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9661
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9662
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9663
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9664
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9666
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9670
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9671
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9672
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9676
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268927941812 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9731
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9732
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9736
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9737
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9738
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9739
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9744
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9748
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9749
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9750
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9754
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268927941817 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9811
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9812
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9816
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9817
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9818
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9819
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9824
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9828
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9829
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9830
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9834
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1991 1268927941822 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9895
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9896
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 9897
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9901
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9902
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9903
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9904
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9909
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9910
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9914
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9915
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9916
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9917
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9921
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9922
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268927941827 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9971
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9975
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9976
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9977
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9978
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9985
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9986
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268927941832 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10044
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10045
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10049
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10050
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10051
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10052
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10056
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10060
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10061
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10062
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10066
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268927941837 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10120
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10121
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10125
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10126
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10127
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10128
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10132
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10136
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10137
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10138
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10142
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268927941842 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10194
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10198
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10199
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10200
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10201
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10205
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10206
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10207
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10208
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10212
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10213
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941847 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10272
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10273
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10277
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10278
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10279
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10280
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10284
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10285
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10286
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10287
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10288
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10292
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10293
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10294
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10298
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941852 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10355
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10356
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10360
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10361
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10362
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10363
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10367
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10368
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10369
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10370
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10371
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10375
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10376
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10377
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10381
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941857 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10437
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10438
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10442
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10443
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10444
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10445
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10449
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10450
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10451
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10452
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10454
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10458
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10459
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10460
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10464
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941862 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10521
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10522
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10526
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10527
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10528
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10529
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10533
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10534
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10535
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10536
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10538
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10542
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10543
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10544
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10548
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268927941867 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10600
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10604
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10605
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10606
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10607
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10611
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10612
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10613
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10614
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10618
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10619
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941872 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10678
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10679
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10683
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10684
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10685
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10686
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10690
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10691
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10692
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10693
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10694
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10698
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10699
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10700
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10704
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941877 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10761
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10762
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10766
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10767
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10768
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10769
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10773
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10774
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10775
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10776
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10777
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10781
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10782
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10783
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10787
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941882 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10843
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10844
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10848
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10849
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10850
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10851
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10855
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10856
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10857
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10858
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10860
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10864
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10865
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10866
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10870
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268927941887 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10927
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10928
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10932
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10933
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10934
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10935
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10939
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10940
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10941
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10942
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10944
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10948
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10949
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10950
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10954
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268927941892 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11008
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11009
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11013
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11014
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11015
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11016
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11021
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11025
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11026
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11027
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11031
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268927941897 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11087
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11088
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11092
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11093
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11094
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11095
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11100
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11104
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11105
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11106
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11110
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268927941902 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11170
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11171
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 11172
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11176
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11177
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11178
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11179
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11184
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11185
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11189
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11190
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11191
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11192
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11196
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11197
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1072 1268927941907 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11251
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11253
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11257
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11258
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11259
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11260
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11267
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1800 1268927941912 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11329
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11332
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11333
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11334
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11338
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11339
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11340
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11341
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11348
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11349
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11351
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11352
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1803 1268927941917 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11413
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11416
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11417
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11418
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11422
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11423
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11424
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11425
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11432
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11433
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11435
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11436
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1959 1268927941922 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11497
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11500
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11501
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11503
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11507
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11508
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11509
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11510
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11517
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11518
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11520
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11521
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11522
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1962 1268927941927 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11584
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11587
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11588
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11590
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11594
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11595
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11596
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11597
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11604
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11605
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11607
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11608
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11609
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2727 1268927941932 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11676
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11679
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11680
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11681
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11683
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11685
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11689
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11690
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11691
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11692
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11699
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11700
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11701
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11703
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11704
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11705
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11706
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11707
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1069 1268927941937 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11761
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11763
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11767
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11768
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11769
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11770
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11777
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1797 1268927941942 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11839
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11842
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11843
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11844
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11848
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11849
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11850
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11851
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11858
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11859
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11861
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11862
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1800 1268927941947 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11923
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11926
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11927
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11928
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11932
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11933
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11934
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11935
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11942
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11943
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11945
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11946
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1953 1268927941952 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12007
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12010
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12011
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12013
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12017
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12018
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12019
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12020
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12027
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12028
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12030
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12031
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12032
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1956 1268927941957 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12094
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12097
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12098
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12100
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12104
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12105
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12106
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12107
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12114
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12115
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12117
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12118
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12119
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2721 1268927941962 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12186
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12189
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12190
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12191
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12193
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12195
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12199
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12200
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12201
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12202
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12209
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12210
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12211
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12213
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12214
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12215
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12216
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12217
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1066 1268927941967 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12270
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12272
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12276
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12277
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12278
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12279
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12286
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1790 1268927941972 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12347
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12350
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12351
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12352
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12356
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12357
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12358
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12359
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12366
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12367
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12369
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12370
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1793 1268927941977 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12430
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12433
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12434
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12435
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12439
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12440
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12441
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12442
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12449
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12450
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12452
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12453
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1949 1268927941982 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12513
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12516
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12517
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12519
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12523
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12524
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12525
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12526
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12533
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12534
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12536
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12537
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12538
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1952 1268927941987 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12599
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12602
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12603
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12605
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12609
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12610
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12611
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12612
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12619
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12620
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12622
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12623
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12624
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2713 1268927941992 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12688
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12691
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12692
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12693
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12695
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12697
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12701
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12702
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12703
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12704
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12708
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12709
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12711
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12713
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12714
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12715
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12716
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12717
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1063 1268927941997 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12770
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12772
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12776
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12777
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12778
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12779
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12786
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1787 1268927942016 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12847
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12850
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12851
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12852
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12856
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12857
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12858
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12859
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12866
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12867
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12869
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12870
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1790 1268927942021 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12928
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12931
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12932
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12933
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12937
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12938
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12939
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12940
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12944
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12945
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12947
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12948
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1943 1268927942026 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13008
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13011
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13012
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13014
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13018
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13019
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13020
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13021
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13028
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13029
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13031
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13032
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13033
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1946 1268927942031 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13094
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13097
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13098
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13100
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13104
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13105
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13106
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13107
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13114
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13115
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13117
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13118
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13119
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2707 1268927942036 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13185
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13188
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13189
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13190
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13192
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13194
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13198
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13199
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13200
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13201
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13208
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13209
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13210
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13212
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13213
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13214
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13215
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13216
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268927942064 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268927942079 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13287
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13289
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13290
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942084 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13329
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13331
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13332
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942089 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13372
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13374
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13375
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942095 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13415
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13417
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13418
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942100 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13457
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13459
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13460
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942105 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13500
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13502
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13503
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942110 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13543
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13545
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13546
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942115 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13585
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13587
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13588
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942120 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13628
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13630
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13631
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942125 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13671
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13673
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13674
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942130 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13713
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13715
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13716
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942135 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13757
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13759
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13760
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268927942140 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13801
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13803
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13804
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268927942145 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13844
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13846
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13847
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942150 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13887
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13889
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13890
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268927942155 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13930
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13932
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13933
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 720 1268927942160 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 13987
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13988
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 13990
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13991
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13992
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13993
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 724 1268927942165 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 14046
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14047
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14049
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14050
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14051
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14052
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268927942170 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14091
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14093
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14094
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268927942175 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14133
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14135
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14136
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268927942180 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14174
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942185 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14220
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14221
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14222
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942190 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14273
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14274
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14275
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268927942195 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942200 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14377
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14378
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14379
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942205 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14430
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14431
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14432
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268927942210 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14483
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14484
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14485
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268927942215 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14528
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14529
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14530
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942220 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14574
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14575
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14576
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942225 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14620
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14621
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14622
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942230 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14667
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14668
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14669
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268927942235 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14708
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14709
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268927942240 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14749
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14750
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268927942245 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14791
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14792
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942250 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14835
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14836
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14837
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268927942255 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14881
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14882
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14883
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268927942260 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14928
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14929
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14930
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268927942265 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14976
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14977
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14978
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268927942270 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15017
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15018
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268927942275 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15058
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15059
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268927942280 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15100
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15101
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942285 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15144
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15145
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15146
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942290 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15190
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15191
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15192
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942295 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15237
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15238
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15239
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942300 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15285
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15286
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15287
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268927942305 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15330
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15331
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15332
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942310 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15376
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15377
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15378
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942315 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15422
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15424
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942320 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15469
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15470
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15471
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942325 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15514
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15515
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15516
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268927942330 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15555
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15556
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268927942335 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15596
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15597
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268927942340 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15638
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15639
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268927942345 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15682
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15683
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15684
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942350 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15728
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15729
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15730
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942355 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15775
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15776
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15777
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942360 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15823
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15824
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15825
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268927942365 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15863
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 15865
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15866
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942370 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15905
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 15907
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15908
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942375 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15947
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 15949
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15950
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927942380 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15989
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 15991
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15992
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942385 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16030
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16032
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16033
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268927942390 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16072
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16074
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16075
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268927942395 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16114
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16116
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16117
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268927942400 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16156
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16158
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16159
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268927942405 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16197
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16199
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16200
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268927942410 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16240
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16242
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16243
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 546 1268927942422 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16285
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16286
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16288
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16289
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 548 1268927942427 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16331
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16332
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16334
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16335
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927942432 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16375
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16377
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16378
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942439 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16417
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16419
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16420
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942455 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16459
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16461
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16462
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942470 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16501
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16503
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16504
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927942475 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16543
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16545
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16546
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268927942480 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16584
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16586
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16587
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268927942485 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16633
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16635
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16637
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16638
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16639
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16640
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942490 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16686
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16688
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16690
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16691
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16692
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16693
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942501 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16740
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16742
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16744
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16745
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16746
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16747
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942517 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16794
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16796
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16798
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16799
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16800
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16801
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942522 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16847
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16849
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16851
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16852
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16853
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16854
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942527 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16901
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16903
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16905
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16906
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16907
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16908
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942532 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16955
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16957
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16959
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16960
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16961
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16962
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927942548 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17008
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17010
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17012
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17013
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17014
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17015
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942564 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17062
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17064
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17066
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17067
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17068
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17069
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942579 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17116
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17118
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17120
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17121
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17122
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17123
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942584 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17169
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17171
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17173
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17174
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17175
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17176
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942589 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17223
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17225
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17227
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17228
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17229
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17230
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942594 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17277
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17279
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17281
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17282
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17283
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17284
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942599 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17330
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17332
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17334
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17335
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17336
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17337
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942604 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17384
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17386
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17388
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17389
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17390
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17391
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942609 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17438
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17440
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17442
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17443
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17444
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17445
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942614 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17491
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17493
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17495
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17496
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17497
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17498
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942619 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17545
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17547
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17549
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17550
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17551
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17552
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942624 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17599
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17601
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17603
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17604
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17605
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17606
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942629 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17652
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17654
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17656
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17657
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17658
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17659
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942634 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17706
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17708
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17710
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17711
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17712
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17713
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942639 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17760
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17762
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17764
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17765
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17766
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17767
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942644 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17813
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17815
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17817
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17818
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17819
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17820
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942649 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17868
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17870
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17872
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17873
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17874
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17875
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268927942654 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17923
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17925
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17927
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17928
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17929
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17930
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268927942688 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17978
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17980
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17982
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17983
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17984
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17985
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942693 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18032
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18034
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18036
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18037
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18038
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18039
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268927942698 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18086
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18088
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18090
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18091
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18092
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18093
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268927942703 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18149
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18150
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 18152
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18153
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 18155
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18156
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18157
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18158
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927942719 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18205
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18207
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18209
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18210
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18211
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18212
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942724 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18258
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18260
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18262
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18263
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18264
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18265
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942729 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18311
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18313
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18315
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18316
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18317
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18318
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942734 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18365
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18367
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18369
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18370
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18371
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18372
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942739 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18419
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18421
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18423
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18424
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18425
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18426
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942744 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18472
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18474
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18476
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18477
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18478
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18479
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942751 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18526
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18528
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18530
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18531
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18532
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18533
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942767 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18580
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18582
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18584
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18585
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18586
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18587
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927942783 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18633
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18635
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18637
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18638
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18639
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18640
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942788 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18687
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18689
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18691
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18692
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18693
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18694
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942793 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18741
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18743
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18745
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18746
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18747
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18748
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927942798 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18794
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18796
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18798
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18799
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18800
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18801
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942803 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18848
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18850
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18852
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18853
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18854
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18855
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268927942808 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18902
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18904
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18906
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18907
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18908
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18909
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268927942814 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268927942819 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18988
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18989
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18990
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942824 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19035
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19036
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19037
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942829 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19083
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19084
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19085
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942844 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19131
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19132
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19133
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942849 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19178
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19179
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19180
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942854 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19225
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19226
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19227
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268927942859 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19268
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19269
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942864 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19314
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19315
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19316
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268927942877 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19361
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19362
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19363
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942882 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19408
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19409
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19410
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268927942887 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19451
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19452
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942892 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19497
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19498
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19499
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268927942897 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19546
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19547
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19548
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268927942902 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19595
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19596
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19597
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268927942907 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19634
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268927942912 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19671
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268927942917 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19708
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268927942922 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 19763
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 19764
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 19768
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19769
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19770
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19771
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19775
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19779
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19780
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19781
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 19785
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268927942927 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 19841
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 19842
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 19846
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19847
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19848
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19849
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19854
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19858
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19859
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19860
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 19864
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268927942932 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 19921
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 19922
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 19926
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19927
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19928
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19929
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19933
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19934
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19935
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19936
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19937
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19941
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19942
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19943
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 19947
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268927942939 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20004
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20005
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20009
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20010
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20011
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20012
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20016
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20017
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20018
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20019
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20021
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20025
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20026
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20027
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20031
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268927942944 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20072
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 20073
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268927942949 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20134
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20138
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20139
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20143
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20144
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20145
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20146
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20150
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20154
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20155
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20156
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20160
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268927942954 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20222
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20226
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20227
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20231
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20232
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20233
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20234
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20239
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20243
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20244
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20245
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20249
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268927942959 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20312
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20316
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20317
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20321
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20322
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20323
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20324
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20328
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20329
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20330
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20331
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20332
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20336
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20337
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20338
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20342
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268927942970 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20405
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20409
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20410
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20414
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20415
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20416
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20417
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20421
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20422
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20423
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20424
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20426
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20430
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20431
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20432
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20436
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268927942975 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20498
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 20502
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20503
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20507
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20508
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20509
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20510
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20514
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20518
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20519
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20520
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20524
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268927942980 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20586
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 20590
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20591
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20595
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20596
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20597
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20598
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20603
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20607
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20608
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20609
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20613
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268927942986 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20676
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 20680
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20681
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20685
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20686
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20687
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20688
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20692
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20693
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20694
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20695
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20696
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20700
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20701
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20702
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20706
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268927942991 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20769
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 20773
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20774
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20778
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20779
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20780
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20781
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20785
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20786
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20787
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20788
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20790
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20794
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20795
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20796
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20800
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268927943001 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 20867
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20868
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20872
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20873
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20874
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20875
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20879
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20883
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20884
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20885
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20889
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 20894
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20895
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20899
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20900
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20901
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20902
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268927943006 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 20978
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 20979
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 20983
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20984
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20985
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20986
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20990
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20991
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20992
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20993
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20994
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20998
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20999
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21000
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21004
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21009
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21010
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21014
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21015
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21016
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21017
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268927943016 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21095
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21096
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21100
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21101
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21102
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21103
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21107
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21111
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21112
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21113
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21117
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21121
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21122
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21126
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21127
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21128
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21129
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268927943021 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21207
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21208
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21212
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21213
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21214
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21215
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21219
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21220
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21221
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21222
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21224
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21228
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21229
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21230
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21234
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21239
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21240
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21244
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21245
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21246
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21247
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21251
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21252
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21253
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21254
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268927943032 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21300
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 21301
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 21302
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268927943037 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21376
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21383
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21384
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21388
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21389
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21390
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21391
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21395
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21399
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21400
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21401
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21405
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21410
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268927943047 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21487
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21494
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21495
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21499
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21500
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21501
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21502
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21506
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21507
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21508
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21509
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21510
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21514
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21515
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21516
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21520
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21525
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268927943063 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21601
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21608
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21609
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21613
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21614
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21615
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21616
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21621
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21625
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21626
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21627
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21631
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21636
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268927943068 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21713
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21720
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21721
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21725
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21726
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21727
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21728
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21732
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21733
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21734
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21735
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21737
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21741
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21742
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21743
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21747
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21752
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268927943073 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 21795
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21796
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21798
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 21799
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 21805
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21806
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21807
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21808
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21810
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21811
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21812
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21813
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21815
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21816
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21820
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21821
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21822
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268927943079 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21895
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21902
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21903
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21907
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21908
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21909
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21910
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21914
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21918
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21919
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21920
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21924
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21929
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268927943094 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22006
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22013
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22014
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22018
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22019
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22020
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22021
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22025
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22026
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22027
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22028
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22029
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22033
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22034
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22035
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22039
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22044
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268927943099 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22120
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22127
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22128
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22132
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22133
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22134
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22135
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22140
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22144
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22145
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22146
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22150
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22155
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268927943104 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22232
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22239
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22240
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22244
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22245
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22246
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22247
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22251
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22252
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22253
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22254
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22256
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22260
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22261
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22262
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22266
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22271
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268927943109 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22353
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22354
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22358
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22359
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22360
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22361
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22365
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22369
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22370
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22371
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22375
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22382
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22383
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22387
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22388
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22389
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22390
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22395
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268927943114 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22478
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22479
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22483
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22484
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22485
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22486
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22490
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22491
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22492
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22493
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22494
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22498
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22499
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22500
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22504
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22511
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22512
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22516
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22517
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22518
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22519
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22524
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268927943119 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22605
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22606
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22610
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22611
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22612
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22613
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22618
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22622
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22623
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22624
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22628
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22632
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22633
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22637
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22638
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22639
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22640
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22647
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268927943124 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22730
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22731
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22735
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22736
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22737
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22738
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22742
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22743
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22744
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22745
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22747
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22751
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22752
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22753
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22757
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22761
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22762
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22766
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22767
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22768
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22769
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22775
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268927943141 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22851
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22856
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22863
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22864
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22868
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22869
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22870
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22871
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22875
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22879
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22880
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22881
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22885
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268927943146 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22962
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22967
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22974
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22975
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22979
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22980
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22981
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22982
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22986
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22987
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22988
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22989
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22990
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22994
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22995
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22996
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23000
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268927943151 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23076
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23081
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23088
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23089
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23093
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23094
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23095
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23096
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23101
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23105
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23106
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23107
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23111
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268927943158 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23188
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23193
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23200
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23201
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23205
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23206
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23207
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23208
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23212
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23213
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23214
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23215
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23217
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23221
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23222
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23223
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23227
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268927943163 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23306
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23313
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23314
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23318
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23319
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23320
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23321
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23325
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23329
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23330
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23331
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23335
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23339
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23340
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23344
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23345
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23346
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23347
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23349
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23350
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23352
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23353
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268927943168 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23440
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23447
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23448
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23452
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23453
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23454
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23455
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23459
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23463
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23464
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23465
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23469
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23473
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23474
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23478
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23479
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23480
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23481
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23485
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23486
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23487
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23488
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23489
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23493
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23494
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23495
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23499
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268927943173 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23588
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23595
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23596
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23600
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23601
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23602
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23603
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23607
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23608
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23609
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23610
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23611
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23615
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23616
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23617
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23621
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23628
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23629
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23633
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23634
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23635
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23636
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23640
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23644
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23645
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23646
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23650
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268927943178 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23740
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23747
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23748
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23752
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23753
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23754
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23755
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23759
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23760
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23761
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23762
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23763
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23767
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23768
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23769
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23773
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23780
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23781
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23785
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23786
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23787
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23788
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23792
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23793
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23794
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23795
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23796
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23800
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23801
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23802
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23806
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268927943183 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23886
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23893
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23894
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23898
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23899
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23900
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23901
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23906
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23910
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23911
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23912
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23916
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23923
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23924
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23928
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23929
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23930
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23931
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23936
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23940
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23941
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23945
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943188 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24031
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24038
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24039
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24043
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24044
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24045
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24046
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24051
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24055
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24056
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24057
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24061
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24068
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24069
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24073
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24074
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24075
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24076
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24080
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24081
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24082
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24083
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24085
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24089
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24090
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24094
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943204 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24180
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24187
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24188
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24192
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24193
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24194
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24195
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24199
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24200
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24201
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24202
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24204
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24208
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24209
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24210
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24214
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24221
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24222
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24226
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24227
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24228
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24229
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24234
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24238
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24239
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24243
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268927943209 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24329
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24336
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24337
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24341
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24342
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24343
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24344
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24348
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24349
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24350
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24351
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24353
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24357
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24358
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24362
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24366
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24367
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24371
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24372
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24373
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24374
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24378
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24379
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24380
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24381
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24383
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24387
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24388
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24389
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24393
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268927943214 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24478
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24483
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24484
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24488
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24489
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24490
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24491
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24495
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24499
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24500
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24501
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24505
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24510
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24511
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24515
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24516
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24517
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24518
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24522
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24526
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24527
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24531
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943219 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24616
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24621
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24622
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24626
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24627
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24628
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24629
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24633
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24637
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24638
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24639
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24643
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24650
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24651
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24655
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24656
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24657
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24658
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24662
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24663
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24664
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24665
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24666
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24670
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24671
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24675
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943224 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24761
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24766
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24767
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24771
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24772
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24773
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24774
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24778
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24779
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24780
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24781
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24782
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24786
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24787
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24791
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24796
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24797
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24801
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24802
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24803
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24804
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24808
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24812
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24813
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24814
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24818
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268927943229 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24903
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24907
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24908
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24912
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24913
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24914
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24915
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24919
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24920
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24921
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24922
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24923
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24927
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24928
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24929
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24933
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24938
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24939
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24943
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24944
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24945
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24946
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24950
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24951
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24952
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24953
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24954
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24958
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24959
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24963
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268927943235 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25046
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25051
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25052
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25056
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25057
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25058
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25059
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25064
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25068
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25069
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25070
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25074
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25078
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25079
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25083
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25084
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25085
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25086
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25091
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25095
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25096
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25100
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943240 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25185
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25189
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25190
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25194
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25195
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25196
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25197
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25201
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25202
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25203
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25204
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25206
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25210
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25211
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25212
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25216
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25221
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25222
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25226
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25227
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25228
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25229
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25234
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25238
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25239
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25243
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268927943251 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25328
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25332
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25333
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25337
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25338
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25339
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25340
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25345
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25349
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25350
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25354
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25358
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25359
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25363
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25364
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25365
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25366
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25370
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25371
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25372
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25373
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25375
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25379
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25380
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25381
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25385
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268927943256 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25472
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25476
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25477
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25481
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25482
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25483
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25484
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25488
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25489
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25490
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25491
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25493
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25497
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25498
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25499
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25503
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25507
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25508
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25512
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25513
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25514
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25515
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25519
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25520
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25521
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25522
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25524
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25528
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25529
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25532
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268927943266 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 25626
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25627
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25631
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25632
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25633
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25634
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25638
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25642
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25643
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25644
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25648
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25653
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25654
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25658
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25659
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25660
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25661
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25666
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25667
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25671
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25672
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25673
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25674
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25678
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25682
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25683
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25684
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25688
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268927943271 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 25785
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25786
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25790
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25791
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25792
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25793
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25797
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25798
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25799
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25800
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25801
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25805
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25806
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25807
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25811
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25815
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25816
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25820
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25821
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25822
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25823
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25827
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25828
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25832
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25833
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25834
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25835
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25839
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25843
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25844
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25848
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268927943276 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 25942
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25943
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25947
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25948
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25949
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25950
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25954
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25958
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25959
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25960
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25964
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25969
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25970
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25974
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25975
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25976
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25977
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25981
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25985
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25986
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25990
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25991
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25992
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25993
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25997
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25998
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25999
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26000
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26001
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26005
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26006
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26010
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268927943281 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26107
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26108
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26112
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26113
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26114
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26115
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26119
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26120
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26121
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26122
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26123
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26127
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26128
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26129
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26133
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26137
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26138
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26142
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26143
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26144
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26145
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26150
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26151
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26155
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26156
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26157
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26158
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26162
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26163
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26164
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26165
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26166
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26170
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26171
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26175
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268927943286 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26269
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26270
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26274
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26275
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26276
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26277
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26282
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26286
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26287
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26288
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26292
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26297
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26298
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26302
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26303
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26304
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26305
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26310
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26315
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26316
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26320
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26321
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26322
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26323
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26328
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26332
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26333
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26336
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268927943291 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26429
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26430
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26434
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26435
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26436
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26437
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26441
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26442
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26443
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26444
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26446
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26450
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26451
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26452
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26456
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26460
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26461
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26465
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26466
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26467
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26468
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26472
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26473
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26477
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26478
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26479
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26480
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26485
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26489
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26490
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26494
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268927943297 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26586
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26587
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26591
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26592
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26593
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26594
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26598
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26602
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26603
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26604
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26608
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26612
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26613
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26617
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26618
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26619
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26620
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26624
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26625
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26629
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26630
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26631
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26632
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26636
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26637
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26638
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26639
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26641
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26645
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26646
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26650
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268927943302 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26750
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26751
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26755
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26756
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26757
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26758
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26762
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26763
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26764
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26765
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26767
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26771
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26772
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26773
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26777
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26782
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26783
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26787
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26788
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26789
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26790
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26795
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26796
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26800
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26801
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26802
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26803
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26807
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26808
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26809
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26810
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26812
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26816
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26817
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26821
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268927943314 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 26860
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 26862
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26863
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268927943319 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 26926
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 26927
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 26929
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 26930
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 26931
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 26932
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 26940
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26941
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26942
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26943
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26944
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26945
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26946
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26947
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 752 1268927943324 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 26986
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 26987
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 26990
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26991
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26992
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26993
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268927943329 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 27044
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27045
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27047
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 27053
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27054
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27055
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27056
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27057
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27058
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 476 1268927943334 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 27096
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 27098
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27099
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268927943339 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27143
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27145
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27148
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27149
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27150
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27151
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 774 1268927943344 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27192
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27193
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27196
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27197
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27198
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27199
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 779 1268927943349 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27238
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27239
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 27242
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27243
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27244
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27245
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268927943354 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27294
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27296
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27297
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27298
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27299
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27305
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27306
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27307
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27308
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27309
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27310
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268927943359 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27350
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27352
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27353
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268927943364 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27394
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27396
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27397
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268927943369 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27444
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27446
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27449
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27450
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27451
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27452
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268927943374 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27500
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27502
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27505
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27506
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27507
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27508
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268927943379 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27560
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27562
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27563
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27564
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27565
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27571
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27572
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27573
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27574
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27575
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27576
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268927943384 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27628
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27630
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27631
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27632
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27633
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27639
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27640
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27641
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27642
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27643
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27644
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268927943389 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 27682
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 27685
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27686
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943394 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 27734
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27736
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27737
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27738
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27739
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27741
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27742
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27743
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27744
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27745
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27746
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943399 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 27797
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27799
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27800
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27801
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27802
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27804
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27805
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27806
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27807
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27808
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27809
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943404 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 27860
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27862
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27863
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27864
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27865
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27867
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27868
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27869
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27870
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27871
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27872
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943409 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 27922
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27924
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27925
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27926
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27927
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27929
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27930
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27931
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27932
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27933
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27934
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943414 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 27985
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27987
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27988
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27989
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27990
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27992
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27993
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27994
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27995
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27996
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27997
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943419 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28048
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28050
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28051
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28052
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28053
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28055
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28056
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28057
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28058
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28059
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28060
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943424 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28110
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28112
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28113
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28114
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28115
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28117
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28118
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28119
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28120
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28121
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28122
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943429 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28173
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28175
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28176
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28177
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28178
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28180
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28181
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28182
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28183
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28184
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28185
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943434 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28236
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28238
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28239
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28240
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28241
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28243
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28244
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28245
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28246
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28247
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28248
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943439 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28298
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28300
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28301
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28302
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28303
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28305
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28306
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28307
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28308
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28309
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28310
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943444 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28361
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28363
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28364
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28365
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28366
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28368
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28369
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28370
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28371
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28372
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28373
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943449 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28424
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28426
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28427
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28428
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28429
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28431
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28432
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28433
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28434
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28435
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28436
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943454 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28486
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28488
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28489
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28490
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28491
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28493
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28494
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28495
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28496
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28497
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28498
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943459 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28549
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28551
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28552
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28553
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28554
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28556
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28557
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28558
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28559
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28560
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28561
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943464 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28612
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28614
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28615
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28616
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28617
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28619
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28620
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28621
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28622
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28623
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28624
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268927943469 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28674
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28676
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28677
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28678
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28679
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28681
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28682
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28683
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28684
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28685
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28686
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943474 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28737
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28739
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28740
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28741
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28742
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28744
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28745
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28746
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28747
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28748
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28749
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268927943479 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28800
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28802
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28803
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28804
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28805
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28807
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28808
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28809
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28810
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28811
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28812
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943484 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28851
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28853
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28854
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943489 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28893
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28895
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28896
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943494 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28935
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28937
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28938
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943499 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28977
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28979
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28980
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943504 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29019
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29021
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29022
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268927943509 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29061
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29063
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29064
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943514 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29110
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29112
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29114
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29115
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29116
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29117
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943519 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29164
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29166
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29168
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29169
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29170
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29171
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943524 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29217
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29219
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29221
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29222
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29223
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29224
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943529 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29270
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29272
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29274
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29275
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29276
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29277
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943534 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29324
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29326
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29328
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29329
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29330
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29331
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943539 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29378
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29380
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29382
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29383
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29384
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29385
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943544 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29431
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29433
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29435
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29436
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29437
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29438
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943549 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29485
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29487
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29489
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29490
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29491
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29492
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943554 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29539
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29541
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29543
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29544
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29545
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29546
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943559 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29592
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29594
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29596
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29597
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29598
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29599
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943564 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29646
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29648
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29650
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29651
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29652
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29653
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943569 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29700
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29702
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29704
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29705
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29706
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29707
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943574 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29753
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29755
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29757
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29758
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29759
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29760
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943579 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29807
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29809
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29811
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29812
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29813
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29814
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943584 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29861
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29863
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29865
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29866
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29867
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29868
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268927943589 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29914
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29916
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29918
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29919
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29920
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29921
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943594 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29968
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29970
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29972
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29973
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29974
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29975
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268927943599 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30022
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30024
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30026
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30027
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30028
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30029
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268927943604 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30067
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268927943609 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30104
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268927943614 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 30152
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 30156
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30157
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30158
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30159
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30166
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30167
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268927943619 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 30222
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 30226
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30227
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30228
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30229
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30233
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30234
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30235
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30236
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30240
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30241
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268927943624 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30299
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 30303
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30307
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30308
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30309
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30310
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30317
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30318
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268927943629 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30379
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 30383
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30387
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30388
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30389
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30390
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30394
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30395
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30396
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30397
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30401
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30402
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268927943634 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30460
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 30464
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 30468
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30469
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30470
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30471
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30478
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30479
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268927943639 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30540
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 30544
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 30548
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30549
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30550
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30551
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30555
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30556
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30557
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30558
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30562
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30563
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268927943644 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 30638
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30642
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30643
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30644
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30645
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30649
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30650
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30651
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30652
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30656
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30657
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 30661
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 30665
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30666
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30667
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30668
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268927943649 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 30729
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30733
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30734
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30735
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30736
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30740
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30741
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 30746
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 30750
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30751
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30752
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30753
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268927943654 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 30815
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 30820
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 30827
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30831
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30832
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30833
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30834
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30841
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30842
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268927943659 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 30914
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 30919
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 30926
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30930
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30931
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30932
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30933
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30937
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30938
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30939
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30940
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30944
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30945
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268927943664 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31005
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31007
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31011
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31015
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31016
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31017
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31018
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31025
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31026
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268927943669 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31100
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31105
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31112
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31116
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31117
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31118
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31119
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31123
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31124
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31125
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31126
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31130
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31131
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268927943674 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31196
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31203
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31207
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31208
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31209
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31210
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31217
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31218
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31223
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31227
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31228
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31229
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31230
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268927943679 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31303
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31308
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31312
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31313
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31314
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31315
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31319
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31320
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31321
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31322
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31326
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31327
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31332
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31336
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31337
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31338
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31339
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268927943684 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31399
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31404
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31409
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31413
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31414
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31415
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31416
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31423
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31424
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268927943689 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31493
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31497
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31501
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31505
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31506
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31507
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31508
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31512
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31513
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31514
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31515
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31519
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31520
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268927943694 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31587
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31591
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31595
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31596
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31597
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31598
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31605
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31606
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31611
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31615
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31616
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31617
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31618
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31625
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31626
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268927943699 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31701
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31706
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31710
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31711
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31712
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31713
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31720
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31721
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31726
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31730
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31731
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31732
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31733
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31737
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31738
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31739
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31740
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31744
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31745
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268927943704 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31817
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31824
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31828
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31829
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31830
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31831
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31835
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31836
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31837
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31838
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31842
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31843
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31848
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31852
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31853
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31854
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31855
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31862
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31863
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268927943709 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31943
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31947
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31951
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31952
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31953
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31954
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31958
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31959
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31960
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31961
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31965
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31966
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31970
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31974
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31975
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31976
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31977
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31981
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31982
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31983
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31984
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31988
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31989
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268927943714 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32054
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32058
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32062
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32063
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32064
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32065
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32072
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32073
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32077
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32081
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32082
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32083
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32084
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32091
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32092
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268927943719 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32161
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32166
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32170
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32171
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32172
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32173
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32180
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32181
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32185
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32189
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32190
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32191
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32192
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32196
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32197
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32198
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32199
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32203
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32204
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268927943724 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32273
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32277
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32281
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32282
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32283
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32284
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32288
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32289
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32290
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32291
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32295
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32296
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32300
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32304
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32305
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32306
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32307
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32314
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32315
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268927943729 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32389
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32394
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32398
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32399
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32400
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32401
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32405
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32406
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32407
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32408
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32412
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32413
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32418
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32422
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32423
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32424
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32425
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32429
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32430
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32431
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32432
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32436
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32437
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268927943734 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 32505
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32509
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32510
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32511
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32512
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32514
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32518
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32519
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32520
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32521
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32527
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32528
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32532
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32536
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32537
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32538
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32539
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32544
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32545
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268927943739 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 32629
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32633
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32634
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32635
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32636
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32640
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32641
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32642
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32643
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32647
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32648
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32652
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32656
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32657
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32658
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32659
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32665
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32669
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32670
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32671
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32672
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32679
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32680
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268927943744 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 32754
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32758
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32759
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32760
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32761
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32768
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32769
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32773
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32777
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32778
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32779
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32780
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32785
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32789
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32790
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32791
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32792
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32796
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32797
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32798
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32799
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32803
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32804
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268927943749 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 32884
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32888
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32889
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32890
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32891
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32895
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32896
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32897
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32898
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32902
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32903
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32907
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32911
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32912
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32913
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32914
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32917
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32921
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32922
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32923
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32924
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32928
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32929
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32930
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32931
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32935
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32936
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 238 1268927944001 CLKIO
(_unit CLKIO
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32975
			(_port A in )
			(_port Y out )
		)
	)
)
V 000040 56 1419 1268927944017 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33021
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33023
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33024
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33025
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33026
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 33028
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33029
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33030
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33031
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33032
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33033
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1757 1268927944063 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 33085
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 33086
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 33090
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33091
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33092
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33093
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33095
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33096
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33097
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33098
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33103
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33107
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33108
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33109
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33113
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2006 1268927944126 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 33164
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 33165
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 33166
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 33167
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 33171
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33172
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33173
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33174
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33176
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33177
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33178
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33179
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33185
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33189
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33190
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33191
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33195
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268927944131 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 33237
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33238
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33240
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 33241
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 33243
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33244
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33248
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33249
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33250
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33251
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33253
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33254
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33255
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33256
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33258
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33259
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33263
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33264
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33265
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268927944158 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 33313
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 33314
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 33315
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 33316
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33317
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 33318
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 33322
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33323
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33324
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33325
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33327
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33328
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33329
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33330
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33336
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33340
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33341
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33342
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33346
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 33350
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 33354
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33355
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33356
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33357
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33359
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33360
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33361
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33362
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33367
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33371
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33372
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33373
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33377
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268927944173 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 33428
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 33429
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 33430
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 33431
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33432
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 33433
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33434
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 33435
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 33439
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33440
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33441
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33442
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33444
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33445
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33446
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33447
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33453
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33457
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33458
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33459
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33463
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33467
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33468
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33469
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33470
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33472
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33473
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33474
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33475
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33479
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33483
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33484
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33488
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33490
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33491
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33492
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33493
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1900 1268927944178 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 33548
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33549
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 33550
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 33554
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33555
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33556
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33557
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33559
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33560
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33561
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33562
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33568
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33572
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33573
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33574
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33578
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2038 1268927944183 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 33629
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 33630
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 33631
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33632
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 33636
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33637
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33638
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33639
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33641
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33642
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33643
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33644
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33650
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33654
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33655
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33656
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33660
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2414 1268927944188 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \proasic3\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 33717
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33718
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33719
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 33720
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 33724
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33725
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33726
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33727
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33729
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33730
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33731
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33732
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33736
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33740
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33741
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33742
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33746
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33748
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33749
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33750
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33751
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 28749 1268927944193 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel positive 0 35120
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 35121
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 35122
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 35123
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 35124
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 35125
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 35126
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 35127
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 35128
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 35130
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 35131
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 35132
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 35133
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 35134
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 35135
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 35136
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 35137
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 35138
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 35141
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 35142
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 35143
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 35144
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 35145
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 35146
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 35147
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 35148
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 35149
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 35151
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 35152
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 35153
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 35154
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 35155
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 35156
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 35157
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 35158
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 35159
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 35162
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35163
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35164
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35165
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35168
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35169
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35170
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35171
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35172
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35173
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35174
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35175
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35176
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35177
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35178
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35179
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35180
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35181
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35182
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35183
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35184
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35185
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35186
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35187
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35188
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35189
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35190
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35191
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35192
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35193
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35194
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35195
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35196
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35197
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35198
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35199
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35200
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35201
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35202
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35203
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35204
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35205
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  53 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35206
			(_port CLKA (posedge) (_code  54 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35207
			(_port CLKA (posedge) (_code  55 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35208
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  56 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35209
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  57 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35210
			(_port CLKA (posedge) (_code  58 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35211
			(_port CLKA (posedge) (_code  59 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35212
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  60 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35213
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  61 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35214
			(_port CLKA (posedge) (_code  62 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35215
			(_port CLKA (posedge) (_code  63 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35217
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35218
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35219
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35220
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35221
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35222
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35223
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35224
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35225
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35226
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35227
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35228
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35229
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35230
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35231
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35232
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35233
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35234
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35235
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35236
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35237
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35238
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35239
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35240
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35241
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35242
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  89 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35243
			(_port CLKA (posedge) (_code  90 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35244
			(_port CLKA (posedge) (_code  91 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35245
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  92 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35246
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  93 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35247
			(_port CLKA (posedge) (_code  94 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35248
			(_port CLKA (posedge) (_code  95 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35249
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  96 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35250
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  97 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35251
			(_port CLKA (posedge) (_code  98 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35252
			(_port CLKA (posedge) (_code  99 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35255
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35256
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  101 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35257
			(_port CLKA (posedge) (_code  102 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35258
			(_port CLKA (posedge) (_code  103 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35260
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35261
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  105 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35262
			(_port CLKA (posedge) (_code  106 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35263
			(_port CLKA (posedge) (_code  107 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35265
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35266
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35268
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35269
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35271
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35274
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35275
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35276
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35277
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35278
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35279
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35280
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35281
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35282
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35283
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35284
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35285
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35286
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35287
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35288
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35289
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35290
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35291
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35292
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35293
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35294
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35295
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35296
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35297
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35298
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35299
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35300
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35301
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35302
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35303
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35304
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35305
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35306
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35307
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35308
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35309
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35310
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35311
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  145 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35312
			(_port CLKB (posedge) (_code  146 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35313
			(_port CLKB (posedge) (_code  147 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35314
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  148 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35315
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  149 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35316
			(_port CLKB (posedge) (_code  150 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35317
			(_port CLKB (posedge) (_code  151 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35318
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  152 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35319
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  153 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35320
			(_port CLKB (posedge) (_code  154 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35321
			(_port CLKB (posedge) (_code  155 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35323
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35324
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35325
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35326
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35327
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35328
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35329
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35330
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35331
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35332
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35333
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35334
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35335
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35336
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35337
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35338
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35339
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35340
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35341
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35342
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35343
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35344
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35345
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35346
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35347
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35348
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  181 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35349
			(_port CLKB (posedge) (_code  182 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35350
			(_port CLKB (posedge) (_code  183 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35351
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  184 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35352
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  185 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35353
			(_port CLKB (posedge) (_code  186 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35354
			(_port CLKB (posedge) (_code  187 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35355
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  188 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35356
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  189 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35357
			(_port CLKB (posedge) (_code  190 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35358
			(_port CLKB (posedge) (_code  191 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35361
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  192 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35362
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  193 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35363
			(_port CLKB (posedge) (_code  194 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35364
			(_port CLKB (posedge) (_code  195 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35366
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  196 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35367
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  197 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35368
			(_port CLKB (posedge) (_code  198 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35369
			(_port CLKB (posedge) (_code  199 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24138 1268927944204 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel positive 0 35936
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 35937
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 35938
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 35939
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 35940
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 35941
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 35942
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 35943
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 35944
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 35945
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 35946
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 35947
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 35948
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 35949
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 35950
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 35951
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 35952
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 35953
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 35955
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 35956
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 35957
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 35958
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 35959
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 35960
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 35961
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 35962
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 35963
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 35964
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 35965
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 35966
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 35967
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 35968
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 35969
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 35970
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 35971
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 35972
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 35975
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35976
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35977
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35978
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35979
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35980
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35981
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35982
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35983
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35984
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35985
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35986
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35987
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35988
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35989
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35990
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35991
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35992
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35993
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35994
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35995
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35996
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35997
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35998
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35999
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36000
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36001
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36002
			(_port RCLK (posedge) (_code  39 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36003
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  40 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36004
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  41 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36005
			(_port RCLK (posedge) (_code  42 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36006
			(_port RCLK (posedge) (_code  43 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36007
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  44 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36008
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  45 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36009
			(_port RCLK (posedge) (_code  46 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36010
			(_port RCLK (posedge) (_code  47 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36012
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36013
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36014
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36015
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36018
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36019
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36020
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36021
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36022
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36023
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36024
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36025
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36026
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36027
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36028
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36029
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36030
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36031
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36032
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36033
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36034
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36035
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36036
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36037
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36038
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36039
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36040
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36041
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36042
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36043
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36044
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36045
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36046
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36047
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36048
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36049
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36050
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36051
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36052
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36053
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36055
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36056
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36057
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36058
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36059
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36060
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36061
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36062
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36063
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36064
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36065
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36066
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36067
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36068
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36069
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36070
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36071
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36072
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36073
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36074
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36075
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36076
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36077
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36078
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36079
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36080
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36081
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36082
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36083
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36084
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36085
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36086
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36087
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36088
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36089
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36090
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36092
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36093
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36094
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36095
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36096
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36097
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36098
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36099
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36100
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36101
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36102
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36103
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36104
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36105
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36106
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36107
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36108
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36109
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36110
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36111
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36112
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36113
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36114
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36115
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36116
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36117
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36118
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36119
			(_port WCLK (posedge) (_code  147 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36120
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  148 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36121
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  149 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36122
			(_port WCLK (posedge) (_code  150 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36123
			(_port WCLK (posedge) (_code  151 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36124
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  152 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36125
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  153 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36126
			(_port WCLK (posedge) (_code  154 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36127
			(_port WCLK (posedge) (_code  155 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36129
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36130
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36131
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36132
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36134
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36135
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36137
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36138
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36140
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36141
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36142
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36143
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36144
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20965 1268927944220 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel positive 0 37033
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 37034
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 37035
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 37036
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 37037
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 37038
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 37039
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 37040
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 37041
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 37042
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 37043
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 37044
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 37045
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 37046
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 37047
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 37048
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 37049
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 37050
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 37052
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 37054
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37056
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37059
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37061
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37062
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 37064
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 37065
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 37066
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 37067
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 37068
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 37069
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 37070
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 37071
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 37072
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 37073
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 37074
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 37075
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 37076
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 37077
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 37078
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 37079
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 37080
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 37081
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 37083
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 37084
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 37085
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 37086
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 37088
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37089
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37090
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37091
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37092
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37093
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37094
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37095
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37096
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37097
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37098
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37099
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37100
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37101
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37102
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37103
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37104
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37105
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37106
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37107
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37108
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37109
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37110
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37111
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37112
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37113
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37114
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37115
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37116
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37117
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37118
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37119
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37120
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37121
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37122
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37123
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37125
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37126
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37127
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37128
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37129
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37130
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37131
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37132
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37133
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37134
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37135
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37136
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37137
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37138
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37139
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37140
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37141
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37142
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37143
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37144
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37145
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37146
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37147
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37148
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37149
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37150
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37151
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37152
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37153
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37154
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37155
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37156
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37157
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37158
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37159
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37160
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37162
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37163
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37164
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37165
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37166
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37167
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37168
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37169
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37171
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37172
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37173
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37174
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37176
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37177
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37178
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37179
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37180
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37181
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37182
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37183
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37184
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37185
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37186
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37187
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37189
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37190
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37191
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37192
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37193
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37194
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37195
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37196
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37198
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37199
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37200
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37201
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37203
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37204
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37205
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37206
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37207
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37208
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37209
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37210
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37211
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37212
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37213
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37214
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37216
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37217
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37218
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37219
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37221
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37222
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37223
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37224
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37226
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4147 1268927944225 UFROM
(_unit UFROM
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 37371
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37372
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37373
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37374
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37376
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37377
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37378
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37379
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37381
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37382
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37383
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37384
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37386
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37387
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37388
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37389
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37391
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37392
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37393
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37394
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37396
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37397
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37398
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37399
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37401
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37402
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37403
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37404
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37408
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37409
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37413
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37414
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37415
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37416
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37417
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37418
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37419
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37420
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000038 56 4148 1268927944252 UFROMH
(_unit UFROMH
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 37574
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37575
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37576
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37577
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37579
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37580
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37581
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37582
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37584
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37585
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37586
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37587
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37589
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37590
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37591
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37592
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37594
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37595
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37596
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37597
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37599
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37600
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37601
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37602
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37604
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37605
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37606
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37607
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37611
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37612
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37616
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37617
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37618
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37619
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37620
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37621
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37622
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37623
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000039 56 217 1268927944261 CLKDLYIO
(_unit CLKDLYIO
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 38076
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000040 56 218 1268927944282 CLKDLYINT
(_unit CLKDLYINT
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 38148
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000035 56 1348 1268927944299 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 40019
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40020
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40021
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40023
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40024
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40025
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40027
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40028
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40029
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40031
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40032
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40033
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40035
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40036
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40037
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40039
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 2782 1268927944330 DYNCCC
(_unit DYNCCC
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel unknown 0 40566
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40567
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40568
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40570
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40571
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40572
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40574
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40575
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40576
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40578
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40579
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40580
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40582
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40583
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40584
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40586
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 40592
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 40596
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40597
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40598
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40599
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40603
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40604
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40605
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40606
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40610
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40611
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40612
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40613
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 5348 1268927944335 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel positive 0 40783
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 40784
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 40785
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 40786
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 40787
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 40788
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 40789
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 40790
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 40792
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 40793
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 40795
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 40796
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 40798
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 40799
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 40800
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 40801
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 40803
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 40805
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 40806
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 40807
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 40808
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 40809
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 40810
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 40811
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 40812
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 40814
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 40815
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 40816
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 40817
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 40819
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 40821
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40822
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40823
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40824
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40826
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40827
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40828
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40829
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40831
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40832
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40833
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40834
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 40836
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40837
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40839
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40840
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40841
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1059 1268927944349 PLL_DLY_SDF
(_unit PLL_DLY_SDF
	(_specify
		(_specparam PATHPULSE$GLAIN$GLA real 0.0)
		(_specparam PATHPULSE$GLBIN$GLB real 0.0)
		(_specparam PATHPULSE$GLCIN$GLC real 0.0)
		(_specparam PATHPULSE$YBIN$YB real 0.0)
		(_specparam PATHPULSE$YCIN$YC real 0.0)
		(_specparam PATHPULSE$LOCKIN$LOCK real 0.0)
		(_specparam PATHPULSE$VCOIN$PLLOUT real 0.0)
		(_specparam PATHPULSE$EXTFBIN$EXTFBOUT real 0.0)
		(_modpath parallel unknown 0 41959
			(_port GLAIN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41962
			(_port GLBIN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41965
			(_port GLCIN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41968
			(_port YBIN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41971
			(_port YCIN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41974
			(_port LOCKIN in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 41977
			(_port VCOIN in )
			(_port PLLOUT out )
		)
		(_modpath parallel unknown 0 41980
			(_port EXTFBIN in )
			(_port EXTFBOUT out )
		)
	)
)
