PPA Report for debounced_reset_detector.v (Module: debounced_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 53
IO Count: 6
Cell Count: 87

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 701.75 MHz
Reg-to-Reg Critical Path Delay: 1.255 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
