

================================================================
== Vitis HLS Report for 'DoCompute'
================================================================
* Date:           Thu May 29 09:36:24 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps" [../top.cpp:96]   --->   Operation 75 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r" [../top.cpp:96]   --->   Operation 76 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %numReps_read" [../top.cpp:96]   --->   Operation 77 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %numReps_read" [../top.cpp:96]   --->   Operation 78 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i32 %numReps_read" [../top.cpp:96]   --->   Operation 79 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i32 %numReps_read" [../top.cpp:96]   --->   Operation 80 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%numReps_c160 = alloca i64 1" [../top.cpp:96]   --->   Operation 81 'alloca' 'numReps_c160' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%numReps_c159 = alloca i64 1" [../top.cpp:96]   --->   Operation 82 'alloca' 'numReps_c159' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%numReps_c158 = alloca i64 1" [../top.cpp:96]   --->   Operation 83 'alloca' 'numReps_c158' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%numReps_c157 = alloca i64 1" [../top.cpp:96]   --->   Operation 84 'alloca' 'numReps_c157' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%numReps_c156 = alloca i64 1" [../top.cpp:96]   --->   Operation 85 'alloca' 'numReps_c156' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%numReps_c155 = alloca i64 1" [../top.cpp:96]   --->   Operation 86 'alloca' 'numReps_c155' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%numReps_c154 = alloca i64 1" [../top.cpp:96]   --->   Operation 87 'alloca' 'numReps_c154' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%numReps_c153 = alloca i64 1" [../top.cpp:96]   --->   Operation 88 'alloca' 'numReps_c153' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%numReps_c152 = alloca i64 1" [../top.cpp:96]   --->   Operation 89 'alloca' 'numReps_c152' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%numReps_c151 = alloca i64 1" [../top.cpp:96]   --->   Operation 90 'alloca' 'numReps_c151' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%numReps_c150 = alloca i64 1" [../top.cpp:96]   --->   Operation 91 'alloca' 'numReps_c150' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%numReps_c149 = alloca i64 1" [../top.cpp:96]   --->   Operation 92 'alloca' 'numReps_c149' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%numReps_c148 = alloca i64 1" [../top.cpp:96]   --->   Operation 93 'alloca' 'numReps_c148' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%numReps_c147 = alloca i64 1" [../top.cpp:96]   --->   Operation 94 'alloca' 'numReps_c147' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%numReps_c146 = alloca i64 1" [../top.cpp:96]   --->   Operation 95 'alloca' 'numReps_c146' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%numReps_c145 = alloca i64 1" [../top.cpp:96]   --->   Operation 96 'alloca' 'numReps_c145' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%numReps_c144 = alloca i64 1" [../top.cpp:96]   --->   Operation 97 'alloca' 'numReps_c144' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%numReps_c143 = alloca i64 1" [../top.cpp:96]   --->   Operation 98 'alloca' 'numReps_c143' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%numReps_c142 = alloca i64 1" [../top.cpp:96]   --->   Operation 99 'alloca' 'numReps_c142' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%numReps_c141 = alloca i64 1" [../top.cpp:96]   --->   Operation 100 'alloca' 'numReps_c141' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%numReps_c140 = alloca i64 1" [../top.cpp:96]   --->   Operation 101 'alloca' 'numReps_c140' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%numReps_c = alloca i64 1" [../top.cpp:96]   --->   Operation 102 'alloca' 'numReps_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%out_c = alloca i64 1" [../top.cpp:96]   --->   Operation 103 'alloca' 'out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 38> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%totalIters_16_loc_c138 = alloca i64 1" [../top.cpp:96]   --->   Operation 104 'alloca' 'totalIters_16_loc_c138' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%totalIters_16_loc_c = alloca i64 1" [../top.cpp:96]   --->   Operation 105 'alloca' 'totalIters_16_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%totalIters_10_loc_c136 = alloca i64 1" [../top.cpp:96]   --->   Operation 106 'alloca' 'totalIters_10_loc_c136' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%totalIters_10_loc_c = alloca i64 1" [../top.cpp:96]   --->   Operation 107 'alloca' 'totalIters_10_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%totalIters_11_loc_c = alloca i64 1" [../top.cpp:96]   --->   Operation 108 'alloca' 'totalIters_11_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%wa_in = alloca i64 1" [../fclayer.h:104->../top.cpp:146]   --->   Operation 109 'alloca' 'wa_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%wa_in_1 = alloca i64 1" [../fclayer.h:104->../top.cpp:144]   --->   Operation 110 'alloca' 'wa_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%wa_out_m_buffer = alloca i64 1" [../fclayer.h:105->../top.cpp:144]   --->   Operation 111 'alloca' 'wa_out_m_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%wa_in_2 = alloca i64 1" [../fclayer.h:104->../top.cpp:142]   --->   Operation 112 'alloca' 'wa_in_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%wa_out_m_buffer_1 = alloca i64 1" [../fclayer.h:105->../top.cpp:142]   --->   Operation 113 'alloca' 'wa_out_m_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%wa_in_3 = alloca i64 1" [../convlayer.h:113->../top.cpp:139]   --->   Operation 114 'alloca' 'wa_in_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mvOut_m_buffer = alloca i64 1" [../convlayer.h:114->../top.cpp:139]   --->   Operation 115 'alloca' 'mvOut_m_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%convInp = alloca i64 1" [../convlayer.h:115->../top.cpp:139]   --->   Operation 116 'alloca' 'convInp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%wa_in_4 = alloca i64 1" [../convlayer.h:113->../top.cpp:138]   --->   Operation 117 'alloca' 'wa_in_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_1 = alloca i64 1" [../convlayer.h:114->../top.cpp:138]   --->   Operation 118 'alloca' 'mvOut_m_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%convInp_1 = alloca i64 1" [../convlayer.h:115->../top.cpp:138]   --->   Operation 119 'alloca' 'convInp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%wa_in_5 = alloca i64 1" [../convlayer.h:113->../top.cpp:134]   --->   Operation 120 'alloca' 'wa_in_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_2 = alloca i64 1" [../convlayer.h:114->../top.cpp:134]   --->   Operation 121 'alloca' 'mvOut_m_buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%convInp_2 = alloca i64 1" [../convlayer.h:115->../top.cpp:134]   --->   Operation 122 'alloca' 'convInp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%wa_in_6 = alloca i64 1" [../convlayer.h:113->../top.cpp:133]   --->   Operation 123 'alloca' 'wa_in_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_3 = alloca i64 1" [../convlayer.h:114->../top.cpp:133]   --->   Operation 124 'alloca' 'mvOut_m_buffer_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%convInp_3 = alloca i64 1" [../convlayer.h:115->../top.cpp:133]   --->   Operation 125 'alloca' 'convInp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%wa_in_7 = alloca i64 1" [../convlayer.h:113->../top.cpp:130]   --->   Operation 126 'alloca' 'wa_in_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_4 = alloca i64 1" [../convlayer.h:114->../top.cpp:130]   --->   Operation 127 'alloca' 'mvOut_m_buffer_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%convInp_4 = alloca i64 1" [../convlayer.h:115->../top.cpp:130]   --->   Operation 128 'alloca' 'convInp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_5 = alloca i64 1" [../convlayer.h:114->../top.cpp:129]   --->   Operation 129 'alloca' 'mvOut_m_buffer_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%convInp_5 = alloca i64 1" [../convlayer.h:115->../top.cpp:129]   --->   Operation 130 'alloca' 'convInp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%inter0 = alloca i64 1" [../top.cpp:97]   --->   Operation 131 'alloca' 'inter0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%inter0_1 = alloca i64 1" [../top.cpp:98]   --->   Operation 132 'alloca' 'inter0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%inter0_2 = alloca i64 1" [../top.cpp:99]   --->   Operation 133 'alloca' 'inter0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%inter1 = alloca i64 1" [../top.cpp:101]   --->   Operation 134 'alloca' 'inter1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%inter2 = alloca i64 1" [../top.cpp:103]   --->   Operation 135 'alloca' 'inter2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%inter3 = alloca i64 1" [../top.cpp:104]   --->   Operation 136 'alloca' 'inter3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%inter4 = alloca i64 1" [../top.cpp:106]   --->   Operation 137 'alloca' 'inter4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%inter5 = alloca i64 1" [../top.cpp:108]   --->   Operation 138 'alloca' 'inter5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%inter6 = alloca i64 1" [../top.cpp:109]   --->   Operation 139 'alloca' 'inter6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 81> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%inter7 = alloca i64 1" [../top.cpp:111]   --->   Operation 140 'alloca' 'inter7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%inter8 = alloca i64 1" [../top.cpp:113]   --->   Operation 141 'alloca' 'inter8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%inter9 = alloca i64 1" [../top.cpp:115]   --->   Operation 142 'alloca' 'inter9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%inter10 = alloca i64 1" [../top.cpp:117]   --->   Operation 143 'alloca' 'inter10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%memOutStrm = alloca i64 1" [../top.cpp:119]   --->   Operation 144 'alloca' 'memOutStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 145 [2/2] (3.63ns)   --->   "%call_ln125 = call void @Mem2Stream_Batch<64u, 3072u>, i64 %hostmem, i64 %in_read, i64 %inter0, i32 %numReps_read, i32 %numReps_c160" [../top.cpp:125]   --->   Operation 145 'call' 'call_ln125' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 146 [2/2] (3.63ns)   --->   "%tmp = call i60 @DoCompute_Block_entry5993_proc, i30 %trunc_ln96_3" [../top.cpp:96]   --->   Operation 146 'call' 'tmp' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 147 [2/2] (6.91ns)   --->   "%call_ret3 = call i59 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream, i32 %numReps_read" [../top.cpp:96]   --->   Operation 147 'call' 'call_ret3' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln125 = call void @Mem2Stream_Batch<64u, 3072u>, i64 %hostmem, i64 %in_read, i64 %inter0, i32 %numReps_read, i32 %numReps_c160" [../top.cpp:125]   --->   Operation 148 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 149 [1/2] (6.91ns)   --->   "%tmp = call i60 @DoCompute_Block_entry5993_proc, i30 %trunc_ln96_3" [../top.cpp:96]   --->   Operation 149 'call' 'tmp' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i60 %tmp" [../top.cpp:96]   --->   Operation 150 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%mul_ln121_cast_loc_channel = extractvalue i60 %tmp" [../top.cpp:96]   --->   Operation 151 'extractvalue' 'mul_ln121_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 152 [1/2] (6.91ns)   --->   "%call_ret3 = call i59 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream, i32 %numReps_read" [../top.cpp:96]   --->   Operation 152 'call' 'call_ret3' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%totalIters_13_loc_channel = extractvalue i59 %call_ret3" [../top.cpp:96]   --->   Operation 153 'extractvalue' 'totalIters_13_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%totalIters_13_cast_loc_channel = extractvalue i59 %call_ret3" [../top.cpp:96]   --->   Operation 154 'extractvalue' 'totalIters_13_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln126 = call void @StreamingDataWidthConverter_Batch<64u, 192u, 384u>, i64 %inter0, i192 %inter0_1, i32 %numReps_c160, i32 %numReps_c159" [../top.cpp:126]   --->   Operation 155 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 156 [2/2] (3.63ns)   --->   "%mul_ln121_1_cast_loc_channel = call i30 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI, i30 %p_loc_channel" [../top.cpp:96]   --->   Operation 156 'call' 'mul_ln121_1_cast_loc_channel' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln126 = call void @StreamingDataWidthConverter_Batch<64u, 192u, 384u>, i64 %inter0, i192 %inter0_1, i32 %numReps_c160, i32 %numReps_c159" [../top.cpp:126]   --->   Operation 157 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 158 [1/2] (6.91ns)   --->   "%mul_ln121_1_cast_loc_channel = call i30 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI, i30 %p_loc_channel" [../top.cpp:96]   --->   Operation 158 'call' 'mul_ln121_1_cast_loc_channel' <Predicate = true> <Delay = 6.91> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln127 = call void @StreamingDataWidthConverter_Batch<192u, 24u, 128u>, i192 %inter0_1, i24 %inter0_2, i32 %numReps_c159, i32 %numReps_c158" [../top.cpp:127]   --->   Operation 159 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln127 = call void @StreamingDataWidthConverter_Batch<192u, 24u, 128u>, i192 %inter0_1, i24 %inter0_2, i32 %numReps_c159, i32 %numReps_c158" [../top.cpp:127]   --->   Operation 160 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>, i24 %inter0_2, i24 %convInp_5, i32 %numReps_c158, i32 %numReps_c157" [../convlayer.h:116->../top.cpp:129]   --->   Operation 161 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>, i24 %inter0_2, i24 %convInp_5, i32 %numReps_c158, i32 %numReps_c157" [../convlayer.h:116->../top.cpp:129]   --->   Operation 162 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 163 [2/2] (6.18ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.4, i24 %convInp_5, i16 %mvOut_m_buffer_5, i30 %mul_ln121_cast_loc_channel, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15" [../convlayer.h:118->../top.cpp:129]   --->   Operation 163 'call' 'call_ln118' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.4, i24 %convInp_5, i16 %mvOut_m_buffer_5, i30 %mul_ln121_cast_loc_channel, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15" [../convlayer.h:118->../top.cpp:129]   --->   Operation 164 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc26, i32 %numReps_c157, i16 %mvOut_m_buffer_5, i64 %inter1, i32 %numReps_c156" [../top.cpp:96]   --->   Operation 165 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc26, i32 %numReps_c157, i16 %mvOut_m_buffer_5, i64 %inter1, i32 %numReps_c156" [../top.cpp:96]   --->   Operation 166 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 167 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc27, i32 %numReps_c156, i32 %wa_in_7, i64 %inter1, i32 %numReps_c155" [../top.cpp:96]   --->   Operation 167 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc27, i32 %numReps_c156, i32 %wa_in_7, i64 %inter1, i32 %numReps_c155" [../top.cpp:96]   --->   Operation 168 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>, i32 %wa_in_7, i32 %convInp_4, i32 %numReps_c155, i32 %numReps_c154" [../convlayer.h:116->../top.cpp:130]   --->   Operation 169 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>, i32 %wa_in_7, i32 %convInp_4, i32 %numReps_c155, i32 %numReps_c154" [../convlayer.h:116->../top.cpp:130]   --->   Operation 170 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.18>
ST_17 : Operation 171 [2/2] (6.18ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch, i32 %convInp_4, i32 %mvOut_m_buffer_4, i30 %mul_ln121_1_cast_loc_channel, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31" [../convlayer.h:118->../top.cpp:130]   --->   Operation 171 'call' 'call_ln118' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 172 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch, i32 %convInp_4, i32 %mvOut_m_buffer_4, i30 %mul_ln121_1_cast_loc_channel, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31" [../convlayer.h:118->../top.cpp:130]   --->   Operation 172 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc228, i32 %numReps_c154, i32 %mvOut_m_buffer_4, i64 %inter2, i32 %numReps_c153" [../top.cpp:96]   --->   Operation 173 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc228, i32 %numReps_c154, i32 %mvOut_m_buffer_4, i64 %inter2, i32 %numReps_c153" [../top.cpp:96]   --->   Operation 174 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln131 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>, i64 %inter2, i64 %inter3, i32 %numReps_c153, i32 %numReps_c152" [../top.cpp:131]   --->   Operation 175 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln131 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>, i64 %inter2, i64 %inter3, i32 %numReps_c153, i32 %numReps_c152" [../top.cpp:131]   --->   Operation 176 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 177 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc329, i32 %numReps_c152, i32 %wa_in_6, i64 %inter3, i32 %numReps_c151" [../top.cpp:96]   --->   Operation 177 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc329, i32 %numReps_c152, i32 %wa_in_6, i64 %inter3, i32 %numReps_c151" [../top.cpp:96]   --->   Operation 178 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>, i32 %wa_in_6, i32 %convInp_3, i32 %numReps_c151, i32 %numReps_c150" [../convlayer.h:116->../top.cpp:133]   --->   Operation 179 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.06>
ST_26 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>, i32 %wa_in_6, i32 %convInp_3, i32 %numReps_c151, i32 %numReps_c150" [../convlayer.h:116->../top.cpp:133]   --->   Operation 180 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 181 [1/1] (6.06ns)   --->   "%tmp_2343 = call i60 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI, i25 %trunc_ln96_2" [../top.cpp:96]   --->   Operation 181 'call' 'tmp_2343' <Predicate = true> <Delay = 6.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln121_loc_channel = extractvalue i60 %tmp_2343" [../top.cpp:96]   --->   Operation 182 'extractvalue' 'shl_ln121_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%add_ln121_loc_channel = extractvalue i60 %tmp_2343" [../top.cpp:96]   --->   Operation 183 'extractvalue' 'add_ln121_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 6.18>
ST_27 : Operation 184 [2/2] (6.18ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.1, i32 %convInp_3, i16 %mvOut_m_buffer_3, i28 %add_ln121_loc_channel, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15" [../convlayer.h:118->../top.cpp:133]   --->   Operation 184 'call' 'call_ln118' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.1, i32 %convInp_3, i16 %mvOut_m_buffer_3, i28 %add_ln121_loc_channel, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15" [../convlayer.h:118->../top.cpp:133]   --->   Operation 185 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.18>
ST_29 : Operation 186 [2/2] (6.18ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc4, i32 %numReps_c150, i32 %shl_ln121_loc_channel, i16 %mvOut_m_buffer_3, i128 %inter4, i32 %numReps_c149" [../top.cpp:96]   --->   Operation 186 'call' 'call_ln96' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.18>
ST_30 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc4, i32 %numReps_c150, i32 %shl_ln121_loc_channel, i16 %mvOut_m_buffer_3, i128 %inter4, i32 %numReps_c149" [../top.cpp:96]   --->   Operation 187 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 188 [1/1] (6.18ns)   --->   "%tmp_2344 = call i96 @DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop, i26 %trunc_ln96_1" [../top.cpp:96]   --->   Operation 188 'call' 'tmp_2344' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%totalIters_11_loc_c135_channel = extractvalue i96 %tmp_2344" [../top.cpp:96]   --->   Operation 189 'extractvalue' 'totalIters_11_loc_c135_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%totalIters_10_loc_c137_channel = extractvalue i96 %tmp_2344" [../top.cpp:96]   --->   Operation 190 'extractvalue' 'totalIters_10_loc_c137_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%totalIters_16_loc_c139_channel = extractvalue i96 %tmp_2344" [../top.cpp:96]   --->   Operation 191 'extractvalue' 'totalIters_16_loc_c139_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 7.21>
ST_31 : Operation 192 [2/2] (7.21ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc6, i32 %totalIters_11_loc_c135_channel, i32 %wa_in_5, i128 %inter4, i32 %totalIters_11_loc_c" [../top.cpp:96]   --->   Operation 192 'call' 'call_ln96' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc6, i32 %totalIters_11_loc_c135_channel, i32 %wa_in_5, i128 %inter4, i32 %totalIters_11_loc_c" [../top.cpp:96]   --->   Operation 193 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>, i32 %wa_in_5, i32 %convInp_2, i32 %numReps_c149, i32 %numReps_c148" [../convlayer.h:116->../top.cpp:134]   --->   Operation 194 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>, i32 %wa_in_5, i32 %convInp_2, i32 %numReps_c149, i32 %numReps_c148" [../convlayer.h:116->../top.cpp:134]   --->   Operation 195 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.18>
ST_35 : Operation 196 [2/2] (6.18ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.8, i32 %convInp_2, i16 %mvOut_m_buffer_2, i27 %totalIters_13_cast_loc_channel, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15" [../convlayer.h:118->../top.cpp:134]   --->   Operation 196 'call' 'call_ln118' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.8, i32 %convInp_2, i16 %mvOut_m_buffer_2, i27 %totalIters_13_cast_loc_channel, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15" [../convlayer.h:118->../top.cpp:134]   --->   Operation 197 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc830, i32 %numReps_c148, i16 %mvOut_m_buffer_2, i128 %inter5, i32 %numReps_c147" [../top.cpp:96]   --->   Operation 198 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc830, i32 %numReps_c148, i16 %mvOut_m_buffer_2, i128 %inter5, i32 %numReps_c147" [../top.cpp:96]   --->   Operation 199 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 200 [2/2] (0.00ns)   --->   "%call_ln136 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>, i128 %inter5, i128 %inter6, i32 %numReps_c147, i32 %numReps_c146" [../top.cpp:136]   --->   Operation 200 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln136 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>, i128 %inter5, i128 %inter6, i32 %numReps_c147, i32 %numReps_c146" [../top.cpp:136]   --->   Operation 201 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.77>
ST_41 : Operation 202 [2/2] (7.77ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc9, i32 %totalIters_13_loc_channel, i32 %wa_in_4, i128 %inter6" [../top.cpp:96]   --->   Operation 202 'call' 'call_ln96' <Predicate = true> <Delay = 7.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc9, i32 %totalIters_13_loc_channel, i32 %wa_in_4, i128 %inter6" [../top.cpp:96]   --->   Operation 203 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>, i32 %wa_in_4, i32 %convInp_1, i32 %numReps_c146, i32 %numReps_c145" [../convlayer.h:116->../top.cpp:138]   --->   Operation 204 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 5.94>
ST_44 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>, i32 %wa_in_4, i32 %convInp_1, i32 %numReps_c146, i32 %numReps_c145" [../convlayer.h:116->../top.cpp:138]   --->   Operation 205 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 206 [1/1] (5.94ns)   --->   "%tmp_2345 = call i56 @DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI, i29 %trunc_ln96" [../top.cpp:96]   --->   Operation 206 'call' 'tmp_2345' <Predicate = true> <Delay = 5.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln121_2_loc_channel = extractvalue i56 %tmp_2345" [../top.cpp:96]   --->   Operation 207 'extractvalue' 'shl_ln121_2_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_44 : Operation 208 [1/1] (0.00ns)   --->   "%add_ln121_1_loc_channel = extractvalue i56 %tmp_2345" [../top.cpp:96]   --->   Operation 208 'extractvalue' 'add_ln121_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 45 <SV = 44> <Delay = 6.18>
ST_45 : Operation 209 [2/2] (6.18ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.7, i32 %convInp_1, i4 %mvOut_m_buffer_1, i24 %add_ln121_1_loc_channel, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3" [../convlayer.h:118->../top.cpp:138]   --->   Operation 209 'call' 'call_ln118' <Predicate = true> <Delay = 6.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.7, i32 %convInp_1, i4 %mvOut_m_buffer_1, i24 %add_ln121_1_loc_channel, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3" [../convlayer.h:118->../top.cpp:138]   --->   Operation 210 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 211 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc11, i32 %totalIters_11_loc_c, i4 %mvOut_m_buffer_1, i256 %inter7" [../top.cpp:96]   --->   Operation 211 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc11, i32 %totalIters_11_loc_c, i4 %mvOut_m_buffer_1, i256 %inter7" [../top.cpp:96]   --->   Operation 212 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.24>
ST_49 : Operation 213 [2/2] (7.24ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc13, i32 %totalIters_10_loc_c137_channel, i32 %shl_ln121_2_loc_channel, i32 %wa_in_3, i256 %inter7, i32 %totalIters_10_loc_c136" [../top.cpp:96]   --->   Operation 213 'call' 'call_ln96' <Predicate = true> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc13, i32 %totalIters_10_loc_c137_channel, i32 %shl_ln121_2_loc_channel, i32 %wa_in_3, i256 %inter7, i32 %totalIters_10_loc_c136" [../top.cpp:96]   --->   Operation 214 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 215 [2/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>, i32 %wa_in_3, i32 %convInp, i32 %numReps_c145, i32 %numReps_c144" [../convlayer.h:116->../top.cpp:139]   --->   Operation 215 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln116 = call void @ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>, i32 %wa_in_3, i32 %convInp, i32 %numReps_c145, i32 %numReps_c144" [../convlayer.h:116->../top.cpp:139]   --->   Operation 216 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.6, i32 %convInp, i1 %mvOut_m_buffer, i32 %numReps_c144, i32 %numReps_c143, i32 %weights5, i16 %threshs5" [../convlayer.h:118->../top.cpp:139]   --->   Operation 217 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln118 = call void @Matrix_Vector_Activate_Batch.6, i32 %convInp, i1 %mvOut_m_buffer, i32 %numReps_c144, i32 %numReps_c143, i32 %weights5, i16 %threshs5" [../convlayer.h:118->../top.cpp:139]   --->   Operation 218 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 219 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc1531, i32 %numReps_c143, i1 %mvOut_m_buffer, i256 %inter8, i32 %numReps_c142" [../top.cpp:96]   --->   Operation 219 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc1531, i32 %numReps_c143, i1 %mvOut_m_buffer, i256 %inter8, i32 %numReps_c142" [../top.cpp:96]   --->   Operation 220 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc16, i32 %totalIters_10_loc_c136, i4 %wa_in_2, i256 %inter8, i32 %totalIters_10_loc_c" [../top.cpp:96]   --->   Operation 221 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc16, i32 %totalIters_10_loc_c136, i4 %wa_in_2, i256 %inter8, i32 %totalIters_10_loc_c" [../top.cpp:96]   --->   Operation 222 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.5, i4 %wa_in_2, i1 %wa_out_m_buffer_1, i32 %numReps_c142, i32 %numReps_c141, i4 %weights6, i16 %threshs6" [../fclayer.h:107->../top.cpp:142]   --->   Operation 223 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.5, i4 %wa_in_2, i1 %wa_out_m_buffer_1, i32 %numReps_c142, i32 %numReps_c141, i4 %weights6, i16 %threshs6" [../fclayer.h:107->../top.cpp:142]   --->   Operation 224 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 7.26>
ST_61 : Operation 225 [2/2] (7.26ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc18, i32 %totalIters_16_loc_c139_channel, i1 %wa_out_m_buffer_1, i64 %inter9, i32 %totalIters_16_loc_c138" [../top.cpp:96]   --->   Operation 225 'call' 'call_ln96' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc18, i32 %totalIters_16_loc_c139_channel, i1 %wa_out_m_buffer_1, i64 %inter9, i32 %totalIters_16_loc_c138" [../top.cpp:96]   --->   Operation 226 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc20, i32 %totalIters_10_loc_c, i8 %wa_in_1, i64 %inter9" [../top.cpp:96]   --->   Operation 227 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc20, i32 %totalIters_10_loc_c, i8 %wa_in_1, i64 %inter9" [../top.cpp:96]   --->   Operation 228 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 229 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.3, i8 %wa_in_1, i1 %wa_out_m_buffer, i32 %numReps_c141, i32 %numReps_c140, i8 %weights7, i16 %threshs7" [../fclayer.h:107->../top.cpp:144]   --->   Operation 229 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.3, i8 %wa_in_1, i1 %wa_out_m_buffer, i32 %numReps_c141, i32 %numReps_c140, i8 %weights7, i16 %threshs7" [../fclayer.h:107->../top.cpp:144]   --->   Operation 230 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc22, i32 %totalIters_16_loc_c138, i1 %wa_out_m_buffer, i64 %inter10, i32 %totalIters_16_loc_c" [../top.cpp:96]   --->   Operation 231 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_300_3_proc22, i32 %totalIters_16_loc_c138, i1 %wa_out_m_buffer, i64 %inter10, i32 %totalIters_16_loc_c" [../top.cpp:96]   --->   Operation 232 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc24, i32 %totalIters_16_loc_c, i1 %wa_in, i64 %inter10" [../top.cpp:96]   --->   Operation 233 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln96 = call void @DoCompute_Loop_VITIS_LOOP_268_1_proc24, i32 %totalIters_16_loc_c, i1 %wa_in, i64 %inter10" [../top.cpp:96]   --->   Operation 234 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 235 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.2, i1 %wa_in, i64 %memOutStrm, i32 %numReps_c140, i32 %numReps_c, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3" [../fclayer.h:107->../top.cpp:146]   --->   Operation 235 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 3.59>
ST_72 : Operation 236 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [../top.cpp:96]   --->   Operation 236 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 237 [1/1] (3.59ns)   --->   "%call_ln96 = call void @entry_proc, i64 %out_read, i64 %out_c" [../top.cpp:96]   --->   Operation 237 'call' 'call_ln96' <Predicate = true> <Delay = 3.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Matrix_Vector_Activate_Batch.2, i1 %wa_in, i64 %memOutStrm, i32 %numReps_c140, i32 %numReps_c, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3" [../fclayer.h:107->../top.cpp:146]   --->   Operation 238 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 239 [2/2] (0.00ns)   --->   "%call_ln149 = call void @Stream2Mem_Batch<64u, 128u>, i64 %memOutStrm, i64 %hostmem, i64 %out_c, i32 %numReps_c" [../top.cpp:149]   --->   Operation 239 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 240 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c160_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c160, i32 %numReps_c160" [../top.cpp:96]   --->   Operation 240 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c160, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 241 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 242 [1/1] (0.00ns)   --->   "%empty_1318 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c159_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c159, i32 %numReps_c159" [../top.cpp:96]   --->   Operation 242 'specchannel' 'empty_1318' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c159, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 243 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 244 [1/1] (0.00ns)   --->   "%empty_1319 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c158_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c158, i32 %numReps_c158" [../top.cpp:96]   --->   Operation 244 'specchannel' 'empty_1319' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c158, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 245 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 246 [1/1] (0.00ns)   --->   "%empty_1320 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c157_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c157, i32 %numReps_c157" [../top.cpp:96]   --->   Operation 246 'specchannel' 'empty_1320' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c157, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 247 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 248 [1/1] (0.00ns)   --->   "%empty_1321 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c156_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c156, i32 %numReps_c156" [../top.cpp:96]   --->   Operation 248 'specchannel' 'empty_1321' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c156, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 249 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 250 [1/1] (0.00ns)   --->   "%empty_1322 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c155_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c155, i32 %numReps_c155" [../top.cpp:96]   --->   Operation 250 'specchannel' 'empty_1322' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c155, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 251 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 252 [1/1] (0.00ns)   --->   "%empty_1323 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c154_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c154, i32 %numReps_c154" [../top.cpp:96]   --->   Operation 252 'specchannel' 'empty_1323' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c154, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 253 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 254 [1/1] (0.00ns)   --->   "%empty_1324 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c153_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c153, i32 %numReps_c153" [../top.cpp:96]   --->   Operation 254 'specchannel' 'empty_1324' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c153, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 255 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 256 [1/1] (0.00ns)   --->   "%empty_1325 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c152_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c152, i32 %numReps_c152" [../top.cpp:96]   --->   Operation 256 'specchannel' 'empty_1325' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c152, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 257 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 258 [1/1] (0.00ns)   --->   "%empty_1326 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c151_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c151, i32 %numReps_c151" [../top.cpp:96]   --->   Operation 258 'specchannel' 'empty_1326' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c151, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 259 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 260 [1/1] (0.00ns)   --->   "%empty_1327 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c150_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c150, i32 %numReps_c150" [../top.cpp:96]   --->   Operation 260 'specchannel' 'empty_1327' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c150, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 261 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 262 [1/1] (0.00ns)   --->   "%empty_1328 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c149_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c149, i32 %numReps_c149" [../top.cpp:96]   --->   Operation 262 'specchannel' 'empty_1328' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c149, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 263 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 264 [1/1] (0.00ns)   --->   "%empty_1329 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c148_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c148, i32 %numReps_c148" [../top.cpp:96]   --->   Operation 264 'specchannel' 'empty_1329' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c148, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 265 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 266 [1/1] (0.00ns)   --->   "%empty_1330 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c147_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c147, i32 %numReps_c147" [../top.cpp:96]   --->   Operation 266 'specchannel' 'empty_1330' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c147, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 267 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 268 [1/1] (0.00ns)   --->   "%empty_1331 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c146_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c146, i32 %numReps_c146" [../top.cpp:96]   --->   Operation 268 'specchannel' 'empty_1331' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c146, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 269 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 270 [1/1] (0.00ns)   --->   "%empty_1332 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c145_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %numReps_c145, i32 %numReps_c145" [../top.cpp:96]   --->   Operation 270 'specchannel' 'empty_1332' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c145, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 271 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 272 [1/1] (0.00ns)   --->   "%empty_1333 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c144_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c144, i32 %numReps_c144" [../top.cpp:96]   --->   Operation 272 'specchannel' 'empty_1333' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c144, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 273 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 274 [1/1] (0.00ns)   --->   "%empty_1334 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c143_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c143, i32 %numReps_c143" [../top.cpp:96]   --->   Operation 274 'specchannel' 'empty_1334' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c143, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 275 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 276 [1/1] (0.00ns)   --->   "%empty_1335 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c142_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %numReps_c142, i32 %numReps_c142" [../top.cpp:96]   --->   Operation 276 'specchannel' 'empty_1335' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c142, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 277 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 278 [1/1] (0.00ns)   --->   "%empty_1336 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c141_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %numReps_c141, i32 %numReps_c141" [../top.cpp:96]   --->   Operation 278 'specchannel' 'empty_1336' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c141, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 279 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 280 [1/1] (0.00ns)   --->   "%empty_1337 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c140_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %numReps_c140, i32 %numReps_c140" [../top.cpp:96]   --->   Operation 280 'specchannel' 'empty_1337' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c140, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 281 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 282 [1/1] (0.00ns)   --->   "%empty_1338 = specchannel i32 @_ssdm_op_SpecChannel, void @numReps_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numReps_c, i32 %numReps_c" [../top.cpp:96]   --->   Operation 282 'specchannel' 'empty_1338' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 283 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.00ns)   --->   "%empty_1339 = specchannel i32 @_ssdm_op_SpecChannel, void @out_c_str, i32 1, void @p_str, void @p_str, i32 38, i32 0, i64 %out_c, i64 %out_c" [../top.cpp:96]   --->   Operation 284 'specchannel' 'empty_1339' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i64 %out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 285 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 286 [1/1] (0.00ns)   --->   "%empty_1340 = specchannel i32 @_ssdm_op_SpecChannel, void @totalIters_OC_16_OC_loc_c138_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %totalIters_16_loc_c138, i32 %totalIters_16_loc_c138" [../top.cpp:96]   --->   Operation 286 'specchannel' 'empty_1340' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %totalIters_16_loc_c138, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 287 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%empty_1341 = specchannel i32 @_ssdm_op_SpecChannel, void @totalIters_OC_16_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %totalIters_16_loc_c, i32 %totalIters_16_loc_c" [../top.cpp:96]   --->   Operation 288 'specchannel' 'empty_1341' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %totalIters_16_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 289 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%empty_1342 = specchannel i32 @_ssdm_op_SpecChannel, void @totalIters_OC_10_OC_loc_c136_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %totalIters_10_loc_c136, i32 %totalIters_10_loc_c136" [../top.cpp:96]   --->   Operation 290 'specchannel' 'empty_1342' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %totalIters_10_loc_c136, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 291 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%empty_1343 = specchannel i32 @_ssdm_op_SpecChannel, void @totalIters_OC_10_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %totalIters_10_loc_c, i32 %totalIters_10_loc_c" [../top.cpp:96]   --->   Operation 292 'specchannel' 'empty_1343' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %totalIters_10_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 293 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%empty_1344 = specchannel i32 @_ssdm_op_SpecChannel, void @totalIters_OC_11_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 9, i32 0, i32 %totalIters_11_loc_c, i32 %totalIters_11_loc_c" [../top.cpp:96]   --->   Operation 294 'specchannel' 'empty_1344' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i32 %totalIters_11_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [../top.cpp:96]   --->   Operation 295 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 296 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln96 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_22" [../top.cpp:96]   --->   Operation 296 'specdataflowpipeline' 'specdataflowpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 298 [1/1] (0.00ns)   --->   "%empty_1345 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %wa_in, i1 %wa_in"   --->   Operation 298 'specchannel' 'empty_1345' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wa_in, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 300 [1/1] (0.00ns)   --->   "%empty_1346 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %wa_in_1, i8 %wa_in_1"   --->   Operation 300 'specchannel' 'empty_1346' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wa_in_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 302 [1/1] (0.00ns)   --->   "%empty_1347 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_out_OC_m_buffer_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %wa_out_m_buffer, i1 %wa_out_m_buffer"   --->   Operation 302 'specchannel' 'empty_1347' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wa_out_m_buffer, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 304 [1/1] (0.00ns)   --->   "%empty_1348 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i4 %wa_in_2, i4 %wa_in_2"   --->   Operation 304 'specchannel' 'empty_1348' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %wa_in_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 306 [1/1] (0.00ns)   --->   "%empty_1349 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_out_OC_m_buffer_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %wa_out_m_buffer_1, i1 %wa_out_m_buffer_1"   --->   Operation 306 'specchannel' 'empty_1349' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wa_out_m_buffer_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 308 [1/1] (0.00ns)   --->   "%empty_1350 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %wa_in_3, i32 %wa_in_3"   --->   Operation 308 'specchannel' 'empty_1350' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 310 [1/1] (0.00ns)   --->   "%empty_1351 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %mvOut_m_buffer, i1 %mvOut_m_buffer"   --->   Operation 310 'specchannel' 'empty_1351' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mvOut_m_buffer, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 312 [1/1] (0.00ns)   --->   "%empty_1352 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %convInp, i32 %convInp"   --->   Operation 312 'specchannel' 'empty_1352' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 314 [1/1] (0.00ns)   --->   "%empty_1353 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %wa_in_4, i32 %wa_in_4"   --->   Operation 314 'specchannel' 'empty_1353' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 316 [1/1] (0.00ns)   --->   "%empty_1354 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i4 %mvOut_m_buffer_1, i4 %mvOut_m_buffer_1"   --->   Operation 316 'specchannel' 'empty_1354' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %mvOut_m_buffer_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 318 [1/1] (0.00ns)   --->   "%empty_1355 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %convInp_1, i32 %convInp_1"   --->   Operation 318 'specchannel' 'empty_1355' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 320 [1/1] (0.00ns)   --->   "%empty_1356 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %wa_in_5, i32 %wa_in_5"   --->   Operation 320 'specchannel' 'empty_1356' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 322 [1/1] (0.00ns)   --->   "%empty_1357 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %mvOut_m_buffer_2, i16 %mvOut_m_buffer_2"   --->   Operation 322 'specchannel' 'empty_1357' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 324 [1/1] (0.00ns)   --->   "%empty_1358 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %convInp_2, i32 %convInp_2"   --->   Operation 324 'specchannel' 'empty_1358' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 326 [1/1] (0.00ns)   --->   "%empty_1359 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %wa_in_6, i32 %wa_in_6"   --->   Operation 326 'specchannel' 'empty_1359' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 328 [1/1] (0.00ns)   --->   "%empty_1360 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_OC_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %mvOut_m_buffer_3, i16 %mvOut_m_buffer_3"   --->   Operation 328 'specchannel' 'empty_1360' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 330 [1/1] (0.00ns)   --->   "%empty_1361 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %convInp_3, i32 %convInp_3"   --->   Operation 330 'specchannel' 'empty_1361' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 332 [1/1] (0.00ns)   --->   "%empty_1362 = specchannel i32 @_ssdm_op_SpecChannel, void @wa_in_OC_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %wa_in_7, i32 %wa_in_7"   --->   Operation 332 'specchannel' 'empty_1362' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_7, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 334 [1/1] (0.00ns)   --->   "%empty_1363 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_OC_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mvOut_m_buffer_4, i32 %mvOut_m_buffer_4"   --->   Operation 334 'specchannel' 'empty_1363' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mvOut_m_buffer_4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 336 [1/1] (0.00ns)   --->   "%empty_1364 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %convInp_4, i32 %convInp_4"   --->   Operation 336 'specchannel' 'empty_1364' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 338 [1/1] (0.00ns)   --->   "%empty_1365 = specchannel i32 @_ssdm_op_SpecChannel, void @mvOut_OC_m_buffer_OC_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %mvOut_m_buffer_5, i16 %mvOut_m_buffer_5"   --->   Operation 338 'specchannel' 'empty_1365' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 340 [1/1] (0.00ns)   --->   "%empty_1366 = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %convInp_5, i24 %convInp_5"   --->   Operation 340 'specchannel' 'empty_1366' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 342 [1/1] (0.00ns)   --->   "%empty_1367 = specchannel i32 @_ssdm_op_SpecChannel, void @inter0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %inter0, i64 %inter0"   --->   Operation 342 'specchannel' 'empty_1367' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter0, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%empty_1368 = specchannel i32 @_ssdm_op_SpecChannel, void @inter0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i192 %inter0_1, i192 %inter0_1"   --->   Operation 344 'specchannel' 'empty_1368' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %inter0_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (0.00ns)   --->   "%empty_1369 = specchannel i32 @_ssdm_op_SpecChannel, void @inter0_2_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i24 %inter0_2, i24 %inter0_2"   --->   Operation 346 'specchannel' 'empty_1369' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter0_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 348 [1/1] (0.00ns)   --->   "%empty_1370 = specchannel i32 @_ssdm_op_SpecChannel, void @inter1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i64 %inter1, i64 %inter1"   --->   Operation 348 'specchannel' 'empty_1370' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 349 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 350 [1/1] (0.00ns)   --->   "%empty_1371 = specchannel i32 @_ssdm_op_SpecChannel, void @inter2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %inter2, i64 %inter2"   --->   Operation 350 'specchannel' 'empty_1371' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 352 [1/1] (0.00ns)   --->   "%empty_1372 = specchannel i32 @_ssdm_op_SpecChannel, void @inter3_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i64 %inter3, i64 %inter3"   --->   Operation 352 'specchannel' 'empty_1372' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 354 [1/1] (0.00ns)   --->   "%empty_1373 = specchannel i32 @_ssdm_op_SpecChannel, void @inter4_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %inter4, i128 %inter4"   --->   Operation 354 'specchannel' 'empty_1373' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 356 [1/1] (0.00ns)   --->   "%empty_1374 = specchannel i32 @_ssdm_op_SpecChannel, void @inter5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %inter5, i128 %inter5"   --->   Operation 356 'specchannel' 'empty_1374' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%empty_1375 = specchannel i32 @_ssdm_op_SpecChannel, void @inter6_str, i32 1, void @p_str, void @p_str, i32 81, i32 81, i128 %inter6, i128 %inter6"   --->   Operation 358 'specchannel' 'empty_1375' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 360 [1/1] (0.00ns)   --->   "%empty_1376 = specchannel i32 @_ssdm_op_SpecChannel, void @inter7_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i256 %inter7, i256 %inter7"   --->   Operation 360 'specchannel' 'empty_1376' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inter7, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%empty_1377 = specchannel i32 @_ssdm_op_SpecChannel, void @inter8_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i256 %inter8, i256 %inter8"   --->   Operation 362 'specchannel' 'empty_1377' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inter8, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 364 [1/1] (0.00ns)   --->   "%empty_1378 = specchannel i32 @_ssdm_op_SpecChannel, void @inter9_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i64 %inter9, i64 %inter9"   --->   Operation 364 'specchannel' 'empty_1378' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 366 [1/1] (0.00ns)   --->   "%empty_1379 = specchannel i32 @_ssdm_op_SpecChannel, void @inter10_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i64 %inter10, i64 %inter10"   --->   Operation 366 'specchannel' 'empty_1379' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 368 [1/1] (0.00ns)   --->   "%empty_1380 = specchannel i32 @_ssdm_op_SpecChannel, void @memOutStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %memOutStrm, i64 %memOutStrm"   --->   Operation 368 'specchannel' 'empty_1380' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memOutStrm, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 370 [1/2] (0.00ns)   --->   "%call_ln149 = call void @Stream2Mem_Batch<64u, 128u>, i64 %memOutStrm, i64 %hostmem, i64 %out_c, i32 %numReps_c" [../top.cpp:149]   --->   Operation 370 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [../top.cpp:150]   --->   Operation 371 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.912ns
The critical path consists of the following:
	wire read operation ('numReps_read', ../top.cpp:96) on port 'numReps' (../top.cpp:96) [183]  (0.000 ns)
	'call' operation 59 bit ('call_ret3', ../top.cpp:96) to 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' [413]  (6.912 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'call' operation 60 bit ('tmp', ../top.cpp:96) to 'DoCompute_Block_entry5993_proc' [389]  (6.912 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	'call' operation 30 bit ('mul_ln121_1_cast_loc_channel', ../top.cpp:96) to 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' [396]  (3.634 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'call' operation 30 bit ('mul_ln121_1_cast_loc_channel', ../top.cpp:96) to 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' [396]  (6.912 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', ../convlayer.h:118->../top.cpp:129) to 'Matrix_Vector_Activate_Batch.4' [392]  (6.186 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', ../convlayer.h:118->../top.cpp:130) to 'Matrix_Vector_Activate_Batch' [397]  (6.186 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 6.067ns
The critical path consists of the following:
	'call' operation 60 bit ('tmp_2343', ../top.cpp:96) to 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' [402]  (6.067 ns)

 <State 27>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', ../convlayer.h:118->../top.cpp:133) to 'Matrix_Vector_Activate_Batch.1' [405]  (6.186 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_300_3_proc4' [406]  (6.186 ns)

 <State 30>: 6.186ns
The critical path consists of the following:
	'call' operation 96 bit ('tmp_2344', ../top.cpp:96) to 'DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop' [407]  (6.186 ns)

 <State 31>: 7.215ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_268_1_proc6' [411]  (7.215 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', ../convlayer.h:118->../top.cpp:134) to 'Matrix_Vector_Activate_Batch.8' [416]  (6.186 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 7.774ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' [419]  (7.774 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 5.948ns
The critical path consists of the following:
	'call' operation 56 bit ('tmp_2345', ../top.cpp:96) to 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' [421]  (5.948 ns)

 <State 45>: 6.186ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', ../convlayer.h:118->../top.cpp:138) to 'Matrix_Vector_Activate_Batch.7' [424]  (6.186 ns)

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 7.247ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_268_1_proc13' [426]  (7.247 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 7.268ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_300_3_proc18' [432]  (7.268 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 3.598ns
The critical path consists of the following:
	wire read operation ('out_read', ../top.cpp:96) on port 'out_r' (../top.cpp:96) [184]  (0.000 ns)
	'call' operation 0 bit ('call_ln96', ../top.cpp:96) to 'entry_proc' [384]  (3.598 ns)

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
