// Seed: 1453588709
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2
);
  wire id_4;
  module_2(
      id_4, id_4
  );
  wire id_5;
  id_6 :
  assert property (@(posedge !1) 1)
  else $display(id_5);
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output uwire id_3
);
  assign id_1 = 1;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  assign id_1 = 1;
endmodule
