# Digital-electronics-1
## Labs

**Source code**

```vhdl

git status
gut hub
fnand_o <= a_i;
fand_o <= a_i and b_i;
fxor_o <= a_i xor b_i;
```
