Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 27 02:37:44 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file shifter1Hz_control_sets_placed.rpt
| Design       : shifter1Hz
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                       |                1 |              1 |
|  U_FD1Hz/CLK   |               |                       |                5 |              8 |
|  clk_IBUF_BUFG |               | U_C50M/cnt[0]_i_1_n_0 |                7 |             26 |
+----------------+---------------+-----------------------+------------------+----------------+


