Verilog code generated ffrom Simulink model