Info: constraining clock net 'clk_12mhz_i' to 12.00 MHz
Info: constrained 'clk_12mhz_i' to bel 'X12/Y31/io1'
Info: constrained 'reset_n_async_unsafe_i' to bel 'X16/Y0/io0'
Info: constrained 'button_async_unsafe_i[1]' to bel 'X19/Y0/io1'
Info: constrained 'button_async_unsafe_i[2]' to bel 'X21/Y0/io1'
Info: constrained 'button_async_unsafe_i[3]' to bel 'X22/Y0/io1'
Info: constrained 'led_o[1]' to bel 'X18/Y31/io0'
Info: constrained 'led_o[2]' to bel 'X18/Y31/io1'
Info: constrained 'led_o[3]' to bel 'X19/Y31/io1'
Info: constrained 'led_o[4]' to bel 'X19/Y31/io0'
Info: constrained 'led_o[5]' to bel 'X18/Y0/io1'
Info: constrained 'tx_main_clk_o' to bel 'X9/Y0/io0'
Info: constrained 'tx_lr_clk_o' to bel 'X8/Y0/io0'
Info: constrained 'tx_data_clk_o' to bel 'X6/Y0/io0'
Info: constrained 'tx_data_o' to bel 'X7/Y0/io1'
Info: constrained 'rx_main_clk_o' to bel 'X9/Y0/io1'
Info: constrained 'rx_lr_clk_o' to bel 'X7/Y0/io0'
Info: constrained 'rx_data_clk_o' to bel 'X5/Y0/io0'
Info: constrained 'rx_data_i' to bel 'X6/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      251 LCs used as LUT4 only
Info:      238 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       66 LCs used as DFF only
Info: Packing carries..
Info:        8 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        5 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 816.3 MHz
Info:     Derived frequency constraint of 25.5 MHz for net tx_main_clk_o$SB_IO_OUT
Info: Promoting globals..
Info: promoting tx_main_clk_o$SB_IO_OUT (fanout 304)
Info: promoting reset_r [reset] (fanout 106)
Info: promoting sm.pausecounter_inst.reset_i [reset] (fanout 25)
Info: promoting sm.playcounter_inst.reset_i [reset] (fanout 25)
Info: promoting sound.valid_o_l_SB_LUT4_I3_O [cen] (fanout 54)
Info: promoting sound.valid_o_l_SB_LUT4_I2_O[2] [cen] (fanout 32)
Info: promoting sm.cstate_l_SB_LUT4_I2_1_O[2] [cen] (fanout 25)
Info: promoting tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O [cen] (fanout 24)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0xa1dfb22f

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd6930da9

Info: Device utilisation:
Info: 	         ICESTORM_LC:   566/ 5280    10%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    18/   96    18%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 452 cells, random placement wirelen = 11212.
Info:     at initial placer iter 0, wirelen = 223
Info:     at initial placer iter 1, wirelen = 218
Info:     at initial placer iter 2, wirelen = 226
Info:     at initial placer iter 3, wirelen = 237
Info: Running main analytical placer, max placement attempts per cell = 43956.
Info:     at iteration #1, type ALL: wirelen solved = 233, spread = 1732, legal = 1990; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 243, spread = 1550, legal = 2039; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 360, spread = 1654, legal = 2366; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 369, spread = 1583, legal = 2165; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 365, spread = 1492, legal = 2092; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 441, spread = 1451, legal = 2077; time = 0.01s
Info: HeAP Placer Time: 0.12s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 61, wirelen = 1990
Info:   at iteration #5: temp = 0.000000, timing cost = 58, wirelen = 1430
Info:   at iteration #10: temp = 0.000000, timing cost = 63, wirelen = 1294
Info:   at iteration #15: temp = 0.000000, timing cost = 62, wirelen = 1247
Info:   at iteration #20: temp = 0.000000, timing cost = 61, wirelen = 1222
Info:   at iteration #25: temp = 0.000000, timing cost = 62, wirelen = 1189
Info:   at iteration #27: temp = 0.000000, timing cost = 62, wirelen = 1186 
Info: SA placement time 0.35s

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 36.16 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 17.84 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 17.46 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 11542,  14911) |***+
Info: [ 14911,  18280) |*+
Info: [ 18280,  21649) |******************+
Info: [ 21649,  25018) |**********************************+
Info: [ 25018,  28387) |****************************************+
Info: [ 28387,  31756) |***************+
Info: [ 31756,  35125) |************************************************************ 
Info: [ 35125,  38494) |****+
Info: [ 38494,  41863) | 
Info: [ 41863,  45232) | 
Info: [ 45232,  48601) | 
Info: [ 48601,  51970) | 
Info: [ 51970,  55339) | 
Info: [ 55339,  58708) | 
Info: [ 58708,  62077) | 
Info: [ 62077,  65446) | 
Info: [ 65446,  68815) |+
Info: [ 68815,  72184) | 
Info: [ 72184,  75553) | 
Info: [ 75553,  78922) |+
Info: Checksum: 0x170dd129

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1779 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       45        877 |   45   877 |       832|       0.20       0.20|
Info:       1972 |      143       1724 |   98   847 |         0|       0.07       0.26|
Info: Routing complete.
Info: Router1 time 0.26s
Info: Checksum: 0x139d8c65

Info: Critical path report for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (3,3) -> (4,4)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (4,4) -> (4,3)
Info:                Sink $nextpnr_ICESTORM_LC_4.I1
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_4.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_4$O budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_5$I3 budget 0.660000 ns (4,3) -> (4,3)
Info:                Sink $nextpnr_ICESTORM_LC_5.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_5.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 12.502000 ns (4,3) -> (3,4)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[3] budget 4.167000 ns (3,4) -> (2,4)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 14.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 16.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O[0] budget 4.167000 ns (2,4) -> (2,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  3.4 21.2    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O budget 4.167000 ns (2,3) -> (12,0)
Info:                Sink $gbuf_tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 22.8  Source $gbuf_tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 23.5    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_ce budget 4.167000 ns (12,0) -> (2,2)
Info:                Sink i2s2_inst.tx_data_l_shift_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 23.6  Setup i2s2_inst.tx_data_l_shift_SB_DFFESR_Q_DFFLC.CEN
Info: 10.0 ns logic, 13.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source button_async_unsafe_i[1]$sb_io.D_IN_0
Info:  3.7  3.7    Net button_async_unsafe_i[1]$SB_IO_IN budget 6.624000 ns (19,0) -> (13,4)
Info:                Sink button_async_unsafe_i_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  top.sv:191.6-197.7
Info:                  statemachine.sv:5.14-5.27
Info:  1.2  4.9  Source button_async_unsafe_i_SB_LUT4_I1_LC.O
Info:  1.8  6.7    Net sm.pausecounterup_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] budget 6.156000 ns (13,4) -> (12,4)
Info:                Sink sm.pausecounterup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.9  Source sm.pausecounterup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  1.8  9.7    Net sm.nfstep_l_SB_LUT4_O_22_I3_SB_DFFSR_Q_R[2] budget 6.156000 ns (12,4) -> (12,4)
Info:                Sink sm.nfstep_l_SB_LUT4_O_7_I3_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.9  Source sm.nfstep_l_SB_LUT4_O_7_I3_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  1.8 12.6    Net sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_D_SB_LUT4_I2_O_SB_LUT4_O_4_I3[0] budget 6.155000 ns (12,4) -> (11,4)
Info:                Sink sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.8  Source sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  2.4 16.2    Net sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_D[2] budget 6.155000 ns (11,4) -> (10,2)
Info:                Sink sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_DFFLC.I0
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.5  Setup sm.nfstep_l_SB_LUT4_O_24_I3_SB_DFF_Q_DFFLC.I0
Info: 6.1 ns logic, 11.4 ns routing

Info: Critical path report for cross-domain path 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (3,3) -> (4,4)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (4,4) -> (4,3)
Info:                Sink $nextpnr_ICESTORM_LC_4.I1
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_4.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_4$O budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (4,3) -> (4,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_5$I3 budget 0.660000 ns (4,3) -> (4,3)
Info:                Sink $nextpnr_ICESTORM_LC_5.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_5.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 12.502000 ns (4,3) -> (3,4)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[3] budget 15.321000 ns (3,4) -> (2,5)
Info:                Sink tx_data_o_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.4  Source tx_data_o_SB_LUT4_O_LC.O
Info:  3.6 18.0    Net tx_data_o$SB_IO_OUT budget 15.321000 ns (2,5) -> (7,0)
Info:                Sink tx_data_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.sv:19.11-19.20
Info: 6.7 ns logic, 11.3 ns routing

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 42.42 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 17.47 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 18.03 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 15626,  18795) |*********+
Info: [ 18795,  21964) |****+
Info: [ 21964,  25133) |************************+
Info: [ 25133,  28302) |************************************************************ 
Info: [ 28302,  31471) |***************************************************+
Info: [ 31471,  34640) |***************************************+
Info: [ 34640,  37809) |***********************************************+
Info: [ 37809,  40978) | 
Info: [ 40978,  44147) | 
Info: [ 44147,  47316) | 
Info: [ 47316,  50485) | 
Info: [ 50485,  53654) | 
Info: [ 53654,  56823) | 
Info: [ 56823,  59992) | 
Info: [ 59992,  63161) | 
Info: [ 63161,  66330) |+
Info: [ 66330,  69499) | 
Info: [ 69499,  72668) | 
Info: [ 72668,  75837) | 
Info: [ 75837,  79006) |+

Info: Program finished normally.
