// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_HH_
#define _softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s : public sc_module {
    // Port declarations 54
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s);

    ~softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4* exp_table4_U;
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe* invert_table6_U;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > exp_table4_address0;
    sc_signal< sc_logic > exp_table4_ce0;
    sc_signal< sc_lv<17> > exp_table4_q0;
    sc_signal< sc_lv<10> > exp_table4_address1;
    sc_signal< sc_logic > exp_table4_ce1;
    sc_signal< sc_lv<17> > exp_table4_q1;
    sc_signal< sc_lv<10> > invert_table6_address0;
    sc_signal< sc_logic > invert_table6_ce0;
    sc_signal< sc_lv<18> > invert_table6_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1693;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1693_pp0_iter3_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<5> > i_0_reg_480;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< sc_logic > io_acc_block_signal_op293;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln196_fu_584_p2;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1693_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1693_pp0_iter2_reg;
    sc_signal< sc_lv<5> > i_fu_590_p2;
    sc_signal< sc_lv<5> > i_reg_1697;
    sc_signal< sc_lv<16> > data_array_0_V_reg_1702;
    sc_signal< sc_logic > io_acc_block_signal_op50;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > data_array_1_V_reg_1708;
    sc_signal< sc_lv<16> > data_array_2_V_reg_1714;
    sc_signal< sc_lv<16> > data_array_3_V_reg_1720;
    sc_signal< sc_lv<16> > data_array_4_V_reg_1726;
    sc_signal< sc_lv<16> > data_array_5_V_reg_1732;
    sc_signal< sc_lv<16> > data_array_6_V_reg_1738;
    sc_signal< sc_lv<16> > data_array_7_V_reg_1744;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_628_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1750;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_634_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1755;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_640_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1760;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_646_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1765;
    sc_signal< sc_lv<16> > x_max_V_fu_706_p3;
    sc_signal< sc_lv<16> > x_max_V_reg_1770;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<10> > y_V_2_fu_1261_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1785;
    sc_signal< sc_lv<10> > y_V_3_fu_1295_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1790;
    sc_signal< sc_lv<10> > y_V_4_fu_1329_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1795;
    sc_signal< sc_lv<10> > y_V_5_fu_1363_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_1800;
    sc_signal< sc_lv<10> > y_V_6_fu_1397_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_1805;
    sc_signal< sc_lv<10> > y_V_7_fu_1431_p3;
    sc_signal< sc_lv<10> > y_V_7_reg_1810;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_1815;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_1815_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_1821;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_1821_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_1837;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_1837_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_1843;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_1843_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_1859;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_1859_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_1864;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_1864_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_1879;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_1879_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_1884;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_1884_pp0_iter2_reg;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_return;
    sc_signal< sc_lv<18> > p_Val2_9_reg_1889;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_return;
    sc_signal< sc_lv<18> > p_Val2_1_reg_1895;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_1906;
    sc_signal< sc_lv<26> > sext_ln241_fu_1600_p1;
    sc_signal< sc_lv<26> > sext_ln241_reg_1911;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1917;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1922;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1927;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1932;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1937;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1942;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1947;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1952;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_start;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_done;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_idle;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_ready;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call163;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1_ignore_call163;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2_ignore_call163;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3_ignore_call163;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4_ignore_call163;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp218;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call163;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1_ignore_call163;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2_ignore_call163;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3_ignore_call163;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp220;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_start;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_done;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_idle;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_ready;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call164;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1_ignore_call164;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2_ignore_call164;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3_ignore_call164;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4_ignore_call164;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp219;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call164;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1_ignore_call164;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2_ignore_call164;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3_ignore_call164;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp221;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_phi_fu_484_p4;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_start_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_fu_342;
    sc_signal< sc_lv<17> > exp_res_1_V_fu_338;
    sc_signal< sc_lv<17> > exp_res_2_V_fu_334;
    sc_signal< sc_lv<17> > exp_res_3_V_fu_330;
    sc_signal< sc_lv<17> > exp_res_4_V_fu_326;
    sc_signal< sc_lv<17> > exp_res_5_V_fu_322;
    sc_signal< sc_lv<17> > exp_res_6_V_fu_318;
    sc_signal< sc_lv<17> > exp_res_7_V_fu_314;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln225_fu_1191_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln225_1_fu_1230_p1;
    sc_signal< sc_lv<64> > zext_ln225_2_fu_1439_p1;
    sc_signal< sc_lv<64> > zext_ln225_3_fu_1443_p1;
    sc_signal< sc_lv<64> > zext_ln225_4_fu_1447_p1;
    sc_signal< sc_lv<64> > zext_ln225_5_fu_1451_p1;
    sc_signal< sc_lv<64> > zext_ln225_6_fu_1481_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln225_7_fu_1485_p1;
    sc_signal< sc_lv<64> > zext_ln235_fu_1595_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<17> > grp_fu_491_p0;
    sc_signal< sc_lv<26> > zext_ln1118_fu_1605_p1;
    sc_signal< sc_lv<26> > zext_ln1118_2_fu_1613_p1;
    sc_signal< sc_lv<26> > zext_ln1118_4_fu_1621_p1;
    sc_signal< sc_lv<26> > zext_ln1118_6_fu_1629_p1;
    sc_signal< sc_lv<18> > grp_fu_491_p1;
    sc_signal< sc_lv<17> > grp_fu_492_p0;
    sc_signal< sc_lv<26> > zext_ln1118_1_fu_1609_p1;
    sc_signal< sc_lv<26> > zext_ln1118_3_fu_1617_p1;
    sc_signal< sc_lv<26> > zext_ln1118_5_fu_1625_p1;
    sc_signal< sc_lv<26> > zext_ln1118_7_fu_1633_p1;
    sc_signal< sc_lv<18> > grp_fu_492_p1;
    sc_signal< sc_lv<26> > grp_fu_491_p2;
    sc_signal< sc_lv<26> > grp_fu_492_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_628_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_628_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_634_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_634_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_640_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_640_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_646_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_646_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_652_p3;
    sc_signal< sc_lv<16> > select_ln65_1_fu_657_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_662_p2;
    sc_signal< sc_lv<16> > select_ln65_3_fu_676_p3;
    sc_signal< sc_lv<16> > select_ln65_4_fu_681_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_686_p2;
    sc_signal< sc_lv<16> > select_ln65_2_fu_668_p3;
    sc_signal< sc_lv<16> > select_ln65_5_fu_692_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_700_p2;
    sc_signal< sc_lv<17> > sext_ln703_fu_714_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_717_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_720_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_734_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_726_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_742_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_760_p2;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_772_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_775_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_789_p3;
    sc_signal< sc_lv<1> > tmp_19_fu_781_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_797_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_815_p2;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_827_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_830_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_844_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_836_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_852_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_870_p2;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_882_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_885_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_899_p3;
    sc_signal< sc_lv<1> > tmp_23_fu_891_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_907_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_925_p2;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_937_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_940_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_954_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_946_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_962_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_980_p2;
    sc_signal< sc_lv<17> > sext_ln703_6_fu_992_p1;
    sc_signal< sc_lv<17> > sub_ln1193_5_fu_995_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_1009_p3;
    sc_signal< sc_lv<1> > tmp_27_fu_1001_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_1017_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_1035_p2;
    sc_signal< sc_lv<17> > sext_ln703_7_fu_1047_p1;
    sc_signal< sc_lv<17> > sub_ln1193_6_fu_1050_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_1064_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_1056_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_1072_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1090_p2;
    sc_signal< sc_lv<17> > sext_ln703_8_fu_1102_p1;
    sc_signal< sc_lv<17> > sub_ln1193_7_fu_1105_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_1119_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_1111_p3;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1127_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1145_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_754_p2;
    sc_signal< sc_lv<10> > tmp_fu_1157_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_748_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_766_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1167_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1175_p3;
    sc_signal< sc_lv<10> > y_V_fu_1183_p3;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_809_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_1196_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_803_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_821_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_1206_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_1214_p3;
    sc_signal< sc_lv<10> > y_V_1_fu_1222_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_864_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_1235_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_858_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_876_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_1245_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_1253_p3;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_919_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1269_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_913_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_931_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_1279_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_1287_p3;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_974_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_1303_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_968_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_986_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_1313_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_1321_p3;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_1029_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1337_p4;
    sc_signal< sc_lv<1> > and_ln786_5_fu_1023_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_1041_p2;
    sc_signal< sc_lv<10> > select_ln340_10_fu_1347_p3;
    sc_signal< sc_lv<10> > select_ln388_5_fu_1355_p3;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_1084_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1371_p4;
    sc_signal< sc_lv<1> > and_ln786_6_fu_1078_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_1096_p2;
    sc_signal< sc_lv<10> > select_ln340_12_fu_1381_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_1389_p3;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_1139_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1405_p4;
    sc_signal< sc_lv<1> > and_ln786_7_fu_1133_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1151_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_1415_p3;
    sc_signal< sc_lv<10> > select_ln388_7_fu_1423_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_1502_p1;
    sc_signal< sc_lv<19> > lhs_V_fu_1499_p1;
    sc_signal< sc_lv<19> > ret_V_fu_1505_p2;
    sc_signal< sc_lv<18> > p_Val2_12_fu_1519_p2;
    sc_signal< sc_lv<1> > p_Result_12_fu_1523_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_1511_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1531_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1549_p2;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_1543_p2;
    sc_signal< sc_lv<10> > tmp_16_fu_1561_p4;
    sc_signal< sc_lv<1> > underflow_fu_1537_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1555_p2;
    sc_signal< sc_lv<10> > select_ln340_16_fu_1571_p3;
    sc_signal< sc_lv<10> > select_ln388_8_fu_1579_p3;
    sc_signal< sc_lv<10> > y_V_8_fu_1587_p3;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_1_fu_803_p2();
    void thread_and_ln786_2_fu_858_p2();
    void thread_and_ln786_3_fu_913_p2();
    void thread_and_ln786_4_fu_968_p2();
    void thread_and_ln786_5_fu_1023_p2();
    void thread_and_ln786_6_fu_1078_p2();
    void thread_and_ln786_7_fu_1133_p2();
    void thread_and_ln786_fu_748_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp218();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp219();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp220();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp221();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state10_pp0_stage0_iter2_ignore_call163();
    void thread_ap_block_state10_pp0_stage0_iter2_ignore_call164();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2_ignore_call163();
    void thread_ap_block_state11_pp0_stage1_iter2_ignore_call164();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state14_pp0_stage0_iter3_ignore_call163();
    void thread_ap_block_state14_pp0_stage0_iter3_ignore_call164();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3_ignore_call163();
    void thread_ap_block_state15_pp0_stage1_iter3_ignore_call164();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state18_pp0_stage0_iter4_ignore_call163();
    void thread_ap_block_state18_pp0_stage0_iter4_ignore_call164();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call163();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call164();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call163();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call164();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter1_ignore_call163();
    void thread_ap_block_state6_pp0_stage0_iter1_ignore_call164();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1_ignore_call163();
    void thread_ap_block_state7_pp0_stage1_iter1_ignore_call164();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_484_p4();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_exp_table4_address0();
    void thread_exp_table4_address1();
    void thread_exp_table4_ce0();
    void thread_exp_table4_ce1();
    void thread_grp_fu_491_p0();
    void thread_grp_fu_491_p1();
    void thread_grp_fu_491_p2();
    void thread_grp_fu_492_p0();
    void thread_grp_fu_492_p1();
    void thread_grp_fu_492_p2();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_ce();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_start();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_ce();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_start();
    void thread_i_fu_590_p2();
    void thread_icmp_ln1496_1_fu_634_p0();
    void thread_icmp_ln1496_1_fu_634_p1();
    void thread_icmp_ln1496_1_fu_634_p2();
    void thread_icmp_ln1496_2_fu_662_p2();
    void thread_icmp_ln1496_3_fu_640_p0();
    void thread_icmp_ln1496_3_fu_640_p1();
    void thread_icmp_ln1496_3_fu_640_p2();
    void thread_icmp_ln1496_4_fu_646_p0();
    void thread_icmp_ln1496_4_fu_646_p1();
    void thread_icmp_ln1496_4_fu_646_p2();
    void thread_icmp_ln1496_5_fu_686_p2();
    void thread_icmp_ln1496_6_fu_700_p2();
    void thread_icmp_ln1496_fu_628_p0();
    void thread_icmp_ln1496_fu_628_p1();
    void thread_icmp_ln1496_fu_628_p2();
    void thread_icmp_ln196_fu_584_p2();
    void thread_invert_table6_address0();
    void thread_invert_table6_ce0();
    void thread_io_acc_block_signal_op293();
    void thread_io_acc_block_signal_op50();
    void thread_lhs_V_fu_1499_p1();
    void thread_or_ln340_1_fu_821_p2();
    void thread_or_ln340_2_fu_876_p2();
    void thread_or_ln340_3_fu_931_p2();
    void thread_or_ln340_4_fu_986_p2();
    void thread_or_ln340_5_fu_1041_p2();
    void thread_or_ln340_6_fu_1096_p2();
    void thread_or_ln340_7_fu_1151_p2();
    void thread_or_ln340_8_fu_1555_p2();
    void thread_or_ln340_fu_766_p2();
    void thread_p_Result_12_fu_1523_p3();
    void thread_p_Result_s_fu_1511_p3();
    void thread_p_Val2_12_fu_1519_p2();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_ret_V_fu_1505_p2();
    void thread_rhs_V_fu_1502_p1();
    void thread_select_ln340_10_fu_1347_p3();
    void thread_select_ln340_12_fu_1381_p3();
    void thread_select_ln340_14_fu_1415_p3();
    void thread_select_ln340_16_fu_1571_p3();
    void thread_select_ln340_2_fu_1206_p3();
    void thread_select_ln340_4_fu_1245_p3();
    void thread_select_ln340_6_fu_1279_p3();
    void thread_select_ln340_8_fu_1313_p3();
    void thread_select_ln340_fu_1167_p3();
    void thread_select_ln388_1_fu_1214_p3();
    void thread_select_ln388_2_fu_1253_p3();
    void thread_select_ln388_3_fu_1287_p3();
    void thread_select_ln388_4_fu_1321_p3();
    void thread_select_ln388_5_fu_1355_p3();
    void thread_select_ln388_6_fu_1389_p3();
    void thread_select_ln388_7_fu_1423_p3();
    void thread_select_ln388_8_fu_1579_p3();
    void thread_select_ln388_fu_1175_p3();
    void thread_select_ln65_1_fu_657_p3();
    void thread_select_ln65_2_fu_668_p3();
    void thread_select_ln65_3_fu_676_p3();
    void thread_select_ln65_4_fu_681_p3();
    void thread_select_ln65_5_fu_692_p3();
    void thread_select_ln65_fu_652_p3();
    void thread_sext_ln241_fu_1600_p1();
    void thread_sext_ln703_1_fu_717_p1();
    void thread_sext_ln703_2_fu_772_p1();
    void thread_sext_ln703_3_fu_827_p1();
    void thread_sext_ln703_4_fu_882_p1();
    void thread_sext_ln703_5_fu_937_p1();
    void thread_sext_ln703_6_fu_992_p1();
    void thread_sext_ln703_7_fu_1047_p1();
    void thread_sext_ln703_8_fu_1102_p1();
    void thread_sext_ln703_fu_714_p1();
    void thread_sub_ln1193_1_fu_775_p2();
    void thread_sub_ln1193_2_fu_830_p2();
    void thread_sub_ln1193_3_fu_885_p2();
    void thread_sub_ln1193_4_fu_940_p2();
    void thread_sub_ln1193_5_fu_995_p2();
    void thread_sub_ln1193_6_fu_1050_p2();
    void thread_sub_ln1193_7_fu_1105_p2();
    void thread_sub_ln1193_fu_720_p2();
    void thread_tmp_10_fu_1235_p4();
    void thread_tmp_11_fu_1269_p4();
    void thread_tmp_12_fu_1303_p4();
    void thread_tmp_13_fu_1337_p4();
    void thread_tmp_14_fu_1371_p4();
    void thread_tmp_15_fu_1405_p4();
    void thread_tmp_16_fu_1561_p4();
    void thread_tmp_17_fu_726_p3();
    void thread_tmp_18_fu_734_p3();
    void thread_tmp_19_fu_781_p3();
    void thread_tmp_20_fu_789_p3();
    void thread_tmp_21_fu_836_p3();
    void thread_tmp_22_fu_844_p3();
    void thread_tmp_23_fu_891_p3();
    void thread_tmp_24_fu_899_p3();
    void thread_tmp_25_fu_946_p3();
    void thread_tmp_26_fu_954_p3();
    void thread_tmp_27_fu_1001_p3();
    void thread_tmp_28_fu_1009_p3();
    void thread_tmp_29_fu_1056_p3();
    void thread_tmp_30_fu_1064_p3();
    void thread_tmp_31_fu_1111_p3();
    void thread_tmp_32_fu_1119_p3();
    void thread_tmp_fu_1157_p4();
    void thread_tmp_s_fu_1196_p4();
    void thread_underflow_fu_1537_p2();
    void thread_x_max_V_fu_706_p3();
    void thread_xor_ln340_10_fu_809_p2();
    void thread_xor_ln340_11_fu_864_p2();
    void thread_xor_ln340_12_fu_919_p2();
    void thread_xor_ln340_13_fu_974_p2();
    void thread_xor_ln340_14_fu_1029_p2();
    void thread_xor_ln340_15_fu_1084_p2();
    void thread_xor_ln340_16_fu_1139_p2();
    void thread_xor_ln340_17_fu_1543_p2();
    void thread_xor_ln340_1_fu_815_p2();
    void thread_xor_ln340_2_fu_870_p2();
    void thread_xor_ln340_3_fu_925_p2();
    void thread_xor_ln340_4_fu_980_p2();
    void thread_xor_ln340_5_fu_1035_p2();
    void thread_xor_ln340_6_fu_1090_p2();
    void thread_xor_ln340_7_fu_1145_p2();
    void thread_xor_ln340_8_fu_1549_p2();
    void thread_xor_ln340_9_fu_754_p2();
    void thread_xor_ln340_fu_760_p2();
    void thread_xor_ln786_1_fu_797_p2();
    void thread_xor_ln786_2_fu_852_p2();
    void thread_xor_ln786_3_fu_907_p2();
    void thread_xor_ln786_4_fu_962_p2();
    void thread_xor_ln786_5_fu_1017_p2();
    void thread_xor_ln786_6_fu_1072_p2();
    void thread_xor_ln786_7_fu_1127_p2();
    void thread_xor_ln786_8_fu_1531_p2();
    void thread_xor_ln786_fu_742_p2();
    void thread_y_V_1_fu_1222_p3();
    void thread_y_V_2_fu_1261_p3();
    void thread_y_V_3_fu_1295_p3();
    void thread_y_V_4_fu_1329_p3();
    void thread_y_V_5_fu_1363_p3();
    void thread_y_V_6_fu_1397_p3();
    void thread_y_V_7_fu_1431_p3();
    void thread_y_V_8_fu_1587_p3();
    void thread_y_V_fu_1183_p3();
    void thread_zext_ln1118_1_fu_1609_p1();
    void thread_zext_ln1118_2_fu_1613_p1();
    void thread_zext_ln1118_3_fu_1617_p1();
    void thread_zext_ln1118_4_fu_1621_p1();
    void thread_zext_ln1118_5_fu_1625_p1();
    void thread_zext_ln1118_6_fu_1629_p1();
    void thread_zext_ln1118_7_fu_1633_p1();
    void thread_zext_ln1118_fu_1605_p1();
    void thread_zext_ln225_1_fu_1230_p1();
    void thread_zext_ln225_2_fu_1439_p1();
    void thread_zext_ln225_3_fu_1443_p1();
    void thread_zext_ln225_4_fu_1447_p1();
    void thread_zext_ln225_5_fu_1451_p1();
    void thread_zext_ln225_6_fu_1481_p1();
    void thread_zext_ln225_7_fu_1485_p1();
    void thread_zext_ln225_fu_1191_p1();
    void thread_zext_ln235_fu_1595_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
