// Seed: 1265413090
`default_nettype id_3 `resetall `timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  type_5(
      id_1, {id_0 == id_0{id_0}}
  );
  always @(posedge 1 or 1) id_2 = 1'h0;
  assign id_2 = id_4;
endmodule
