<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <name preferredWidth="216" />
   <description preferredWidth="262" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals,Library,Library/Processors and Peripherals/Peripherals,Library/University Program/Audio &amp; Video/Video,Project,Library/University Program,Library/University Program/Audio &amp; Video" />
 <window width="1920" height="1080" x="0" y="0" />
 <generation synthesis="VERILOG" path="_PROJECT_NAME_" simulation="NONE" />
</preferences>
