// Seed: 3358729174
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri1 id_3 = 1;
  tri  id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_6 or negedge 1'b0) begin : LABEL_0
    assume (id_8);
  end
  assign id_2[1] = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
