Fitter report for face_blur
Sat Jul 11 10:52:49 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Dual Purpose and Dedicated Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. I/O Assignment Warnings
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Fitter RAM Summary
 21. Fitter DSP Block Usage Summary
 22. DSP Block Details
 23. I/O Rules Summary
 24. I/O Rules Details
 25. I/O Rules Matrix
 26. Fitter Device Options
 27. Operating Settings and Conditions
 28. Fitter Messages
 29. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Failed - Sat Jul 11 10:52:49 2020               ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; face_blur                                       ;
; Top-level Entity Name              ; face_blur                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE55F23C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,468 / 55,856 ( 6 % )                          ;
;     Total combinational functions  ; 3,456 / 55,856 ( 6 % )                          ;
;     Dedicated logic registers      ; 560 / 55,856 ( 1 % )                            ;
; Total registers                    ; 560                                             ;
; Total pins                         ; 60 / 325 ( 18 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,291,456 / 2,396,160 ( 263 % )                 ;
; Embedded Multiplier 9-bit elements ; 19 / 308 ( 6 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE55F23C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4935 ) ; 0.00 % ( 0 / 4935 )        ; 0.00 % ( 0 / 4935 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4935 ) ; 0.00 % ( 0 / 4935 )        ; 0.00 % ( 0 / 4935 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4925 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+-------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                 ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Total logic elements                        ; 3,468 / 55,856 ( 6 % )          ;
;     -- Combinational with no register       ; 2908                            ;
;     -- Register only                        ; 12                              ;
;     -- Combinational with a register        ; 548                             ;
;                                             ;                                 ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 1699                            ;
;     -- 3 input functions                    ; 1410                            ;
;     -- <=2 input functions                  ; 347                             ;
;     -- Register only                        ; 12                              ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 2302                            ;
;     -- arithmetic mode                      ; 1154                            ;
;                                             ;                                 ;
; Total registers*                            ; 560 / 57,409 ( < 1 % )          ;
;     -- Dedicated logic registers            ; 560 / 55,856 ( 1 % )            ;
;     -- I/O registers                        ; 0 / 1,553 ( 0 % )               ;
;                                             ;                                 ;
; Total LABs                                  ; Not available                   ;
; Virtual pins                                ; 0                               ;
; I/O pins                                    ; 60 / 325 ( 18 % )               ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )                   ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                   ;
;                                             ;                                 ;
; M9Ks                                        ; 768 / 260 ( 295 % )             ;
; Total block memory bits                     ; 6,291,456 / 2,396,160 ( 263 % ) ;
; Total block memory implementation bits      ; 7,077,888 / 2,396,160 ( 295 % ) ;
; Embedded Multiplier 9-bit elements          ; 19 / 308 ( 6 % )                ;
; PLLs                                        ; 0 / 4 ( 0 % )                   ;
; Global signals                              ; 1                               ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )                  ;
; JTAGs                                       ; 0 / 1 ( 0 % )                   ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                   ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                   ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                   ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                   ;
; Maximum fan-out                             ; 1328                            ;
; Highest non-global fan-out                  ; 461                             ;
; Total fan-out                               ; 26330                           ;
; Average fan-out                             ; 5.34                            ;
+---------------------------------------------+---------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; eps[0]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[10]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[11]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[12]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[13]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[14]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[15]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[16]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[17]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[18]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[19]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[1]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[20]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[21]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[22]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[23]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[2]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[3]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[4]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[5]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[6]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[7]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[8]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; eps[9]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iCLK     ; Unassigned ; --       ; 1328                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[0] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[1] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[2] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[3] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[4] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[5] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[6] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDATA[7] ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iDVAL    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; iRST_N   ; Unassigned ; --       ; 421                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; oDATA[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[13] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[14] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[15] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[16] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[17] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[18] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[19] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[20] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[21] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[22] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[23] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDATA[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oDVAL     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; K6       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; K5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; L3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; M18      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; M17      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; L18      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; L17      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; K20      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 33 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 41 ( 0 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 42 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 43 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 41 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 39 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 43 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 65             ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 378        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 372        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 366        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 340        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 338        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 333        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 331        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 325        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 141        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 143        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA19     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 186        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB5      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 142        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 144        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 187        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 379        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 373        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 367        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B6       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 341        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 339        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 334        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 332        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 326        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 319        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 282        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 281        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 382        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 383        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 370        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 327        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 322        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 283        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 280        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 279        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 380        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 371        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 328        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 284        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 274        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 388        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 387        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 381        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 364        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 336        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 335        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 330        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 323        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 384        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 374        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 386        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 369        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 337        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 324        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 285        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 276        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 275        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 44         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 385        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 375        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 389        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 368        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 286        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 277        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 243        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 242        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 278        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J20      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 37         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 24         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 248        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 252        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 40         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 39         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 42         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 41         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 38         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 247        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 246        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 239        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 245        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 244        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 238        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 237        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 236        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 235        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 223        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 231        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 232        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 230        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 229        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 234        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 233        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 226        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 228        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 227        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 225        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 224        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 46         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 45         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 191        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 241        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 240        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 189        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 190        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 188        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 184        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 209        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 185        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; oDVAL     ; Incomplete set of assignments ;
; oDATA[0]  ; Incomplete set of assignments ;
; oDATA[1]  ; Incomplete set of assignments ;
; oDATA[2]  ; Incomplete set of assignments ;
; oDATA[3]  ; Incomplete set of assignments ;
; oDATA[4]  ; Incomplete set of assignments ;
; oDATA[5]  ; Incomplete set of assignments ;
; oDATA[6]  ; Incomplete set of assignments ;
; oDATA[7]  ; Incomplete set of assignments ;
; oDATA[8]  ; Incomplete set of assignments ;
; oDATA[9]  ; Incomplete set of assignments ;
; oDATA[10] ; Incomplete set of assignments ;
; oDATA[11] ; Incomplete set of assignments ;
; oDATA[12] ; Incomplete set of assignments ;
; oDATA[13] ; Incomplete set of assignments ;
; oDATA[14] ; Incomplete set of assignments ;
; oDATA[15] ; Incomplete set of assignments ;
; oDATA[16] ; Incomplete set of assignments ;
; oDATA[17] ; Incomplete set of assignments ;
; oDATA[18] ; Incomplete set of assignments ;
; oDATA[19] ; Incomplete set of assignments ;
; oDATA[20] ; Incomplete set of assignments ;
; oDATA[21] ; Incomplete set of assignments ;
; oDATA[22] ; Incomplete set of assignments ;
; oDATA[23] ; Incomplete set of assignments ;
; iCLK      ; Incomplete set of assignments ;
; iRST_N    ; Incomplete set of assignments ;
; iDVAL     ; Incomplete set of assignments ;
; iDATA[0]  ; Incomplete set of assignments ;
; iDATA[1]  ; Incomplete set of assignments ;
; iDATA[2]  ; Incomplete set of assignments ;
; iDATA[3]  ; Incomplete set of assignments ;
; iDATA[4]  ; Incomplete set of assignments ;
; iDATA[5]  ; Incomplete set of assignments ;
; iDATA[6]  ; Incomplete set of assignments ;
; iDATA[7]  ; Incomplete set of assignments ;
; eps[23]   ; Incomplete set of assignments ;
; eps[22]   ; Incomplete set of assignments ;
; eps[21]   ; Incomplete set of assignments ;
; eps[20]   ; Incomplete set of assignments ;
; eps[19]   ; Incomplete set of assignments ;
; eps[18]   ; Incomplete set of assignments ;
; eps[17]   ; Incomplete set of assignments ;
; eps[16]   ; Incomplete set of assignments ;
; eps[15]   ; Incomplete set of assignments ;
; eps[14]   ; Incomplete set of assignments ;
; eps[13]   ; Incomplete set of assignments ;
; eps[12]   ; Incomplete set of assignments ;
; eps[11]   ; Incomplete set of assignments ;
; eps[10]   ; Incomplete set of assignments ;
; eps[9]    ; Incomplete set of assignments ;
; eps[8]    ; Incomplete set of assignments ;
; eps[7]    ; Incomplete set of assignments ;
; eps[6]    ; Incomplete set of assignments ;
; eps[5]    ; Incomplete set of assignments ;
; eps[4]    ; Incomplete set of assignments ;
; eps[3]    ; Incomplete set of assignments ;
; eps[2]    ; Incomplete set of assignments ;
; eps[1]    ; Incomplete set of assignments ;
; eps[0]    ; Incomplete set of assignments ;
; oDVAL     ; Missing location assignment   ;
; oDATA[0]  ; Missing location assignment   ;
; oDATA[1]  ; Missing location assignment   ;
; oDATA[2]  ; Missing location assignment   ;
; oDATA[3]  ; Missing location assignment   ;
; oDATA[4]  ; Missing location assignment   ;
; oDATA[5]  ; Missing location assignment   ;
; oDATA[6]  ; Missing location assignment   ;
; oDATA[7]  ; Missing location assignment   ;
; oDATA[8]  ; Missing location assignment   ;
; oDATA[9]  ; Missing location assignment   ;
; oDATA[10] ; Missing location assignment   ;
; oDATA[11] ; Missing location assignment   ;
; oDATA[12] ; Missing location assignment   ;
; oDATA[13] ; Missing location assignment   ;
; oDATA[14] ; Missing location assignment   ;
; oDATA[15] ; Missing location assignment   ;
; oDATA[16] ; Missing location assignment   ;
; oDATA[17] ; Missing location assignment   ;
; oDATA[18] ; Missing location assignment   ;
; oDATA[19] ; Missing location assignment   ;
; oDATA[20] ; Missing location assignment   ;
; oDATA[21] ; Missing location assignment   ;
; oDATA[22] ; Missing location assignment   ;
; oDATA[23] ; Missing location assignment   ;
; iCLK      ; Missing location assignment   ;
; iRST_N    ; Missing location assignment   ;
; iDVAL     ; Missing location assignment   ;
; iDATA[0]  ; Missing location assignment   ;
; iDATA[1]  ; Missing location assignment   ;
; iDATA[2]  ; Missing location assignment   ;
; iDATA[3]  ; Missing location assignment   ;
; iDATA[4]  ; Missing location assignment   ;
; iDATA[5]  ; Missing location assignment   ;
; iDATA[6]  ; Missing location assignment   ;
; iDATA[7]  ; Missing location assignment   ;
; eps[23]   ; Missing location assignment   ;
; eps[22]   ; Missing location assignment   ;
; eps[21]   ; Missing location assignment   ;
; eps[20]   ; Missing location assignment   ;
; eps[19]   ; Missing location assignment   ;
; eps[18]   ; Missing location assignment   ;
; eps[17]   ; Missing location assignment   ;
; eps[16]   ; Missing location assignment   ;
; eps[15]   ; Missing location assignment   ;
; eps[14]   ; Missing location assignment   ;
; eps[13]   ; Missing location assignment   ;
; eps[12]   ; Missing location assignment   ;
; eps[11]   ; Missing location assignment   ;
; eps[10]   ; Missing location assignment   ;
; eps[9]    ; Missing location assignment   ;
; eps[8]    ; Missing location assignment   ;
; eps[7]    ; Missing location assignment   ;
; eps[6]    ; Missing location assignment   ;
; eps[5]    ; Missing location assignment   ;
; eps[4]    ; Missing location assignment   ;
; eps[3]    ; Missing location assignment   ;
; eps[2]    ; Missing location assignment   ;
; eps[1]    ; Missing location assignment   ;
; eps[0]    ; Missing location assignment   ;
+-----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                            ; Entity Name         ; Library Name ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |face_blur                                           ; 0 (0)       ; 560 (0)                   ; 0 (0)         ; 6291456     ; 19           ; 1       ; 9         ; 60   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur                                                                                                                                                                     ; face_blur           ; work         ;
;    |data_ctrl:data_ctrl_inst|                        ; 0 (0)       ; 536 (0)                   ; 0 (0)         ; 0           ; 19           ; 1       ; 9         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst                                                                                                                                            ; data_ctrl           ; work         ;
;       |blur:b0|                                      ; 0 (0)       ; 408 (408)                 ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0                                                                                                                                    ; blur                ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0                                                                                                                     ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core                                                                                                  ; multcore            ; work         ;
;                |mpar_add:padder|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                  ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                             ; lpm_add_sub         ; work         ;
;                      |add_sub_lgh:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                  ; add_sub_lgh         ; work         ;
;                   |mpar_add:sub_par_add|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                             ; mpar_add            ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                        ; lpm_add_sub         ; work         ;
;                         |add_sub_pgh:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|blur:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated             ; add_sub_pgh         ; work         ;
;       |calcu_a:calcu_a_inst|                         ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst                                                                                                                       ; calcu_a             ; work         ;
;          |lpm_divide:Div0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_ikm:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                         ; lpm_divide_ikm      ; work         ;
;                |sign_div_unsign_anh:divider|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                             ; sign_div_unsign_anh ; work         ;
;                   |alt_u_div_8af:divider|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                       ; alt_u_div_8af       ; work         ;
;                      |add_sub_8pc:add_sub_1|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;       |calcu_b:calcu_b_inst|                         ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst                                                                                                                       ; calcu_b             ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_bdt:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                ; mult_bdt            ; work         ;
;       |covAB:covAB_inst|                             ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst                                                                                                                           ; covAB               ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0                                                                                                            ; lpm_mult            ; work         ;
;             |mult_bdt:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                    ; mult_bdt            ; work         ;
;       |flow_ctrl:flow_ctrl_inst|                     ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst                                                                                                                   ; flow_ctrl           ; work         ;
;       |output_jpg:output_jpg_inst|                   ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst                                                                                                                 ; output_jpg          ; work         ;
;       |read_data:read_data_inst|                     ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst                                                                                                                   ; read_data           ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst|lpm_mult:Mult0                                                                                                    ; lpm_mult            ; work         ;
;             |mult_aat:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst|lpm_mult:Mult0|mult_aat:auto_generated                                                                            ; mult_aat            ; work         ;
;       |result:result_inst|                           ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|result:result_inst                                                                                                                         ; result              ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0                                                                                                          ; lpm_mult            ; work         ;
;             |mult_bdt:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                  ; mult_bdt            ; work         ;
;       |wire_switch:wire_switch_inst|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|data_ctrl:data_ctrl_inst|wire_switch:wire_switch_inst                                                                                                               ; wire_switch         ; work         ;
;    |ram1:u1|                                         ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1                                                                                                                                                             ; ram1                ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1|altsyncram:altsyncram_component                                                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_rkf1:auto_generated|            ; 0 (0)       ; 6 (6)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated                                                                                              ; altsyncram_rkf1     ; work         ;
;             |decode_k8a:rden_decode|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode                                                                       ; decode_k8a          ; work         ;
;             |decode_rsa:decode3|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3                                                                           ; decode_rsa          ; work         ;
;             |mux_pob:mux2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|mux_pob:mux2                                                                                 ; mux_pob             ; work         ;
;    |ram1:u2|                                         ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2                                                                                                                                                             ; ram1                ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2|altsyncram:altsyncram_component                                                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_rkf1:auto_generated|            ; 0 (0)       ; 6 (6)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated                                                                                              ; altsyncram_rkf1     ; work         ;
;             |decode_k8a:rden_decode|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode                                                                       ; decode_k8a          ; work         ;
;             |decode_rsa:decode3|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3                                                                           ; decode_rsa          ; work         ;
;             |mux_pob:mux2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|mux_pob:mux2                                                                                 ; mux_pob             ; work         ;
;    |ram1:u3|                                         ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3                                                                                                                                                             ; ram1                ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3|altsyncram:altsyncram_component                                                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_rkf1:auto_generated|            ; 0 (0)       ; 6 (6)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated                                                                                              ; altsyncram_rkf1     ; work         ;
;             |decode_k8a:rden_decode|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode                                                                       ; decode_k8a          ; work         ;
;             |decode_rsa:decode3|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3                                                                           ; decode_rsa          ; work         ;
;             |mux_pob:mux2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|mux_pob:mux2                                                                                 ; mux_pob             ; work         ;
;    |ram1:u4|                                         ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4                                                                                                                                                             ; ram1                ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)       ; 6 (0)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4|altsyncram:altsyncram_component                                                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_rkf1:auto_generated|            ; 0 (0)       ; 6 (6)                     ; 0 (0)         ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated                                                                                              ; altsyncram_rkf1     ; work         ;
;             |decode_k8a:rden_decode|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode                                                                       ; decode_k8a          ; work         ;
;             |decode_rsa:decode3|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3                                                                           ; decode_rsa          ; work         ;
;             |mux_pob:mux2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |face_blur|ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|mux_pob:mux2                                                                                 ; mux_pob             ; work         ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; oDVAL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oDATA[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; iCLK      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iRST_N    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDVAL     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[0]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[1]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[2]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[3]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[4]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[5]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[6]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; iDATA[7]  ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[23]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[22]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[21]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[20]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[19]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[18]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[17]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[16]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[15]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[14]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[13]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[12]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[11]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[10]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[9]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[8]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[7]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[6]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[5]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[4]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[3]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[2]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[1]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; eps[0]    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; iCLK                ;                   ;         ;
; iRST_N              ;                   ;         ;
; iDVAL               ;                   ;         ;
; iDATA[0]            ;                   ;         ;
; iDATA[1]            ;                   ;         ;
; iDATA[2]            ;                   ;         ;
; iDATA[3]            ;                   ;         ;
; iDATA[4]            ;                   ;         ;
; iDATA[5]            ;                   ;         ;
; iDATA[6]            ;                   ;         ;
; iDATA[7]            ;                   ;         ;
; eps[23]             ;                   ;         ;
; eps[22]             ;                   ;         ;
; eps[21]             ;                   ;         ;
; eps[20]             ;                   ;         ;
; eps[19]             ;                   ;         ;
; eps[18]             ;                   ;         ;
; eps[17]             ;                   ;         ;
; eps[16]             ;                   ;         ;
; eps[15]             ;                   ;         ;
; eps[14]             ;                   ;         ;
; eps[13]             ;                   ;         ;
; eps[12]             ;                   ;         ;
; eps[11]             ;                   ;         ;
; eps[10]             ;                   ;         ;
; eps[9]              ;                   ;         ;
; eps[8]              ;                   ;         ;
; eps[7]              ;                   ;         ;
; eps[6]              ;                   ;         ;
; eps[5]              ;                   ;         ;
; eps[4]              ;                   ;         ;
; eps[3]              ;                   ;         ;
; eps[2]              ;                   ;         ;
; eps[1]              ;                   ;         ;
; eps[0]              ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; data_ctrl:data_ctrl_inst|blur:b0|databuf[0][13]~47                                                              ; Unassigned ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|blur:b0|databuf[0][13]~49                                                              ; Unassigned ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst|iAddr[10]~36                                                      ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|iAddr[13]~46                                                      ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|covAB:covAB_inst|iAddr[0]~46                                                           ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15]~36                                               ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]~46                                                  ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; data_ctrl:data_ctrl_inst|result:result_inst|iAddr[13]~46                                                        ; Unassigned ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; iCLK                                                                                                            ; Unassigned ; 1328    ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
; iRST_N                                                                                                          ; Unassigned ; 421     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1303w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1321w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1332w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1343w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1354w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1365w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1376w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1387w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1215w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1232w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1242w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1252w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1262w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1272w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1282w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1292w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1303w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1321w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1332w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1343w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1354w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1365w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1376w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1215w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1232w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1242w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1252w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1262w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1272w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1282w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1292w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1292w[3]~0     ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1303w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1321w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1332w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1343w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1354w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1365w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1376w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1387w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1215w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1232w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1242w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1252w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1262w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1272w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1282w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1292w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1303w[3]   ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1321w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1332w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1343w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1354w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1365w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1376w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_k8a:rden_decode|w_anode1387w[3]~0 ; Unassigned ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1215w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1232w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1242w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1252w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1262w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1272w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1282w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|decode_rsa:decode3|w_anode1292w[3]       ; Unassigned ; 24      ; Write enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                              ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; iCLK ; Unassigned ; 1328    ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                              ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1572864 ; 65536                       ; 24                          ; --                          ; --                          ; 1572864             ; 192  ; None ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
; ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1572864 ; 65536                       ; 24                          ; --                          ; --                          ; 1572864             ; 192  ; None ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
; ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1572864 ; 65536                       ; 24                          ; --                          ; --                          ; 1572864             ; 192  ; None ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
; ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1572864 ; 65536                       ; 24                          ; --                          ; --                          ; 1572864             ; 192  ; None ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
+-----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 308               ;
; Simple Multipliers (18-bit)           ; 9           ; 1                   ; 154               ;
; Embedded Multiplier Blocks            ; --          ; --                  ; 154               ;
; Embedded Multiplier 9-bit elements    ; 19          ; 2                   ; 308               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 10          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                       ; Location   ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]           ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1       ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4           ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3       ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6           ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5       ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]         ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1     ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]             ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1         ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4         ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3     ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6         ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5     ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4             ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3         ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6             ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5         ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; data_ctrl:data_ctrl_inst|read_data:read_data_inst|lpm_mult:Mult0|mult_aat:auto_generated|mac_out2     ; Simple Multiplier (9-bit)  ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_ctrl:data_ctrl_inst|read_data:read_data_inst|lpm_mult:Mult0|mult_aat:auto_generated|mac_mult1 ;                            ; Unassigned ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 2     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 7     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Unchecked    ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 3         ; 0            ; 0            ; 3         ; 3         ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 35           ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 3         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 57        ; 0            ; 0            ; 57        ; 57        ; 0            ; 25           ; 0            ; 0            ; 32           ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 57        ; 0            ; 0            ;
; Total Inapplicable ; 60           ; 60           ; 60           ; 60           ; 60           ; 0         ; 60           ; 60           ; 0         ; 0         ; 60           ; 35           ; 60           ; 60           ; 25           ; 60           ; 35           ; 25           ; 60           ; 60           ; 60           ; 35           ; 60           ; 60           ; 60           ; 60           ; 60           ; 0         ; 60           ; 60           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; oDVAL              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; oDATA[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iCLK               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iRST_N             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iDVAL              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iDATA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; iDATA[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; eps[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE55F23C8 for design "face_blur"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 60 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'face_blur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node iCLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) File: F:/intelFPGA/signal2/face_blur/verilog/lab2/face_blur.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 59 (unused VREF, 2.5V VCCIO, 34 input, 25 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Error (170048): Selected device has 260 RAM location(s) of type M9K.  However, the current design needs more than 260 to successfully fit
    Info (170057): List of RAM cells constrained to M9K locations
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3360
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a145" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3383
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3406
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3429
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a148" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3452
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3475
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a150" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3498
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a151" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3521
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a152" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3544
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a153" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3567
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a154" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3590
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a155" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3613
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a156" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3636
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a157" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3659
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a158" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3682
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a159" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3705
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a160" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3728
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a161" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3751
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a162" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3774
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a163" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3797
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a164" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3820
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a165" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3843
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a166" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3866
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a167" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3889
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a120" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2808
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a121" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2831
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a122" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2854
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a123" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2877
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a124" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2900
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a125" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2923
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a126" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2946
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a127" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2969
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a128" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2992
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a129" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3015
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a130" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3038
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a131" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3061
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a132" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3084
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a133" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3107
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a134" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3130
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a135" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3153
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a136" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3176
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a137" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3199
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a138" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3222
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a139" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3245
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a140" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3268
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a141" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3291
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a142" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3314
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a143" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3337
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2256
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a97" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2279
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a98" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2302
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2325
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2348
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2371
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2394
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2417
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a104" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2440
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a105" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2463
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a106" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2486
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a107" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2509
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a108" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2532
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a109" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2555
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a110" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2578
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a111" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2601
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a112" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2624
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a113" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2647
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a114" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2670
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a115" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2693
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a116" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2716
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a117" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2739
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a118" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2762
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a119" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2785
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3912
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a169" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3935
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3958
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a171" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3981
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a172" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4004
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a173" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4027
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a174" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4050
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4073
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a176" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4096
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a177" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4119
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a178" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4142
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a179" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4165
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a180" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4188
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a181" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4211
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a182" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4234
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a183" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4257
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a184" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4280
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a185" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4303
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a186" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4326
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a187" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4349
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a188" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4372
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a189" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4395
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a190" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4418
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a191" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4441
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 600
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a25" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 623
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a26" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 646
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 669
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a28" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 692
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 715
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a30" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 738
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a31" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 761
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a32" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 784
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a33" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 807
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a34" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 830
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a35" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 853
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a36" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 876
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a37" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 899
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a38" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 922
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a39" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 945
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a40" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 968
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a41" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 991
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a42" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1014
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a43" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1037
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a44" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1060
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a45" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1083
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a46" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1106
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a47" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1129
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a48" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1152
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a49" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1175
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a50" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1198
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a51" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1221
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a52" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1244
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1267
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a54" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1290
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1313
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a56" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1336
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a57" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1359
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a58" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1382
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a59" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1405
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a60" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1428
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a61" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1451
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a62" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1474
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a63" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1497
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a64" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1520
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a65" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1543
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a66" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1566
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a67" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1589
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a68" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1612
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a69" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1635
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a70" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1658
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a71" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1681
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 48
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 71
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a2" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 94
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a3" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 117
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a4" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 140
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 163
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a6" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 186
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a7" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 209
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a8" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 232
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a9" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 255
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a10" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 278
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a11" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 301
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a12" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 324
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a13" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 347
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a14" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 370
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a15" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 393
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a16" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 416
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a17" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 439
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a18" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 462
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a19" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 485
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a20" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 508
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a21" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 531
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a22" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 554
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a23" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 577
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a72" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1704
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1727
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1750
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a75" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1773
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1796
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1819
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1842
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1865
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a80" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1888
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a81" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1911
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a82" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1934
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a83" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1957
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a84" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1980
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a85" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2003
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a86" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2026
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a87" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2049
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a88" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2072
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a89" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2095
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a90" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2118
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a91" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2141
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a92" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2164
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a93" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2187
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a94" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2210
        Info (170000): Node "ram1:u1|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a95" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2233
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a151" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3521
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a150" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3498
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3475
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a148" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3452
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3429
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3406
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a145" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3383
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3360
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a152" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3544
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a153" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3567
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a154" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3590
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a155" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3613
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a156" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3636
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a157" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3659
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a158" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3682
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a159" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3705
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a160" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3728
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a161" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3751
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a162" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3774
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a163" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3797
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a164" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3820
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a165" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3843
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a166" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3866
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a167" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3889
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a127" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2969
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a126" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2946
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a125" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2923
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a124" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2900
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a123" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2877
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a122" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2854
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a121" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2831
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a120" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2808
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a128" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2992
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a129" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3015
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a130" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3038
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a131" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3061
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a132" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3084
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a133" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3107
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a134" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3130
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a135" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3153
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a136" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3176
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a137" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3199
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a138" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3222
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a139" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3245
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a140" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3268
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a141" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3291
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a142" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3314
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a143" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3337
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2417
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2394
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2371
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2348
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2325
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a98" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2302
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a97" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2279
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2256
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a104" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2440
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a105" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2463
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a106" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2486
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a107" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2509
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a108" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2532
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a109" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2555
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a110" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2578
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a111" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2601
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a112" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2624
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a113" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2647
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a114" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2670
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a115" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2693
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a116" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2716
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a117" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2739
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a118" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2762
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a119" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2785
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4073
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a174" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4050
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a173" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4027
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a172" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4004
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a171" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3981
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3958
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a169" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3935
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3912
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a176" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4096
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a177" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4119
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a178" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4142
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a179" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4165
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a180" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4188
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a181" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4211
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a182" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4234
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a183" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4257
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a184" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4280
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a185" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4303
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a186" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4326
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a187" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4349
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a188" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4372
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a189" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4395
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a190" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4418
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a191" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4441
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a31" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 761
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a30" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 738
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 715
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a28" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 692
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 669
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a26" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 646
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a25" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 623
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 600
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a32" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 784
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a33" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 807
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a34" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 830
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a35" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 853
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a36" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 876
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a37" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 899
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a38" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 922
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a39" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 945
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a40" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 968
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a41" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 991
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a42" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1014
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a43" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1037
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a44" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1060
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a45" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1083
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a46" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1106
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a47" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1129
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1313
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a54" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1290
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1267
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a52" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1244
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a51" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1221
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a50" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1198
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a49" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1175
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a48" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1152
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a56" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1336
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a57" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1359
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a58" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1382
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a59" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1405
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a60" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1428
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a61" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1451
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a62" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1474
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a63" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1497
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a64" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1520
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a65" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1543
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a66" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1566
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a67" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1589
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a68" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1612
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a69" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1635
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a70" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1658
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a71" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1681
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a7" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 209
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a6" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 186
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 163
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a4" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 140
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a3" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 117
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a2" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 94
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 71
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 48
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a8" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 232
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a9" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 255
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a10" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 278
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a11" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 301
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a12" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 324
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a13" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 347
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a14" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 370
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a15" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 393
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a16" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 416
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a17" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 439
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a18" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 462
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a19" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 485
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a20" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 508
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a21" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 531
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a22" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 554
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a23" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 577
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1865
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1842
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1819
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1796
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a75" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1773
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1750
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1727
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a72" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1704
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a80" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1888
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a81" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1911
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a82" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1934
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a83" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1957
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a84" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1980
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a85" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2003
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a86" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2026
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a87" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2049
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a88" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2072
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a89" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2095
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a90" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2118
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a91" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2141
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a92" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2164
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a93" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2187
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a94" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2210
        Info (170000): Node "ram1:u4|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a95" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2233
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a151" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3521
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a150" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3498
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3475
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a148" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3452
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3429
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3406
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a145" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3383
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3360
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a152" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3544
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a153" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3567
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a154" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3590
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a155" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3613
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a156" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3636
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a157" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3659
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a158" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3682
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a159" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3705
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a160" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3728
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a161" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3751
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a162" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3774
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a163" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3797
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a164" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3820
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a165" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3843
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a166" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3866
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a167" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3889
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a127" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2969
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a126" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2946
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a125" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2923
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a124" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2900
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a123" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2877
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a122" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2854
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a121" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2831
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a120" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2808
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a128" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2992
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a129" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3015
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a130" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3038
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a131" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3061
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a132" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3084
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a133" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3107
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a134" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3130
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a135" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3153
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a136" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3176
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a137" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3199
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a138" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3222
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a139" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3245
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a140" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3268
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a141" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3291
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a142" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3314
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a143" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3337
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2417
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2394
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2371
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2348
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2325
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a98" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2302
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a97" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2279
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2256
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a104" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2440
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a105" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2463
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a106" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2486
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a107" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2509
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a108" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2532
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a109" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2555
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a110" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2578
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a111" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2601
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a112" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2624
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a113" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2647
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a114" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2670
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a115" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2693
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a116" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2716
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a117" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2739
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a118" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2762
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a119" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2785
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4073
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a174" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4050
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a173" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4027
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a172" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4004
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a171" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3981
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3958
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a169" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3935
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3912
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a176" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4096
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a177" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4119
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a178" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4142
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a179" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4165
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a180" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4188
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a181" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4211
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a182" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4234
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a183" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4257
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a184" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4280
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a185" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4303
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a186" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4326
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a187" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4349
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a188" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4372
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a189" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4395
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a190" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4418
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a191" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4441
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a31" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 761
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a30" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 738
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 715
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a28" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 692
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 669
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a26" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 646
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a25" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 623
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 600
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a32" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 784
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a33" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 807
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a34" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 830
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a35" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 853
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a36" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 876
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a37" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 899
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a38" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 922
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a39" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 945
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a40" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 968
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a41" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 991
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a42" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1014
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a43" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1037
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a44" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1060
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a45" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1083
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a46" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1106
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a47" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1129
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1313
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a54" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1290
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1267
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a52" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1244
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a51" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1221
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a50" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1198
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a49" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1175
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a48" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1152
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a56" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1336
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a57" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1359
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a58" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1382
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a59" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1405
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a60" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1428
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a61" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1451
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a62" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1474
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a63" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1497
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a64" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1520
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a65" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1543
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a66" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1566
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a67" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1589
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a68" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1612
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a69" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1635
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a70" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1658
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a71" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1681
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a7" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 209
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a6" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 186
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 163
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a4" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 140
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a3" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 117
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a2" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 94
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 71
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 48
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a8" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 232
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a9" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 255
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a10" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 278
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a11" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 301
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a12" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 324
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a13" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 347
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a14" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 370
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a15" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 393
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a16" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 416
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a17" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 439
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a18" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 462
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a19" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 485
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a20" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 508
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a21" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 531
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a22" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 554
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a23" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 577
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1865
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1842
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1819
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1796
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a75" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1773
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1750
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1727
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a72" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1704
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a80" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1888
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a81" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1911
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a82" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1934
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a83" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1957
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a84" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1980
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a85" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2003
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a86" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2026
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a87" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2049
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a88" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2072
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a89" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2095
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a90" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2118
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a91" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2141
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a92" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2164
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a93" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2187
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a94" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2210
        Info (170000): Node "ram1:u2|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a95" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2233
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3360
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a145" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3383
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3406
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3429
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a148" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3452
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3475
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a150" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3498
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a151" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3521
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a152" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3544
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a153" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3567
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a154" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3590
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a155" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3613
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a156" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3636
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a157" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3659
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a158" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3682
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a159" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3705
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a160" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3728
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a161" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3751
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a162" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3774
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a163" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3797
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a164" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3820
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a165" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3843
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a166" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3866
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a167" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3889
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a120" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2808
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a121" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2831
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a122" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2854
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a123" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2877
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a124" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2900
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a125" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2923
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a126" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2946
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a127" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2969
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a128" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2992
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a129" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3015
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a130" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3038
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a131" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3061
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a132" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3084
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a133" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3107
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a134" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3130
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a135" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3153
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a136" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3176
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a137" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3199
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a138" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3222
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a139" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3245
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a140" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3268
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a141" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3291
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a142" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3314
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a143" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3337
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2256
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a97" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2279
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a98" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2302
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2325
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2348
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2371
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2394
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2417
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a104" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2440
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a105" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2463
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a106" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2486
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a107" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2509
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a108" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2532
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a109" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2555
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a110" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2578
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a111" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2601
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a112" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2624
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a113" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2647
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a114" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2670
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a115" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2693
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a116" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2716
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a117" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2739
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a118" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2762
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a119" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2785
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3912
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a169" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3935
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3958
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a171" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 3981
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a172" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4004
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a173" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4027
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a174" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4050
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4073
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a176" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4096
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a177" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4119
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a178" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4142
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a179" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4165
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a180" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4188
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a181" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4211
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a182" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4234
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a183" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4257
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a184" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4280
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a185" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4303
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a186" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4326
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a187" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4349
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a188" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4372
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a189" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4395
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a190" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4418
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a191" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 4441
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 600
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a25" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 623
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a26" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 646
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 669
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a28" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 692
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 715
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a30" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 738
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a31" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 761
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a32" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 784
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a33" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 807
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a34" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 830
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a35" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 853
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a36" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 876
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a37" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 899
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a38" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 922
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a39" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 945
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a40" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 968
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a41" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 991
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a42" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1014
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a43" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1037
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a44" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1060
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a45" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1083
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a46" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1106
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a47" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1129
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a48" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1152
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a49" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1175
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a50" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1198
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a51" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1221
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a52" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1244
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1267
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a54" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1290
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1313
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a56" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1336
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a57" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1359
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a58" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1382
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a59" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1405
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a60" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1428
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a61" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1451
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a62" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1474
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a63" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1497
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a64" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1520
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a65" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1543
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a66" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1566
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a67" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1589
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a68" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1612
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a69" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1635
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a70" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1658
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a71" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1681
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 48
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 71
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a2" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 94
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a3" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 117
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a4" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 140
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 163
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a6" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 186
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a7" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 209
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a8" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 232
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a9" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 255
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a10" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 278
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a11" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 301
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a12" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 324
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a13" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 347
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a14" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 370
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a15" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 393
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a16" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 416
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a17" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 439
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a18" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 462
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a19" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 485
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a20" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 508
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a21" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 531
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a22" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 554
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a23" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 577
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a72" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1704
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1727
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1750
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a75" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1773
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1796
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1819
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1842
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1865
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a80" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1888
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a81" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1911
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a82" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1934
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a83" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1957
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a84" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 1980
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a85" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2003
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a86" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2026
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a87" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2049
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a88" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2072
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a89" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2095
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a90" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2118
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a91" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2141
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a92" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2164
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a93" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2187
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a94" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2210
        Info (170000): Node "ram1:u3|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a95" File: F:/intelFPGA/signal2/face_blur/verilog/lab2/db/altsyncram_rkf1.tdf Line: 2233
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.09 seconds.
Error (171000): Can't fit design in device
Info (144001): Generated suppressed messages file F:/intelFPGA/signal2/face_blur/verilog/lab2/output_files/face_blur.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 5237 megabytes
    Error: Processing ended: Sat Jul 11 10:52:49 2020
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/intelFPGA/signal2/face_blur/verilog/lab2/output_files/face_blur.fit.smsg.


