Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Apr 25 21:22:28 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-371264601.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.705        0.000                      0                10786        0.021        0.000                      0                10784        0.264        0.000                       0                  3402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.768        0.000                      0                   13        0.246        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.705        0.000                      0                10771        0.021        0.000                      0                10771        3.750        0.000                       0                  3306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.745        0.000                      0                    1                                                                        
              sys_clk             2.436        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.718ns (36.363%)  route 1.257ns (63.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.801     6.516    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.419     6.935 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.688     7.623    reset_counter[1]
    SLICE_X158Y172       LUT4 (Prop_lut4_I0_O)        0.299     7.922 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.568     8.490    reset_counter[3]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.516    
                         clock uncertainty           -0.053    11.463    
    SLICE_X159Y172       FDSE (Setup_fdse_C_CE)      -0.205    11.258    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.718ns (36.363%)  route 1.257ns (63.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.801     6.516    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.419     6.935 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.688     7.623    reset_counter[1]
    SLICE_X158Y172       LUT4 (Prop_lut4_I0_O)        0.299     7.922 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.568     8.490    reset_counter[3]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.516    
                         clock uncertainty           -0.053    11.463    
    SLICE_X159Y172       FDSE (Setup_fdse_C_CE)      -0.205    11.258    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.718ns (36.363%)  route 1.257ns (63.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.801     6.516    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.419     6.935 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.688     7.623    reset_counter[1]
    SLICE_X158Y172       LUT4 (Prop_lut4_I0_O)        0.299     7.922 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.568     8.490    reset_counter[3]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.516    
                         clock uncertainty           -0.053    11.463    
    SLICE_X159Y172       FDSE (Setup_fdse_C_CE)      -0.205    11.258    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.718ns (36.363%)  route 1.257ns (63.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.801     6.516    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.419     6.935 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.688     7.623    reset_counter[1]
    SLICE_X158Y172       LUT4 (Prop_lut4_I0_O)        0.299     7.922 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.568     8.490    reset_counter[3]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.516    
                         clock uncertainty           -0.053    11.463    
    SLICE_X159Y172       FDSE (Setup_fdse_C_CE)      -0.205    11.258    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.080%)  route 0.554ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.554     7.490    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.480    
                         clock uncertainty           -0.053    11.427    
    SLICE_X159Y172       FDSE (Setup_fdse_C_S)       -0.604    10.823    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.080%)  route 0.554ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.554     7.490    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.315    11.480    
                         clock uncertainty           -0.053    11.427    
    SLICE_X159Y172       FDSE (Setup_fdse_C_S)       -0.604    10.823    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.080%)  route 0.554ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.554     7.490    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.315    11.480    
                         clock uncertainty           -0.053    11.427    
    SLICE_X159Y172       FDSE (Setup_fdse_C_S)       -0.604    10.823    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.080%)  route 0.554ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.554     7.490    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.315    11.480    
                         clock uncertainty           -0.053    11.427    
    SLICE_X159Y172       FDSE (Setup_fdse_C_S)       -0.604    10.823    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.718ns (44.858%)  route 0.883ns (55.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.883     7.819    clk200_rst
    SLICE_X160Y172       LUT6 (Prop_lut6_I5_O)        0.299     8.118 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.118    ic_reset_i_1_n_0
    SLICE_X160Y172       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X160Y172       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.329    11.496    
                         clock uncertainty           -0.053    11.443    
    SLICE_X160Y172       FDRE (Setup_fdre_C_D)        0.029    11.472    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 11.164 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.801     6.516    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.419     6.935 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.890     7.825    reset_counter[1]
    SLICE_X159Y172       LUT2 (Prop_lut2_I1_O)        0.327     8.152 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.152    reset_counter[1]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.687    11.164    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.516    
                         clock uncertainty           -0.053    11.463    
    SLICE_X159Y172       FDSE (Setup_fdse_C_D)        0.075    11.538    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  3.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.382%)  route 0.148ns (39.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.128     2.068 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.148     2.216    reset_counter[3]
    SLICE_X160Y172       LUT6 (Prop_lut6_I3_O)        0.098     2.314 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.314    ic_reset_i_1_n_0
    SLICE_X160Y172       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X160Y172       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.517     1.977    
    SLICE_X160Y172       FDRE (Hold_fdre_C_D)         0.091     2.068    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.141     2.081 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.262    reset_counter[0]
    SLICE_X159Y172       LUT4 (Prop_lut4_I1_O)        0.043     2.305 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.305    reset_counter[3]_i_2_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.940    
    SLICE_X159Y172       FDSE (Hold_fdse_C_D)         0.107     2.047    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.141     2.081 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.262    reset_counter[0]
    SLICE_X159Y172       LUT3 (Prop_lut3_I1_O)        0.045     2.307 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.307    reset_counter[2]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.940    
    SLICE_X159Y172       FDSE (Hold_fdse_C_D)         0.092     2.032    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.432%)  route 0.197ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.197     2.265    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.976    
    SLICE_X159Y172       FDSE (Hold_fdse_C_S)        -0.072     1.904    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.432%)  route 0.197ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.197     2.265    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.976    
    SLICE_X159Y172       FDSE (Hold_fdse_C_S)        -0.072     1.904    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.432%)  route 0.197ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.197     2.265    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.976    
    SLICE_X159Y172       FDSE (Hold_fdse_C_S)        -0.072     1.904    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.432%)  route 0.197ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.197     2.265    clk200_rst
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.976    
    SLICE_X159Y172       FDSE (Hold_fdse_C_S)        -0.072     1.904    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.183ns (33.769%)  route 0.359ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.141     2.081 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.359     2.440    reset_counter[0]
    SLICE_X159Y172       LUT2 (Prop_lut2_I0_O)        0.042     2.482 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.482    reset_counter[1]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.940    
    SLICE_X159Y172       FDSE (Hold_fdse_C_D)         0.107     2.047    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.134%)  route 0.359ns (65.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.141     2.081 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.359     2.440    reset_counter[0]
    SLICE_X159Y172       LUT1 (Prop_lut1_I0_O)        0.045     2.485 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.485    reset_counter0[0]
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.940    
    SLICE_X159Y172       FDSE (Hold_fdse_C_D)         0.091     2.031    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.308%)  route 0.254ns (57.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.635     1.940    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y172       FDSE (Prop_fdse_C_Q)         0.141     2.081 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.077     2.158    reset_counter[2]
    SLICE_X158Y172       LUT4 (Prop_lut4_I2_O)        0.045     2.203 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.176     2.379    reset_counter[3]_i_1_n_0
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.904     2.493    clk200_clk
    SLICE_X159Y172       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.940    
    SLICE_X159Y172       FDSE (Hold_fdse_C_CE)       -0.039     1.901    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y172   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X159Y172   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X159Y172   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X159Y172   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X159Y172   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y172   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y172   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X159Y172   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine6_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.211ns (35.588%)  route 5.812ns (64.412%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.458     5.940    sdram_bankmachine2_hit
    SLICE_X149Y164       LUT6 (Prop_lut6_I3_O)        0.373     6.313 r  sdram_choose_req_grant[2]_i_37/O
                         net (fo=1, routed)           0.407     6.720    sdram_choose_req_grant[2]_i_37_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I4_O)        0.124     6.844 f  sdram_choose_req_grant[2]_i_17/O
                         net (fo=12, routed)          0.968     7.812    sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X147Y162       LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.936    new_master_rdata_valid0_i_3_n_0
    SLICE_X147Y162       MUXF7 (Prop_muxf7_I0_O)      0.212     8.148 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.637     8.784    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X149Y163       LUT5 (Prop_lut5_I4_O)        0.293     9.077 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=26, routed)          0.783     9.860    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X145Y166       LUT5 (Prop_lut5_I4_O)        0.326    10.186 r  lm32_cpu/load_store_unit/sdram_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.580    10.766    lm32_cpu_n_395
    SLICE_X144Y166       FDRE                                         r  sdram_bankmachine6_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.618    11.618    sys_clk
    SLICE_X144Y166       FDRE                                         r  sdram_bankmachine6_level_reg[3]/C
                         clock pessimism              0.078    11.696    
                         clock uncertainty           -0.057    11.639    
    SLICE_X144Y166       FDRE (Setup_fdre_C_CE)      -0.169    11.470    sdram_bankmachine6_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 3.211ns (35.835%)  route 5.749ns (64.165%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.458     5.940    sdram_bankmachine2_hit
    SLICE_X149Y164       LUT6 (Prop_lut6_I3_O)        0.373     6.313 r  sdram_choose_req_grant[2]_i_37/O
                         net (fo=1, routed)           0.407     6.720    sdram_choose_req_grant[2]_i_37_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I4_O)        0.124     6.844 f  sdram_choose_req_grant[2]_i_17/O
                         net (fo=12, routed)          0.968     7.812    sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X147Y162       LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.936    new_master_rdata_valid0_i_3_n_0
    SLICE_X147Y162       MUXF7 (Prop_muxf7_I0_O)      0.212     8.148 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.637     8.784    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X149Y163       LUT5 (Prop_lut5_I4_O)        0.293     9.077 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=26, routed)          0.708     9.785    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X147Y165       LUT5 (Prop_lut5_I1_O)        0.326    10.111 r  lm32_cpu/load_store_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.592    10.703    lm32_cpu_n_124
    SLICE_X147Y165       FDRE                                         r  sdram_bankmachine0_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.619    11.619    sys_clk
    SLICE_X147Y165       FDRE                                         r  sdram_bankmachine0_level_reg[0]/C
                         clock pessimism              0.078    11.697    
                         clock uncertainty           -0.057    11.640    
    SLICE_X147Y165       FDRE (Setup_fdre_C_CE)      -0.205    11.435    sdram_bankmachine0_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 3.211ns (34.997%)  route 5.964ns (65.003%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.458     5.940    sdram_bankmachine2_hit
    SLICE_X149Y164       LUT6 (Prop_lut6_I3_O)        0.373     6.313 r  sdram_choose_req_grant[2]_i_37/O
                         net (fo=1, routed)           0.407     6.720    sdram_choose_req_grant[2]_i_37_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I4_O)        0.124     6.844 f  sdram_choose_req_grant[2]_i_17/O
                         net (fo=12, routed)          0.968     7.812    sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X147Y162       LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.936    new_master_rdata_valid0_i_3_n_0
    SLICE_X147Y162       MUXF7 (Prop_muxf7_I0_O)      0.212     8.148 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.637     8.784    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X149Y163       LUT5 (Prop_lut5_I4_O)        0.293     9.077 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=26, routed)          1.130    10.207    sdram_bankmachine7_consume[1]_i_2_n_0
    SLICE_X156Y164       LUT5 (Prop_lut5_I0_O)        0.326    10.533 r  sdram_bankmachine0_consume[0]_i_1/O
                         net (fo=1, routed)           0.385    10.918    sdram_bankmachine0_consume[0]_i_1_n_0
    SLICE_X156Y164       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.696    11.696    sys_clk
    SLICE_X156Y164       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X156Y164       FDRE (Setup_fdre_C_D)       -0.067    11.650    sdram_bankmachine0_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.856ns (31.847%)  route 6.112ns (68.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.880     6.362    sdram_bankmachine2_hit
    SLICE_X151Y165       LUT5 (Prop_lut5_I2_O)        0.399     6.761 r  sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.652     7.413    sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X151Y165       LUT4 (Prop_lut4_I1_O)        0.326     7.739 f  sdram_bandwidth_cmd_is_read_i_5/O
                         net (fo=2, routed)           1.146     8.885    sdram_bandwidth_cmd_is_read_i_5_n_0
    SLICE_X154Y167       LUT6 (Prop_lut6_I1_O)        0.124     9.009 r  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.649     9.658    multiplexer_state[3]_i_8_n_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I1_O)        0.124     9.782 f  multiplexer_state[3]_i_7/O
                         net (fo=1, routed)           0.615    10.397    multiplexer_state[3]_i_7_n_0
    SLICE_X160Y166       LUT6 (Prop_lut6_I5_O)        0.124    10.521 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.711    multiplexer_next_state
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.696    11.696    sys_clk
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X161Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.856ns (31.847%)  route 6.112ns (68.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.880     6.362    sdram_bankmachine2_hit
    SLICE_X151Y165       LUT5 (Prop_lut5_I2_O)        0.399     6.761 r  sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.652     7.413    sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X151Y165       LUT4 (Prop_lut4_I1_O)        0.326     7.739 f  sdram_bandwidth_cmd_is_read_i_5/O
                         net (fo=2, routed)           1.146     8.885    sdram_bandwidth_cmd_is_read_i_5_n_0
    SLICE_X154Y167       LUT6 (Prop_lut6_I1_O)        0.124     9.009 r  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.649     9.658    multiplexer_state[3]_i_8_n_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I1_O)        0.124     9.782 f  multiplexer_state[3]_i_7/O
                         net (fo=1, routed)           0.615    10.397    multiplexer_state[3]_i_7_n_0
    SLICE_X160Y166       LUT6 (Prop_lut6_I5_O)        0.124    10.521 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.711    multiplexer_next_state
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.696    11.696    sys_clk
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X161Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.856ns (31.847%)  route 6.112ns (68.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.880     6.362    sdram_bankmachine2_hit
    SLICE_X151Y165       LUT5 (Prop_lut5_I2_O)        0.399     6.761 r  sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.652     7.413    sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X151Y165       LUT4 (Prop_lut4_I1_O)        0.326     7.739 f  sdram_bandwidth_cmd_is_read_i_5/O
                         net (fo=2, routed)           1.146     8.885    sdram_bandwidth_cmd_is_read_i_5_n_0
    SLICE_X154Y167       LUT6 (Prop_lut6_I1_O)        0.124     9.009 r  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.649     9.658    multiplexer_state[3]_i_8_n_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I1_O)        0.124     9.782 f  multiplexer_state[3]_i_7/O
                         net (fo=1, routed)           0.615    10.397    multiplexer_state[3]_i_7_n_0
    SLICE_X160Y166       LUT6 (Prop_lut6_I5_O)        0.124    10.521 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.711    multiplexer_next_state
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.696    11.696    sys_clk
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X161Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.856ns (31.847%)  route 6.112ns (68.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.743     1.743    sys_clk
    SLICE_X151Y157       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.308     3.507    storage_4_reg_0_7_6_11/ADDRB0
    SLICE_X148Y162       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.659 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.673     4.331    p_0_in0_in[0]
    SLICE_X149Y161       LUT6 (Prop_lut6_I1_O)        0.348     4.679 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.679    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X149Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.211 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.211    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X149Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.482 f  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.880     6.362    sdram_bankmachine2_hit
    SLICE_X151Y165       LUT5 (Prop_lut5_I2_O)        0.399     6.761 r  sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.652     7.413    sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X151Y165       LUT4 (Prop_lut4_I1_O)        0.326     7.739 f  sdram_bandwidth_cmd_is_read_i_5/O
                         net (fo=2, routed)           1.146     8.885    sdram_bandwidth_cmd_is_read_i_5_n_0
    SLICE_X154Y167       LUT6 (Prop_lut6_I1_O)        0.124     9.009 r  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.649     9.658    multiplexer_state[3]_i_8_n_0
    SLICE_X159Y166       LUT3 (Prop_lut3_I1_O)        0.124     9.782 f  multiplexer_state[3]_i_7/O
                         net (fo=1, routed)           0.615    10.397    multiplexer_state[3]_i_7_n_0
    SLICE_X160Y166       LUT6 (Prop_lut6_I5_O)        0.124    10.521 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.711    multiplexer_next_state
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.696    11.696    sys_clk
    SLICE_X161Y166       FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X161Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 3.714ns (40.960%)  route 5.353ns (59.040%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.725     1.725    sys_clk
    SLICE_X145Y173       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDRE (Prop_fdre_C_Q)         0.456     2.181 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.736     2.917    bridge_word_counter[1]
    SLICE_X148Y169       LUT2 (Prop_lut2_I1_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X148Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.574 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.574    tag_mem_reg_i_33_n_0
    SLICE_X148Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.691 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.691    tag_mem_reg_i_32_n_0
    SLICE_X148Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.808 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.808    tag_mem_reg_i_31_n_0
    SLICE_X148Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.925 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.925    tag_mem_reg_i_37_n_0
    SLICE_X148Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X148Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.159 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.009     4.168    tag_mem_reg_i_35_n_0
    SLICE_X148Y175       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.407 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.463     4.870    lm32_cpu/load_store_unit/bridge_wishbone_adr[26]
    SLICE_X147Y174       LUT5 (Prop_lut5_I0_O)        0.301     5.171 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.845     6.016    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X152Y172       LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.140    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X152Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.673 f  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.885     7.558    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X150Y175       LUT3 (Prop_lut3_I2_O)        0.124     7.682 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.672     8.354    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y175       LUT6 (Prop_lut6_I0_O)        0.124     8.478 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.694     9.172    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y174       LUT4 (Prop_lut4_I0_O)        0.124     9.296 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.751    10.047    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X134Y171       LUT4 (Prop_lut4_I0_O)        0.120    10.167 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.299    10.465    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X135Y171       LUT4 (Prop_lut4_I3_O)        0.327    10.792 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.792    lm32_cpu/load_store_unit/dcache_n_22
    SLICE_X135Y171       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.548    11.548    lm32_cpu/load_store_unit/out
    SLICE_X135Y171       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.078    11.626    
                         clock uncertainty           -0.057    11.569    
    SLICE_X135Y171       FDRE (Setup_fdre_C_D)        0.029    11.598    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 3.391ns (38.503%)  route 5.416ns (61.497%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.725     1.725    sys_clk
    SLICE_X145Y173       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDRE (Prop_fdre_C_Q)         0.456     2.181 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.736     2.917    bridge_word_counter[1]
    SLICE_X148Y169       LUT2 (Prop_lut2_I1_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X148Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.574 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.574    tag_mem_reg_i_33_n_0
    SLICE_X148Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.691 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.691    tag_mem_reg_i_32_n_0
    SLICE_X148Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.808 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.808    tag_mem_reg_i_31_n_0
    SLICE_X148Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.925 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.925    tag_mem_reg_i_37_n_0
    SLICE_X148Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X148Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.159 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.009     4.168    tag_mem_reg_i_35_n_0
    SLICE_X148Y175       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.407 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.463     4.870    lm32_cpu/load_store_unit/bridge_wishbone_adr[26]
    SLICE_X147Y174       LUT5 (Prop_lut5_I0_O)        0.301     5.171 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.845     6.016    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X152Y172       LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.140    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X152Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.673 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.885     7.558    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X150Y175       LUT3 (Prop_lut3_I2_O)        0.124     7.682 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.672     8.354    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y175       LUT6 (Prop_lut6_I0_O)        0.124     8.478 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.830     9.309    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y174       LUT3 (Prop_lut3_I0_O)        0.124     9.433 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.178     9.611    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X139Y174       LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.797    10.532    lm32_cpu_n_122
    SLICE_X131Y174       FDRE                                         r  bridge_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.543    11.543    sys_clk
    SLICE_X131Y174       FDRE                                         r  bridge_data_reg[12]/C
                         clock pessimism              0.078    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X131Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.359    bridge_data_reg[12]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 3.391ns (38.503%)  route 5.416ns (61.497%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        1.725     1.725    sys_clk
    SLICE_X145Y173       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y173       FDRE (Prop_fdre_C_Q)         0.456     2.181 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.736     2.917    bridge_word_counter[1]
    SLICE_X148Y169       LUT2 (Prop_lut2_I1_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X148Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.574 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.574    tag_mem_reg_i_33_n_0
    SLICE_X148Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.691 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.691    tag_mem_reg_i_32_n_0
    SLICE_X148Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.808 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.808    tag_mem_reg_i_31_n_0
    SLICE_X148Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.925 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.925    tag_mem_reg_i_37_n_0
    SLICE_X148Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X148Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.159 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.009     4.168    tag_mem_reg_i_35_n_0
    SLICE_X148Y175       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.407 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.463     4.870    lm32_cpu/load_store_unit/bridge_wishbone_adr[26]
    SLICE_X147Y174       LUT5 (Prop_lut5_I0_O)        0.301     5.171 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.845     6.016    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X152Y172       LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.140    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X152Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.673 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.885     7.558    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X150Y175       LUT3 (Prop_lut3_I2_O)        0.124     7.682 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.672     8.354    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y175       LUT6 (Prop_lut6_I0_O)        0.124     8.478 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.830     9.309    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y174       LUT3 (Prop_lut3_I0_O)        0.124     9.433 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.178     9.611    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X139Y174       LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.797    10.532    lm32_cpu_n_122
    SLICE_X131Y174       FDRE                                         r  bridge_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3307, routed)        1.543    11.543    sys_clk
    SLICE_X131Y174       FDRE                                         r  bridge_data_reg[20]/C
                         clock pessimism              0.078    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X131Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.359    bridge_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.234%)  route 0.238ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.606     0.606    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y171       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y171       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/Q
                         net (fo=2, routed)           0.238     0.984    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[16]
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y67         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.583     0.583    sys_clk
    SLICE_X137Y178       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.942    storage_reg_0_15_0_5/ADDRD0
    SLICE_X136Y178       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.851     0.851    storage_reg_0_15_0_5/WCLK
    SLICE_X136Y178       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.596    
    SLICE_X136Y178       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.906    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.215%)  route 0.259ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.604     0.604    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y173       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y173       FDRE (Prop_fdre_C_Q)         0.141     0.745 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[31]/Q
                         net (fo=2, routed)           0.259     1.004    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[27]
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3307, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y67         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y72     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y73     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y31    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y35    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y32    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y179  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y179  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y164  storage_2_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y164  storage_2_reg_0_7_18_22/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X161Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X161Y172       FDPE (Setup_fdpe_C_D)       -0.005     3.811    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.745    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y171       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3307, routed)        0.636     2.636    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X163Y171       FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.552 (r) | FAST    |     3.677 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.625 (r) | SLOW    |    -0.042 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.802 (r) | SLOW    |    -2.552 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.177 (r) | SLOW    |    -2.419 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     9.999 (r) | SLOW    |    -2.317 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.144 (r) | SLOW    |      1.783 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.520 (r) | SLOW    |      1.488 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.681 (r) | SLOW    |      1.559 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.287 (r) | SLOW    |      1.858 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.457 (r) | SLOW    |      1.946 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.531 (r) | SLOW    |      1.500 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.294 (r) | SLOW    |      1.849 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.841 (r) | SLOW    |      1.632 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.597 (r) | SLOW    |      1.988 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.355 (r) | SLOW    |      2.340 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.609 (r) | SLOW    |      1.991 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.902 (r) | SLOW    |      2.136 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.367 (r) | SLOW    |      2.345 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.498 (r) | SLOW    |      2.407 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.062 (r) | SLOW    |      2.204 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.509 (r) | SLOW    |      2.411 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.982 (r) | SLOW    |      1.686 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.214 (r) | SLOW    |      2.248 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.983 (r) | SLOW    |      1.688 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.215 (r) | SLOW    |      2.246 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.734 (r) | SLOW    |      5.293 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.768 (r) | SLOW    |      5.327 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     13.710 (r) | SLOW    |      5.290 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     14.027 (r) | SLOW    |      5.412 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     13.941 (r) | SLOW    |      5.400 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     10.925 (r) | SLOW    |      3.747 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.622 (r) | SLOW    |      5.208 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     12.295 (r) | SLOW    |      4.291 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     14.994 (r) | SLOW    |      5.265 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.232 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.295 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.989 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.144 (r) | SLOW    |   1.783 (r) | FAST    |    0.624 |
ddram_dq[1]        |   6.520 (r) | SLOW    |   1.488 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.681 (r) | SLOW    |   1.559 (r) | FAST    |    0.161 |
ddram_dq[3]        |   7.287 (r) | SLOW    |   1.858 (r) | FAST    |    0.766 |
ddram_dq[4]        |   7.457 (r) | SLOW    |   1.946 (r) | FAST    |    0.937 |
ddram_dq[5]        |   6.531 (r) | SLOW    |   1.500 (r) | FAST    |    0.012 |
ddram_dq[6]        |   7.294 (r) | SLOW    |   1.849 (r) | FAST    |    0.774 |
ddram_dq[7]        |   6.841 (r) | SLOW    |   1.632 (r) | FAST    |    0.321 |
ddram_dq[8]        |   7.597 (r) | SLOW    |   1.988 (r) | FAST    |    1.077 |
ddram_dq[9]        |   8.355 (r) | SLOW    |   2.340 (r) | FAST    |    1.835 |
ddram_dq[10]       |   7.609 (r) | SLOW    |   1.991 (r) | FAST    |    1.089 |
ddram_dq[11]       |   7.902 (r) | SLOW    |   2.136 (r) | FAST    |    1.382 |
ddram_dq[12]       |   8.367 (r) | SLOW    |   2.345 (r) | FAST    |    1.847 |
ddram_dq[13]       |   8.498 (r) | SLOW    |   2.407 (r) | FAST    |    1.977 |
ddram_dq[14]       |   8.062 (r) | SLOW    |   2.204 (r) | FAST    |    1.542 |
ddram_dq[15]       |   8.509 (r) | SLOW    |   2.411 (r) | FAST    |    1.989 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.509 (r) | SLOW    |   1.488 (r) | FAST    |    1.989 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.232 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.982 (r) | SLOW    |   1.686 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.214 (r) | SLOW    |   2.248 (r) | FAST    |    1.231 |
ddram_dqs_p[0]     |   6.983 (r) | SLOW    |   1.688 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.215 (r) | SLOW    |   2.246 (r) | FAST    |    1.232 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.215 (r) | SLOW    |   1.686 (r) | FAST    |    1.232 |
-------------------+-------------+---------+-------------+---------+----------+




