  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=HLS_FIR.cpp' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=HLS_FIR.h' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_normal_DSP.h' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/FIR_normal_DSP.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=HLS_FIR_TB.cpp' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=HLS_FIR' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS/HLS_FIR_1/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.031 seconds; current allocated memory: 273.184 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 275.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'short FIR_filter<392>(short*, short const*, short, int)' into 'fir_function(hls::stream<short, 0>&, hls::stream<short, 0>&)' (HLS_FIR.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'fir_function(hls::stream<short, 0>&, hls::stream<short, 0>&)' into 'HLS_FIR(hls::stream<short, 0>&, hls::stream<short, 0>&)' (HLS_FIR.cpp:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_1> at HLS_FIR.cpp:30:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLS_FIR.cpp:36:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.373 seconds; current allocated memory: 277.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 277.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 281.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 283.086 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 303.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 315.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_FIR' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_FIR_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 318.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 319.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_FIR_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 319.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 319.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 319.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 319.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_FIR_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'HLS_FIR_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_FIR_Pipeline_VITIS_LOOP_30_1'.
INFO: [RTMG 210-279] Implementing memory 'HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_30_1_b_FIR_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 321.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_FIR_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'HLS_FIR_Pipeline_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_FIR_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 322.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_FIR/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_FIR/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_FIR' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_FIR'.
INFO: [RTMG 210-278] Implementing memory 'HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 323.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 327.297 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 328.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_FIR.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.23 seconds; peak allocated memory: 328.824 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 24s
