{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621719863668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621719863668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 18:44:23 2021 " "Processing started: Sat May 22 18:44:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621719863668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1621719863668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab09 -c Lab09 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab09 -c Lab09 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1621719863668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1621719864008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1621719864008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab09-q1 " "Found design unit 1: Lab09-q1" {  } { { "Lab09.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB09/q1 - lab9/Projeto/Lab09.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621719873464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab09 " "Found entity 1: Lab09" {  } { { "Lab09.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB09/q1 - lab9/Projeto/Lab09.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621719873464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621719873464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab09_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab09_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab09_tb-q1_tb " "Found design unit 1: Lab09_tb-q1_tb" {  } { { "Lab09_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB09/q1 - lab9/Projeto/Lab09_tb.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621719873466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab09_tb " "Found entity 1: Lab09_tb" {  } { { "Lab09_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB09/q1 - lab9/Projeto/Lab09_tb.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621719873466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621719873466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab09 " "Elaborating entity \"Lab09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1621719873497 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"O F foi modificado: '.'\" Lab09.vhd(20) " "VHDL Report Statement at Lab09.vhd(20): \"O F foi modificado: '.'\" (NOTE)" {  } { { "Lab09.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB09/q1 - lab9/Projeto/Lab09.vhd" 20 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1621719873497 "|Lab09"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621719873575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 18:44:33 2021 " "Processing ended: Sat May 22 18:44:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621719873575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621719873575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621719873575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1621719873575 ""}
