module demux (input [63:0]regOut, input [2:0]ra, output [7:0]muxOut);

  assign muxOut = (ra == 3'd0) ? 8'b0 : ;
  assign muxOut = (ra == 3'd1) ? regOut[15:8] : ;
  assign muxOut = (ra == 3'd2) ? regOut[23:16] : ;
  assign muxOut = (ra == 3'd3) ? regOut[31:24] : ;
  assign muxOut = (ra == 3'd4) ? regOut[39:32] : ;
  assign muxOut = (ra == 3'd5) ? regOut[47:40] : ;
  assign muxOut = (ra == 3'd6) ? regOut[55:48] : ;
  assign muxOut = (ra == 3'd7) ? regOut[63:56] : ;
  
endmodule