/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az96-706
+ date
Thu Dec  9 21:26:19 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1639085179
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Dec 09 2021 (21:18:00)
Run date:          Dec 09 2021 (21:26:20+0000)
Run host:          fv-az96-706.m4cgkdvplvgupd014rd20bgx3d.gx.internal.cloudapp.net (pid=99832)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az96-706
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118764KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=12f6d967-4df7-7b40-abfd-489e2abdf6ba, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1021-azure, OSVersion="#22~20.04.1-Ubuntu SMP Fri Oct 29 01:11:25 UTC 2021", HostName=fv-az96-706, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118764KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00324362 sec
      iterations=10000000... time=0.0331654 sec
      iterations=100000000... time=0.329402 sec
      iterations=300000000... time=0.977608 sec
      iterations=600000000... time=2.02313 sec
      iterations=600000000... time=1.49214 sec
      result: 2.25992 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00346572 sec
      iterations=10000000... time=0.0332174 sec
      iterations=100000000... time=0.353638 sec
      iterations=300000000... time=1.03137 sec
      result: 9.30799 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00215001 sec
      iterations=10000000... time=0.0196058 sec
      iterations=100000000... time=0.206385 sec
      iterations=500000000... time=1.0904 sec
      result: 7.33679 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001554 sec
      iterations=10000... time=0.00171671 sec
      iterations=100000... time=0.015926 sec
      iterations=1000000... time=0.160349 sec
      iterations=7000000... time=1.13608 sec
      result: 1.62297 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000443002 sec
      iterations=10000... time=0.00494203 sec
      iterations=100000... time=0.0481455 sec
      iterations=1000000... time=0.510282 sec
      iterations=2000000... time=0.969926 sec
      iterations=4000000... time=1.9318 sec
      result: 4.82951 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.77e-05 sec
      iterations=1000... time=0.000302101 sec
      iterations=10000... time=0.00328022 sec
      iterations=100000... time=0.0343488 sec
      iterations=1000000... time=0.313832 sec
      iterations=4000000... time=1.30445 sec
      result: 75.3603 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.2e-06 sec
      iterations=10... time=4.64e-05 sec
      iterations=100... time=0.000573303 sec
      iterations=1000... time=0.00502723 sec
      iterations=10000... time=0.0530942 sec
      iterations=100000... time=0.532878 sec
      iterations=200000... time=1.06777 sec
      result: 36.8261 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.18e-05 sec
      iterations=100000... time=0.000324502 sec
      iterations=1000000... time=0.00480443 sec
      iterations=10000000... time=0.0324707 sec
      iterations=100000000... time=0.327787 sec
      iterations=300000000... time=0.964318 sec
      iterations=600000000... time=1.85316 sec
      result: 0.386076 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.9201e-05 sec
      iterations=10000... time=0.000181901 sec
      iterations=100000... time=0.00257921 sec
      iterations=1000000... time=0.0196339 sec
      iterations=10000000... time=0.185352 sec
      iterations=60000000... time=1.15677 sec
      result: 2.40993 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.19e-05 sec
      iterations=1000... time=0.000348002 sec
      iterations=10000... time=0.00308122 sec
      iterations=100000... time=0.0312533 sec
      iterations=1000000... time=0.321218 sec
      iterations=3000000... time=0.97659 sec
      iterations=6000000... time=1.98541 sec
      result: 74.2697 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.3e-06 sec
      iterations=10... time=8.9e-05 sec
      iterations=100... time=0.000931605 sec
      iterations=1000... time=0.00959055 sec
      iterations=10000... time=0.0924694 sec
      iterations=100000... time=0.94284 sec
      iterations=200000... time=1.91028 sec
      result: 20.5842 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.55e-05 sec
      iterations=10... time=0.000348302 sec
      iterations=100... time=0.00238961 sec
      iterations=1000... time=0.0251196 sec
      iterations=10000... time=0.248509 sec
      iterations=40000... time=0.97841 sec
      iterations=80000... time=1.98141 sec
      result: 0.0697684 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.88e-05 sec
      iterations=10... time=0.000804705 sec
      iterations=100... time=0.00901685 sec
      iterations=1000... time=0.0897021 sec
      iterations=10000... time=0.892992 sec
      iterations=20000... time=1.776 sec
      result: 0.137016 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00674974 sec
      iterations=10... time=0.0715229 sec
      iterations=100... time=0.687609 sec
      iterations=200... time=1.41549 sec
      result: 0.347635 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00328612 sec
      iterations=10000000... time=0.0350618 sec
      iterations=100000000... time=0.336205 sec
      iterations=300000000... time=0.972781 sec
      iterations=600000000... time=1.96699 sec
      iterations=600000000... time=1.49317 sec
      result: 2.53261 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00331617 sec
      iterations=10000000... time=0.0348039 sec
      iterations=100000000... time=0.34448 sec
      iterations=300000000... time=1.05435 sec
      result: 9.10518 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00235751 sec
      iterations=10000000... time=0.0210431 sec
      iterations=100000000... time=0.234225 sec
      iterations=500000000... time=1.08261 sec
      result: 7.38957 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149301 sec
      iterations=10000... time=0.00153161 sec
      iterations=100000... time=0.0156966 sec
      iterations=1000000... time=0.162524 sec
      iterations=7000000... time=1.15012 sec
      result: 1.64303 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000473803 sec
      iterations=10000... time=0.00534813 sec
      iterations=100000... time=0.0529916 sec
      iterations=1000000... time=0.542185 sec
      iterations=2000000... time=1.09507 sec
      result: 5.47534 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.7801e-05 sec
      iterations=1000... time=0.000383652 sec
      iterations=10000... time=0.00345617 sec
      iterations=100000... time=0.0322825 sec
      iterations=1000000... time=0.323007 sec
      iterations=3000000... time=0.980909 sec
      iterations=6000000... time=1.94859 sec
      result: 75.6732 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.3e-06 sec
      iterations=10... time=6.4501e-05 sec
      iterations=100... time=0.000486302 sec
      iterations=1000... time=0.00495708 sec
      iterations=10000... time=0.0519904 sec
      iterations=100000... time=0.53387 sec
      iterations=200000... time=1.06227 sec
      result: 37.0167 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.25e-06 sec
      iterations=10000... time=2.92e-05 sec
      iterations=100000... time=0.000302952 sec
      iterations=1000000... time=0.00314002 sec
      iterations=10000000... time=0.030742 sec
      iterations=100000000... time=0.322657 sec
      iterations=300000000... time=0.973401 sec
      iterations=600000000... time=1.97389 sec
      result: 0.411227 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.03e-05 sec
      iterations=10000... time=0.000205451 sec
      iterations=100000... time=0.00200081 sec
      iterations=1000000... time=0.0217353 sec
      iterations=10000000... time=0.208933 sec
      iterations=50000000... time=0.993678 sec
      iterations=100000000... time=2.04195 sec
      result: 2.55244 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.125e-05 sec
      iterations=1000... time=0.000383453 sec
      iterations=10000... time=0.00384157 sec
      iterations=100000... time=0.0346911 sec
      iterations=1000000... time=0.343379 sec
      iterations=3000000... time=1.02916 sec
      result: 71.6388 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.5e-06 sec
      iterations=10... time=8.385e-05 sec
      iterations=100... time=0.000844754 sec
      iterations=1000... time=0.00958035 sec
      iterations=10000... time=0.095852 sec
      iterations=100000... time=0.989414 sec
      iterations=200000... time=1.98994 sec
      result: 19.7602 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.4505e-06 sec
      iterations=10... time=2.955e-05 sec
      iterations=100... time=0.000282201 sec
      iterations=1000... time=0.00305592 sec
      iterations=10000... time=0.030335 sec
      iterations=100000... time=0.308981 sec
      iterations=400000... time=1.1733 sec
      result: 0.24853 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.595e-05 sec
      iterations=10... time=0.000136801 sec
      iterations=100... time=0.00141901 sec
      iterations=1000... time=0.0136399 sec
      iterations=10000... time=0.138003 sec
      iterations=80000... time=1.17424 sec
      result: 0.39733 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00175766 sec
      iterations=10... time=0.0208556 sec
      iterations=100... time=0.214215 sec
      iterations=500... time=1.04851 sec
      result: 1.17327 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Dec  9 21:27:30 UTC 2021
+ echo Done.
Done.
  Elapsed time: 70.7 s
