$date
	Sun Oct 23 04:49:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#913684
b10101 !
1"
#913686
b10101 &
b10101 %
1$
#913687
0"
#913690
b1000000 &
b1000000 %
#913694
b100000 &
b100000 %
#913698
b10000 &
b10000 %
#913702
b1000 &
b1000 %
#913706
b100 &
b100 %
#913710
b10 &
b10 %
#913714
b1 &
b1 %
1#
#913718
b0 &
0#
b0 %
0$
#1902612
b11 !
1"
#1902614
b11 &
b11 %
1$
#1902615
0"
#1902618
b1010 &
b1010 %
#1902622
b101 &
b101 %
#1902626
b10000 &
b10000 %
#1902630
b1000 &
b1000 %
#1902634
b100 &
b100 %
#1902638
b10 &
b10 %
#1902642
b1 &
b1 %
1#
#1902646
b0 &
0#
b0 %
0$
#2985978
b10110 &
b10110 %
1$
b10110 !
1"
#2985979
0"
#2985982
b1011 &
b1011 %
#2985986
b100010 &
b100010 %
#2985990
b10001 &
b10001 %
#2985994
b110100 &
b110100 %
#2985998
b11010 &
b11010 %
#2986002
b1101 &
b1101 %
#2986006
b101000 &
b101000 %
#2986010
b10100 &
b10100 %
#2986014
b1010 &
b1010 %
#2986018
b101 &
b101 %
#2986022
b10000 &
b10000 %
#2986026
b1000 &
b1000 %
#2986030
b100 &
b100 %
#2986034
b10 &
b10 %
#2986038
b1 &
1#
b1 %
#2986042
b0 &
b0 %
0#
0$
#4500012
