<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>nn_fpga_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>52590</Best-caseLatency>
            <Average-caseLatency>54510</Average-caseLatency>
            <Worst-caseLatency>58350</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.526 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.545 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.584 ms</Worst-caseRealTimeLatency>
            <Interval-min>52591</Interval-min>
            <Interval-max>58351</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_29_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>
                    <range>
                        <min>51136</min>
                        <max>56896</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>511360</min>
                        <max>568960</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>799</min>
                        <max>889</max>
                    </range>
                </IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_29_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_29_1>
                    <Name>VITIS_LOOP_29_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
                </VITIS_LOOP_29_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>45</BRAM_18K>
            <DSP>39</DSP>
            <FF>6616</FF>
            <LUT>8039</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>nn_fpga_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>nn_fpga_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>image_idx</name>
            <Object>image_idx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>led_out</name>
            <Object>led_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>nn_fpga_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157</InstName>
                    <ModuleName>nn_fpga_top_Pipeline_VITIS_LOOP_63_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>157</ID>
                    <BindInstances>icmp_ln63_fu_79_p2 add_ln63_fu_85_p2 add_ln65_fu_95_p2 test_images_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165</InstName>
                    <ModuleName>nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>165</ID>
                    <BindInstances>icmp_ln45_fu_150_p2 add_ln45_1_fu_156_p2 add_ln45_fu_173_p2 icmp_ln47_fu_179_p2 select_ln45_fu_185_p3 select_ln45_1_fu_193_p3 add_ln49_1_fu_237_p2 mac_muladd_16s_9s_24ns_24_4_1_U47 select_ln45_2_fu_264_p3 mac_muladd_16s_9s_24ns_24_4_1_U47 add_ln47_fu_201_p2 icmp_ln47_1_fu_207_p2 acc_2_fu_292_p2 W2_U B2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175</InstName>
                    <ModuleName>nn_fpga_top_Pipeline_VITIS_LOOP_32_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>175</ID>
                    <BindInstances>icmp_ln32_fu_110_p2 add_ln32_fu_116_p2 add_ln34_1_fu_131_p2 mac_muladd_10s_8s_24s_24_4_1_U4 mac_muladd_10s_8s_24s_24_4_1_U4 mac_muladd_10s_8s_24s_24_4_1_U4 W1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_my_tanh_fu_184</InstName>
                    <ModuleName>my_tanh</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>184</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_tanh_float_s_fu_151</InstName>
                            <ModuleName>generic_tanh_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>151</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_917_p2 x_is_pinf_fu_922_p2 or_ln185_fu_927_p2 select_ln185_fu_932_p3 or_ln185_1_fu_939_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_1_U15 mac_muladd_16s_15ns_19s_31_4_1_U15 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_1_U10 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_1_U11 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_1_U12 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_1_U13 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_951_p2 retval_1_fu_1069_p4 icmp_ln326_fu_962_p2 out_exp_fu_967_p2 select_ln303_fu_909_p3 and_ln309_fu_987_p2 xor_ln309_fu_992_p2 and_ln309_1_fu_997_p2 or_ln309_1_fu_1002_p2 xor_ln185_fu_1008_p2 and_ln309_2_fu_1014_p2 xor_ln309_1_fu_1020_p2 and_ln309_3_fu_1026_p2 or_ln309_2_fu_1031_p2 xor_ln309_2_fu_1035_p2 or_ln309_3_fu_1041_p2 and_ln309_4_fu_1047_p2 and_ln309_5_fu_1053_p2 sparsemux_9_3_64_1_1_U14 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln36_fu_184_p2 icmp_ln45_fu_190_p2 icmp_ln46_fu_196_p2 icmp_ln46_1_fu_202_p2 and_ln46_fu_208_p2 icmp_ln51_fu_224_p2 or_ln51_fu_236_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U31 and_ln51_fu_240_p2 icmp_ln54_fu_246_p2 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 x_3_fu_263_p3 icmp_ln9_fu_281_p2 icmp_ln10_fu_287_p2 fpext_32ns_64_2_no_dsp_1_U30 dadd_64ns_64ns_64_8_full_dsp_1_U32 fptrunc_64ns_32_2_no_dsp_1_U29 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 fdiv_32ns_32ns_32_16_no_dsp_1_U28 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 xor_ln66_fu_346_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U28 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U27 icmp_ln38_fu_230_p2 select_ln38_fu_369_p3 xor_ln83_fu_305_p2 select_ln79_fu_327_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln16_fu_173_p2 sub_ln16_fu_187_p2 select_ln16_fu_193_p3 ctlz_16_16_1_1_U43 sub_ln16_1_fu_232_p2 sub_ln16_2_fu_216_p2 sub_ln16_3_fu_226_p2 shl_ln16_fu_243_p2 select_ln16_1_fu_271_p3 add_ln16_fu_283_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U42 dcmp_64ns_64ns_1_2_no_dsp_1_U42 sub_ln22_fu_315_p2 shl_ln22_fu_323_p2 select_ln22_fu_350_p3 add_ln22_fu_361_p2 fpext_32ns_64_2_no_dsp_1_U41 sub_ln22_1_fu_435_p2 select_ln22_1_fu_441_p3 icmp_ln22_fu_448_p2 sub_ln22_2_fu_453_p2 icmp_ln22_1_fu_463_p2 add_ln22_1_fu_469_p2 sub_ln22_3_fu_475_p2 select_ln22_2_fu_481_p3 icmp_ln22_2_fu_489_p2 icmp_ln22_4_fu_507_p2 shl_ln22_1_fu_516_p2 select_ln22_4_fu_522_p3 icmp_ln22_3_fu_530_p2 select_ln22_5_fu_535_p3 ashr_ln22_fu_545_p2 select_ln22_3_fu_554_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196</InstName>
                    <ModuleName>nn_fpga_top_Pipeline_VITIS_LOOP_77_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>196</ID>
                    <BindInstances>icmp_ln77_fu_90_p2 icmp_ln78_fu_123_p2 max_val_2_fu_129_p3 max_idx_3_fu_140_p3 add_ln77_fu_101_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>output_U image_U h1_U mul_4ns_11ns_13_1_1_U56 add_ln29_1_fu_229_p2 icmp_ln29_fu_235_p2 add_ln29_fu_241_p2 acc_fu_267_p2 B1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>nn_fpga_top_Pipeline_VITIS_LOOP_63_1</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>786</Best-caseLatency>
                    <Average-caseLatency>786</Average-caseLatency>
                    <Worst-caseLatency>786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>784</Latency>
                        <AbsoluteTimeLatency>7.840 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:63~mlp.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_1>
                            <Name>VITIS_LOOP_63_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mlp.cpp:63~mlp.cpp:95</SourceLocation>
                        </VITIS_LOOP_63_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>23</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_79_p2" SOURCE="mlp.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_85_p2" SOURCE="mlp.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_95_p2" SOURCE="mlp.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="5" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="test_images_U" SOURCE="" STORAGESIZE="10 7840 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="test_images" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_fpga_top_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>789</Best-caseLatency>
                    <Average-caseLatency>789</Average-caseLatency>
                    <Worst-caseLatency>789</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>787</Latency>
                        <AbsoluteTimeLatency>7.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:30~mlp.cpp:71~mlp.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mlp.cpp:32~mlp.cpp:71~mlp.cpp:95</SourceLocation>
                        </VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_110_p2" SOURCE="mlp.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_116_p2" SOURCE="mlp.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_131_p2" SOURCE="mlp.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_24s_24_4_1_U4" SOURCE="mlp.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_32_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_10s_8s_24s_24_4_1_U4" SOURCE="mlp.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln34_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_24s_24_4_1_U4" SOURCE="mlp.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W1_U" SOURCE="" STORAGESIZE="8 50176 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="W1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.160</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>32</UTIL_DSP>
                    <FF>3685</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>3341</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_304_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_1_fu_310_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_316_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_2_fu_322_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_328_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln182_fu_917_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_pinf_fu_922_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_pinf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_fu_927_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln185_fu_932_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_1_fu_939_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="retval_1_fu_1069_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_338_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_356_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_362_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_378_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_388_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln229_fu_428_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln229_fu_434_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_fu_440_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln230_fu_486_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln230_fu_491_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U15" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U15" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln243_fu_544_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_1_fu_550_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln243_fu_556_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_564_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U10" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_fu_593_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z4_m_1_fu_669_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z4_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U11" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_712_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_fu_721_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z2P_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U12" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_785_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_fu_794_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z1P_m_1_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_828_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_99_5_1_U13" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_843_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_857_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_862_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_fu_396_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_1_fu_879_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln230_fu_507_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln309_2_fu_520_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_fu_951_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="retval_1_fu_1069_p4" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln326_fu_962_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_967_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln303_fu_909_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_fu_987_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_fu_992_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_1_fu_997_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_1_fu_1002_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln185_fu_1008_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_2_fu_1014_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_1_fu_1020_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_3_fu_1026_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_2_fu_1031_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_2_fu_1035_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_3_fu_1041_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_4_fu_1047_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_5_fu_1053_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_64_1_1_U14" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="58 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="26 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="42 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>41</UTIL_DSP>
                    <FF>5506</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>5836</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_184_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_190_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_196_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_1_fu_202_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_208_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_fu_224_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_236_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U31" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_240_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln54_fu_246_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:55" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="x_3_fu_263_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="x_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln9_fu_281_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln10_fu_287_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U30" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="xd" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U32" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U29" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="conv6_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U28" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_fu_346_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U28" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln38_fu_230_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_fu_369_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln83_fu_305_p2" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_327_p3" SOURCE="/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>my_tanh</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>95</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 95</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:12</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>41</UTIL_DSP>
                    <FF>6019</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>7063</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln16_fu_173_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_187_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln16_fu_193_p3" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_16_16_1_1_U43" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_1_fu_232_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_2_fu_216_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln16_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_3_fu_226_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln16_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln16_fu_243_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln16_1_fu_271_p3" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_283_p2" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U42" SOURCE="mlp.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U42" SOURCE="mlp.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_fu_315_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln22_fu_323_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_350_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_361_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U41" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_1_fu_435_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_1_fu_441_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_448_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_2_fu_453_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln22_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln22_1_fu_463_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_469_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_3_fu_475_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln22_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_2_fu_481_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_2_fu_489_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_4_fu_507_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln22_1_fu_516_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_4_fu_522_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln22_3_fu_530_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_5_fu_535_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln22_fu_545_p2" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_3_fu_554_p3" SOURCE="mlp.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2</Name>
            <Loops>
                <VITIS_LOOP_45_1_VITIS_LOOP_47_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.082</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>647</Best-caseLatency>
                    <Average-caseLatency>647</Average-caseLatency>
                    <Worst-caseLatency>647</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>641</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1_VITIS_LOOP_47_2>
                        <Name>VITIS_LOOP_45_1_VITIS_LOOP_47_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>640</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>645</Latency>
                        <AbsoluteTimeLatency>6.450 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_45_1_VITIS_LOOP_47_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:46~mlp.cpp:72~mlp.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1_VITIS_LOOP_47_2>
                            <Name>VITIS_LOOP_45_1_VITIS_LOOP_47_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mlp.cpp:45~mlp.cpp:72~mlp.cpp:95</SourceLocation>
                        </VITIS_LOOP_45_1_VITIS_LOOP_47_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>266</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_150_p2" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_156_p2" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_173_p2" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_179_p2" SOURCE="mlp.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_185_p3" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_1_fu_193_p3" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_237_p2" SOURCE="mlp.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U47" SOURCE="mlp.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_2_fu_264_p3" SOURCE="mlp.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U47" SOURCE="mlp.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_201_p2" SOURCE="mlp.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_1_fu_207_p2" SOURCE="mlp.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="acc_2_fu_292_p2" SOURCE="mlp.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W2_U" SOURCE="" STORAGESIZE="9 640 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="W2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="B2_U" SOURCE="" STORAGESIZE="7 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="B2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_fpga_top_Pipeline_VITIS_LOOP_77_2</Name>
            <Loops>
                <VITIS_LOOP_77_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.201</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_2>
                        <Name>VITIS_LOOP_77_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_77_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:76~mlp.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_2>
                            <Name>VITIS_LOOP_77_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mlp.cpp:77~mlp.cpp:95</SourceLocation>
                        </VITIS_LOOP_77_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_90_p2" SOURCE="mlp.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln78_fu_123_p2" SOURCE="mlp.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_2" OPTYPE="select" PRAGMA="" RTLNAME="max_val_2_fu_129_p3" SOURCE="mlp.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_2" OPTYPE="select" PRAGMA="" RTLNAME="max_idx_3_fu_140_p3" SOURCE="mlp.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="max_idx_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_101_p2" SOURCE="mlp.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_fpga_top</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52590</Best-caseLatency>
                    <Average-caseLatency>54510</Average-caseLatency>
                    <Worst-caseLatency>58350</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.526 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.545 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52591 ~ 58351</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>51136 ~ 56896</Latency>
                        <AbsoluteTimeLatency>0.511 ms ~ 0.569 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>799</min>
                                <max>889</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>799 ~ 889</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175</Instance>
                            <Instance>grp_my_tanh_fu_184</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1>
                            <Name>VITIS_LOOP_29_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mlp.cpp:29~mlp.cpp:71~mlp.cpp:95</SourceLocation>
                        </VITIS_LOOP_29_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>45</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>6616</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>8039</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_U" SOURCE="mlp.cpp:59" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="image_U" SOURCE="mlp.cpp:60" STORAGESIZE="10 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="image" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="h1_U" SOURCE="mlp.cpp:68" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="h1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_11ns_13_1_1_U56" SOURCE="mlp.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_229_p2" SOURCE="mlp.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_235_p2" SOURCE="mlp.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_241_p2" SOURCE="mlp.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="acc_fu_267_p2" SOURCE="mlp.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="B1_U" SOURCE="" STORAGESIZE="5 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="B1" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image_idx" index="0" direction="in" srcType="ap_uint&lt;4&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="image_idx" name="image_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="led_out" index="1" direction="out" srcType="ap_uint&lt;4&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="led_out" name="led_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="image_idx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="image_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>image_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="image_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="led_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="led_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>led_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="led_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="image_idx">ap_none, in, 4</column>
                    <column name="led_out">ap_none, out, 4</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image_idx">in, ap_uint&lt;4&gt;</column>
                    <column name="led_out">out, ap_uint&lt;4&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="image_idx">image_idx, port</column>
                    <column name="led_out">led_out, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="mlp.cpp:33" status="valid" parentFunction="layer1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mlp.cpp:48" status="valid" parentFunction="layer2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mlp.cpp:64" status="valid" parentFunction="mlp_demo_predict" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="mlp.cpp:88" status="valid" parentFunction="nn_fpga_top" variable="image_idx" isDirective="0" options="ap_none port=image_idx"/>
        <Pragma type="interface" location="mlp.cpp:89" status="valid" parentFunction="nn_fpga_top" variable="led_out" isDirective="0" options="ap_none port=led_out"/>
        <Pragma type="interface" location="mlp.cpp:90" status="valid" parentFunction="nn_fpga_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="allocation" location="mlp.cpp:93" status="invalid" parentFunction="nn_fpga_top" variable="" isDirective="0" options="instances=mul">
            <Msg msg_id="207-5571" msg_severity="WARNING" msg_body="unexpected pragma argument 'mul', expects function/operation"/>
        </Pragma>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="nn_fpga_top" options="0" pragmaLocId="mlp.cpp:29:0" srcPragmaType="performance" srcPragmaLoc="mlp.cpp:29:0" srcPragmaSource="directive" srcIsDirective="1" srcIsSlxDirective="0" loopName="VITIS_LOOP_29_1" loopLoc="mlp.cpp:29:22"/>
    </AutoPragmaReport>
</profile>

