
*** Running vivado
    with args -log topmodule.vdi -applog -m64 -messageDb vivado.pb -mode batch -source topmodule.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source topmodule.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.dcp' for cell 'computer_uut/clkgen_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/DMEM/DMEM.dcp' for cell 'computer_uut/dmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/IMEM/IMEM.dcp' for cell 'computer_uut/imem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/root_cluster/root_cluster.dcp' for cell 'computer_uut/bootloader_inst/root_cluster_inst'
INFO: [Netlist 29-17] Analyzing 1425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, computer_uut/clkgen_inst/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'computer_uut/clkgen_inst/clk_100MHz' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/impl_1/.Xil/Vivado-21392-SHUN-LAPTOP/dcp_2/clk_generator.edf:296]
Parsing XDC File [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator_board.xdc] for cell 'computer_uut/clkgen_inst/inst'
Finished Parsing XDC File [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator_board.xdc] for cell 'computer_uut/clkgen_inst/inst'
Parsing XDC File [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.xdc] for cell 'computer_uut/clkgen_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.578 ; gain = 494.375
Finished Parsing XDC File [d:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.xdc] for cell 'computer_uut/clkgen_inst/inst'
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/constrs_1/new/supercyclone_top.xdc]
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/constrs_1/new/supercyclone_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/clk_generator/clk_generator.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/root_cluster/root_cluster.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/DMEM/DMEM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/ip/IMEM/IMEM.dcp'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 256 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1014.578 ; gain = 800.285
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net CLK100MHZ_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): CLK100MHZ_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1014.578 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1017.902 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: d5719607

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.902 ; gain = 3.324

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: d5719607

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.902 ; gain = 3.324
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: d5719607

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: d5719607

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: d5719607

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 71961cfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 71961cfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc18401f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.035 ; gain = 10.457

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 18e14b78b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1025.035 ; gain = 10.457

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 18e14b78b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.035 ; gain = 10.457
Phase 1.2.1 Place Init Design | Checksum: 1b9f08a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1058.453 ; gain = 43.875
Phase 1.2 Build Placer Netlist Model | Checksum: 1b9f08a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b9f08a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1058.453 ; gain = 43.875
Phase 1 Placer Initialization | Checksum: 1b9f08a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 155b07ca5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155b07ca5

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e3762d0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:18 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11b0e4be8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 11b0e4be8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d0b28b17

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: db720e7a

Time (s): cpu = 00:01:53 ; elapsed = 00:01:24 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e482f72b

Time (s): cpu = 00:02:00 ; elapsed = 00:01:30 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e93054a9

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e93054a9

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19e6190b1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1058.453 ; gain = 43.875
Phase 3 Detail Placement | Checksum: 19e6190b1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1058.453 ; gain = 43.875

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 19158cb2f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:46 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-76.372. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1097.652 ; gain = 83.074
Phase 4.1 Post Commit Optimization | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 13134419b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:11 . Memory (MB): peak = 1097.652 ; gain = 83.074

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1c0b80c76

Time (s): cpu = 00:02:50 ; elapsed = 00:02:11 . Memory (MB): peak = 1097.652 ; gain = 83.074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0b80c76

Time (s): cpu = 00:02:51 ; elapsed = 00:02:11 . Memory (MB): peak = 1097.652 ; gain = 83.074
Ending Placer Task | Checksum: ecf01c44

Time (s): cpu = 00:02:51 ; elapsed = 00:02:11 . Memory (MB): peak = 1097.652 ; gain = 83.074
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:13 . Memory (MB): peak = 1097.652 ; gain = 83.074
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1097.652 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1097.652 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1097.652 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1097.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b779dfd ConstDB: 0 ShapeSum: e1787e47 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e627a447

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1223.484 ; gain = 125.832

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e627a447

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1223.484 ; gain = 125.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e627a447

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1223.484 ; gain = 125.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e627a447

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1223.484 ; gain = 125.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15daefb5f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1241.629 ; gain = 143.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-73.355| TNS=-88152.766| WHS=-0.315 | THS=-151.913|

Phase 2 Router Initialization | Checksum: 1adec6342

Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fa9ddc3b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4557
 Number of Nodes with overlaps = 735
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2209ce386

Time (s): cpu = 00:02:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-81.369| TNS=-98032.328| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 217c78271

Time (s): cpu = 00:02:32 ; elapsed = 00:01:46 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 20354f1e0

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 4.1.2 GlobIterForTiming | Checksum: 15194da0f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:48 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 4.1 Global Iteration 0 | Checksum: 15194da0f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:48 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 177864770

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-80.424| TNS=-97399.656| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1a672b19c

Time (s): cpu = 00:02:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1b124099f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:58 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 4.2.2 GlobIterForTiming | Checksum: 1e57ccc0c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 4.2 Global Iteration 1 | Checksum: 1e57ccc0c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: f242adcd

Time (s): cpu = 00:03:15 ; elapsed = 00:02:18 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-80.094| TNS=-97282.477| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 195bb1be2

Time (s): cpu = 00:03:15 ; elapsed = 00:02:18 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 4 Rip-up And Reroute | Checksum: 195bb1be2

Time (s): cpu = 00:03:15 ; elapsed = 00:02:18 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b324cfeb

Time (s): cpu = 00:03:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-80.007| TNS=-97166.359| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 144c10bb4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:23 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 144c10bb4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 5 Delay and Skew Optimization | Checksum: 144c10bb4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 170718e97

Time (s): cpu = 00:03:27 ; elapsed = 00:02:25 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-80.002| TNS=-97124.328| WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cbb59b4b

Time (s): cpu = 00:03:27 ; elapsed = 00:02:25 . Memory (MB): peak = 1288.227 ; gain = 190.574
Phase 6 Post Hold Fix | Checksum: 1cbb59b4b

Time (s): cpu = 00:03:27 ; elapsed = 00:02:25 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.78505 %
  Global Horizontal Routing Utilization  = 6.55705 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y26 -> INT_R_X11Y26
South Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y22 -> INT_R_X15Y22
   INT_L_X16Y21 -> INT_L_X16Y21
   INT_L_X16Y18 -> INT_L_X16Y18
   INT_R_X17Y16 -> INT_R_X17Y16
   INT_R_X11Y14 -> INT_R_X11Y14
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y27 -> INT_L_X10Y27
   INT_R_X9Y26 -> INT_R_X9Y26
   INT_L_X10Y23 -> INT_L_X10Y23
   INT_L_X6Y22 -> INT_L_X6Y22
   INT_L_X16Y21 -> INT_L_X16Y21
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y24 -> INT_L_X16Y24
   INT_R_X13Y23 -> INT_R_X13Y23
   INT_L_X24Y22 -> INT_L_X24Y22
   INT_R_X23Y21 -> INT_R_X23Y21
   INT_L_X26Y21 -> INT_L_X26Y21
Phase 7 Route finalize | Checksum: 13941cbd7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:26 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13941cbd7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:26 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b47b7daf

Time (s): cpu = 00:03:30 ; elapsed = 00:02:27 . Memory (MB): peak = 1288.227 ; gain = 190.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-80.002| TNS=-97124.328| WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b47b7daf

Time (s): cpu = 00:03:30 ; elapsed = 00:02:27 . Memory (MB): peak = 1288.227 ; gain = 190.574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:30 ; elapsed = 00:02:28 . Memory (MB): peak = 1288.227 ; gain = 190.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:33 ; elapsed = 00:02:29 . Memory (MB): peak = 1288.227 ; gain = 190.574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1288.227 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/impl_1/topmodule_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.227 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.746 ; gain = 1.520
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/bootloader_inst/firstClusSec0 input computer_uut/bootloader_inst/firstClusSec0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/bootloader_inst/firstClusSec0__0 input computer_uut/bootloader_inst/firstClusSec0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx input computer_uut/sccpu/alu/multiplier/zx/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx input computer_uut/sccpu/alu/multiplier/zx/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__0 input computer_uut/sccpu/alu/multiplier/zx__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__0 input computer_uut/sccpu/alu/multiplier/zx__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__1 input computer_uut/sccpu/alu/multiplier/zx__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__1 input computer_uut/sccpu/alu/multiplier/zx__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__2 input computer_uut/sccpu/alu/multiplier/zx__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__2 input computer_uut/sccpu/alu/multiplier/zx__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__3 input computer_uut/sccpu/alu/multiplier/zx__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__3 input computer_uut/sccpu/alu/multiplier/zx__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__4 input computer_uut/sccpu/alu/multiplier/zx__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__4 input computer_uut/sccpu/alu/multiplier/zx__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__5 input computer_uut/sccpu/alu/multiplier/zx__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__5 input computer_uut/sccpu/alu/multiplier/zx__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__6 input computer_uut/sccpu/alu/multiplier/zx__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__6 input computer_uut/sccpu/alu/multiplier/zx__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__7 input computer_uut/sccpu/alu/multiplier/zx__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__7 input computer_uut/sccpu/alu/multiplier/zx__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__8 input computer_uut/sccpu/alu/multiplier/zx__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__8 input computer_uut/sccpu/alu/multiplier/zx__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/bootloader_inst/firstClusSec0 output computer_uut/bootloader_inst/firstClusSec0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/bootloader_inst/firstClusSec0__0 output computer_uut/bootloader_inst/firstClusSec0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx output computer_uut/sccpu/alu/multiplier/zx/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__0 output computer_uut/sccpu/alu/multiplier/zx__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__1 output computer_uut/sccpu/alu/multiplier/zx__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__2 output computer_uut/sccpu/alu/multiplier/zx__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__3 output computer_uut/sccpu/alu/multiplier/zx__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__4 output computer_uut/sccpu/alu/multiplier/zx__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__5 output computer_uut/sccpu/alu/multiplier/zx__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__6 output computer_uut/sccpu/alu/multiplier/zx__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__7 output computer_uut/sccpu/alu/multiplier/zx__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__8 output computer_uut/sccpu/alu/multiplier/zx__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/bootloader_inst/firstClusSec0 multiplier stage computer_uut/bootloader_inst/firstClusSec0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/bootloader_inst/firstClusSec0__0 multiplier stage computer_uut/bootloader_inst/firstClusSec0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx multiplier stage computer_uut/sccpu/alu/multiplier/zx/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__0 multiplier stage computer_uut/sccpu/alu/multiplier/zx__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__1 multiplier stage computer_uut/sccpu/alu/multiplier/zx__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__2 multiplier stage computer_uut/sccpu/alu/multiplier/zx__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__3 multiplier stage computer_uut/sccpu/alu/multiplier/zx__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__4 multiplier stage computer_uut/sccpu/alu/multiplier/zx__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__5 multiplier stage computer_uut/sccpu/alu/multiplier/zx__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__6 multiplier stage computer_uut/sccpu/alu/multiplier/zx__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__7 multiplier stage computer_uut/sccpu/alu/multiplier/zx__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP computer_uut/sccpu/alu/multiplier/zx__8 multiplier stage computer_uut/sccpu/alu/multiplier/zx__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 2878 net(s) have no routable loads. The problem bus(es) and/or net(s) are computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/bootloader_inst/root_cluster_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_85, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_86, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_89, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_90, computer_uut/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91 (the first 15 of 2816 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topmodule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1674.996 ; gain = 385.250
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file topmodule.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 20:23:19 2018...
