
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setfacl_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e8 <.init>:
  4017e8:	stp	x29, x30, [sp, #-16]!
  4017ec:	mov	x29, sp
  4017f0:	bl	401ce0 <ferror@plt+0x60>
  4017f4:	ldp	x29, x30, [sp], #16
  4017f8:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x14380>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15380>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <acl_error@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15380>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15380>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15380>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <acl_add_perm@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15380>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <acl_delete_perm@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15380>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <acl_entries@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15380>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <acl_cmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15380>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <acl_get_permset@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <getgrnam@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <opendir@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <acl_delete_def_file@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <fopen@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <malloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15380>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <acl_set_tag_type@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15380>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <chmod@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15380>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <acl_create_entry@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15380>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15380>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15380>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15380>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15380>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <acl_get_tag_type@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15380>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15380>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <acl_equiv_mode@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <acl_copy_entry@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <seekdir@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__xpg_basename@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <readdir@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <realloc@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15380>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <acl_set_file@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <getpagesize@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <acl_from_mode@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <closedir@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <strerror@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <__gmon_start__@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <acl_set_qualifier@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <abort@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <acl_to_any_text@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <feof@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <textdomain@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <getopt_long@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <acl_get_file@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <acl_init@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <ungetc@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <acl_get_entry@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <telldir@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <getrlimit@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <acl_get_qualifier@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <__lxstat@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <acl_delete_entry@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15380>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <acl_get_perm@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <acl_dup@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <acl_calc_mask@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15380>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <__xstat@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <chown@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <acl_check@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <fprintf@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <fgets@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <setlocale@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <acl_free@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15380>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	mov	x29, #0x0                   	// #0
  401c94:	mov	x30, #0x0                   	// #0
  401c98:	mov	x5, x0
  401c9c:	ldr	x1, [sp]
  401ca0:	add	x2, sp, #0x8
  401ca4:	mov	x6, sp
  401ca8:	movz	x0, #0x0, lsl #48
  401cac:	movk	x0, #0x0, lsl #32
  401cb0:	movk	x0, #0x40, lsl #16
  401cb4:	movk	x0, #0x405c
  401cb8:	movz	x3, #0x0, lsl #48
  401cbc:	movk	x3, #0x0, lsl #32
  401cc0:	movk	x3, #0x40, lsl #16
  401cc4:	movk	x3, #0x52c8
  401cc8:	movz	x4, #0x0, lsl #48
  401ccc:	movk	x4, #0x0, lsl #32
  401cd0:	movk	x4, #0x40, lsl #16
  401cd4:	movk	x4, #0x5348
  401cd8:	bl	401960 <__libc_start_main@plt>
  401cdc:	bl	401a70 <abort@plt>
  401ce0:	adrp	x0, 416000 <ferror@plt+0x14380>
  401ce4:	ldr	x0, [x0, #4064]
  401ce8:	cbz	x0, 401cf0 <ferror@plt+0x70>
  401cec:	b	401a50 <__gmon_start__@plt>
  401cf0:	ret
  401cf4:	nop
  401cf8:	adrp	x0, 417000 <ferror@plt+0x15380>
  401cfc:	add	x0, x0, #0x4e8
  401d00:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d04:	add	x1, x1, #0x4e8
  401d08:	cmp	x1, x0
  401d0c:	b.eq	401d24 <ferror@plt+0xa4>  // b.none
  401d10:	adrp	x1, 405000 <ferror@plt+0x3380>
  401d14:	ldr	x1, [x1, #904]
  401d18:	cbz	x1, 401d24 <ferror@plt+0xa4>
  401d1c:	mov	x16, x1
  401d20:	br	x16
  401d24:	ret
  401d28:	adrp	x0, 417000 <ferror@plt+0x15380>
  401d2c:	add	x0, x0, #0x4e8
  401d30:	adrp	x1, 417000 <ferror@plt+0x15380>
  401d34:	add	x1, x1, #0x4e8
  401d38:	sub	x1, x1, x0
  401d3c:	lsr	x2, x1, #63
  401d40:	add	x1, x2, x1, asr #3
  401d44:	cmp	xzr, x1, asr #1
  401d48:	asr	x1, x1, #1
  401d4c:	b.eq	401d64 <ferror@plt+0xe4>  // b.none
  401d50:	adrp	x2, 405000 <ferror@plt+0x3380>
  401d54:	ldr	x2, [x2, #912]
  401d58:	cbz	x2, 401d64 <ferror@plt+0xe4>
  401d5c:	mov	x16, x2
  401d60:	br	x16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 417000 <ferror@plt+0x15380>
  401d78:	ldrb	w0, [x19, #1296]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x10c>
  401d80:	bl	401cf8 <ferror@plt+0x78>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1296]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d28 <ferror@plt+0xa8>
  401d9c:	sub	sp, sp, #0x40
  401da0:	stp	x22, x21, [sp, #32]
  401da4:	stp	x20, x19, [sp, #48]
  401da8:	mov	w19, w2
  401dac:	mov	w20, w1
  401db0:	mov	x21, x0
  401db4:	add	x2, sp, #0x8
  401db8:	mov	w1, wzr
  401dbc:	stp	x29, x30, [sp, #16]
  401dc0:	add	x29, sp, #0x10
  401dc4:	b	401dd4 <ferror@plt+0x154>
  401dc8:	add	x2, sp, #0x8
  401dcc:	mov	w1, #0x1                   	// #1
  401dd0:	mov	x0, x21
  401dd4:	bl	401b20 <acl_get_entry@plt>
  401dd8:	cmp	w0, #0x1
  401ddc:	b.ne	401e24 <ferror@plt+0x1a4>  // b.any
  401de0:	ldr	x0, [sp, #8]
  401de4:	add	x1, sp, #0x4
  401de8:	bl	401980 <acl_get_tag_type@plt>
  401dec:	ldr	w8, [sp, #4]
  401df0:	cmp	w8, w20
  401df4:	b.ne	401dc8 <ferror@plt+0x148>  // b.any
  401df8:	ldr	x0, [sp, #8]
  401dfc:	cmn	w19, #0x1
  401e00:	b.eq	401e28 <ferror@plt+0x1a8>  // b.none
  401e04:	bl	401b70 <acl_get_qualifier@plt>
  401e08:	cbz	x0, 401e28 <ferror@plt+0x1a8>
  401e0c:	ldr	w22, [x0]
  401e10:	bl	401c70 <acl_free@plt>
  401e14:	cmp	w22, w19
  401e18:	b.ne	401dc8 <ferror@plt+0x148>  // b.any
  401e1c:	ldr	x0, [sp, #8]
  401e20:	b	401e28 <ferror@plt+0x1a8>
  401e24:	mov	x0, xzr
  401e28:	ldp	x20, x19, [sp, #48]
  401e2c:	ldp	x22, x21, [sp, #32]
  401e30:	ldp	x29, x30, [sp, #16]
  401e34:	add	sp, sp, #0x40
  401e38:	ret
  401e3c:	sub	sp, sp, #0x30
  401e40:	add	x2, sp, #0x8
  401e44:	mov	w1, wzr
  401e48:	stp	x29, x30, [sp, #16]
  401e4c:	stp	x20, x19, [sp, #32]
  401e50:	add	x29, sp, #0x10
  401e54:	mov	x19, x0
  401e58:	bl	401b20 <acl_get_entry@plt>
  401e5c:	cmp	w0, #0x1
  401e60:	mov	w20, wzr
  401e64:	b.ne	401eb4 <ferror@plt+0x234>  // b.any
  401e68:	b	401e8c <ferror@plt+0x20c>
  401e6c:	add	x2, sp, #0x8
  401e70:	mov	w1, #0x1                   	// #1
  401e74:	mov	x0, x19
  401e78:	bl	401b20 <acl_get_entry@plt>
  401e7c:	cmp	w0, #0x1
  401e80:	cset	w8, eq  // eq = none
  401e84:	csel	w20, w20, wzr, eq  // eq = none
  401e88:	tbz	w8, #0, 401eb4 <ferror@plt+0x234>
  401e8c:	ldr	x0, [sp, #8]
  401e90:	mov	x1, sp
  401e94:	bl	4018a0 <acl_get_permset@plt>
  401e98:	ldr	x0, [sp]
  401e9c:	mov	w1, #0x1                   	// #1
  401ea0:	bl	401ba0 <acl_get_perm@plt>
  401ea4:	cbz	w0, 401e6c <ferror@plt+0x1ec>
  401ea8:	mov	w8, wzr
  401eac:	mov	w20, #0x1                   	// #1
  401eb0:	tbnz	w8, #0, 401e8c <ferror@plt+0x20c>
  401eb4:	mov	w0, w20
  401eb8:	ldp	x20, x19, [sp, #32]
  401ebc:	ldp	x29, x30, [sp, #16]
  401ec0:	add	sp, sp, #0x30
  401ec4:	ret
  401ec8:	stp	x29, x30, [sp, #-48]!
  401ecc:	stp	x20, x19, [sp, #32]
  401ed0:	mov	x20, x2
  401ed4:	mov	w2, #0xffffffff            	// #-1
  401ed8:	str	x21, [sp, #16]
  401edc:	mov	x29, sp
  401ee0:	mov	w19, w3
  401ee4:	bl	401d9c <ferror@plt+0x11c>
  401ee8:	cbz	x0, 401f08 <ferror@plt+0x288>
  401eec:	mov	x21, x0
  401ef0:	add	x1, x29, #0x18
  401ef4:	mov	x0, x20
  401ef8:	bl	401930 <acl_create_entry@plt>
  401efc:	cbz	w0, 401f10 <ferror@plt+0x290>
  401f00:	mov	w0, #0xffffffff            	// #-1
  401f04:	b	401f2c <ferror@plt+0x2ac>
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	b	401f2c <ferror@plt+0x2ac>
  401f10:	ldr	x0, [x29, #24]
  401f14:	mov	x1, x21
  401f18:	bl	4019b0 <acl_copy_entry@plt>
  401f1c:	ldr	x0, [x29, #24]
  401f20:	mov	w1, w19
  401f24:	bl	401910 <acl_set_tag_type@plt>
  401f28:	mov	w0, wzr
  401f2c:	ldp	x20, x19, [sp, #32]
  401f30:	ldr	x21, [sp, #16]
  401f34:	ldp	x29, x30, [sp], #48
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-48]!
  401f40:	mov	x8, x3
  401f44:	stp	x22, x21, [sp, #16]
  401f48:	stp	x20, x19, [sp, #32]
  401f4c:	mov	x20, x1
  401f50:	mov	x21, x0
  401f54:	mov	w2, #0x2c                  	// #44
  401f58:	mov	w3, #0x10                  	// #16
  401f5c:	mov	x0, x8
  401f60:	mov	x1, xzr
  401f64:	mov	x29, sp
  401f68:	mov	x19, x4
  401f6c:	bl	401a80 <acl_to_any_text@plt>
  401f70:	adrp	x1, 405000 <ferror@plt+0x3380>
  401f74:	mov	x22, x0
  401f78:	add	x1, x1, #0x39e
  401f7c:	mov	w2, #0x2c                  	// #44
  401f80:	mov	w3, #0x10                  	// #16
  401f84:	mov	x0, x19
  401f88:	bl	401a80 <acl_to_any_text@plt>
  401f8c:	adrp	x8, 405000 <ferror@plt+0x3380>
  401f90:	add	x8, x8, #0x3ac
  401f94:	cmp	x22, #0x0
  401f98:	csel	x3, x8, x22, eq  // eq = none
  401f9c:	cmp	x0, #0x0
  401fa0:	adrp	x1, 405000 <ferror@plt+0x3380>
  401fa4:	mov	x19, x0
  401fa8:	csel	x4, x8, x0, eq  // eq = none
  401fac:	add	x1, x1, #0x3a1
  401fb0:	mov	x0, x21
  401fb4:	mov	x2, x20
  401fb8:	bl	401c40 <fprintf@plt>
  401fbc:	mov	x0, x22
  401fc0:	bl	401c70 <acl_free@plt>
  401fc4:	mov	x0, x19
  401fc8:	bl	401c70 <acl_free@plt>
  401fcc:	ldp	x20, x19, [sp, #32]
  401fd0:	ldp	x22, x21, [sp, #16]
  401fd4:	ldp	x29, x30, [sp], #48
  401fd8:	ret
  401fdc:	sub	sp, sp, #0x120
  401fe0:	stp	x29, x30, [sp, #192]
  401fe4:	stp	x20, x19, [sp, #272]
  401fe8:	add	x29, sp, #0xc0
  401fec:	mov	x19, x0
  401ff0:	stp	x28, x27, [sp, #208]
  401ff4:	stp	x26, x25, [sp, #224]
  401ff8:	stp	x24, x23, [sp, #240]
  401ffc:	stp	x22, x21, [sp, #256]
  402000:	stp	xzr, xzr, [x29, #-24]
  402004:	stp	xzr, xzr, [x29, #-40]
  402008:	tbnz	w2, #10, 402228 <ferror@plt+0x5a8>
  40200c:	mov	x21, x3
  402010:	mov	w22, w2
  402014:	mov	x20, x1
  402018:	tbz	w2, #9, 402030 <ferror@plt+0x3b0>
  40201c:	mov	w23, wzr
  402020:	tbnz	w22, #1, 402204 <ferror@plt+0x584>
  402024:	mov	w8, #0x104                 	// #260
  402028:	and	w8, w22, w8
  40202c:	cbz	w8, 402204 <ferror@plt+0x584>
  402030:	ldr	x0, [x21]
  402034:	sub	x2, x29, #0x38
  402038:	mov	w1, wzr
  40203c:	bl	403830 <ferror@plt+0x1bb0>
  402040:	cbz	w0, 402200 <ferror@plt+0x580>
  402044:	mov	w28, wzr
  402048:	mov	w26, wzr
  40204c:	mov	w27, wzr
  402050:	mov	w25, wzr
  402054:	cmp	w0, #0x1
  402058:	b.ne	402268 <ferror@plt+0x5e8>  // b.any
  40205c:	ldur	x8, [x29, #-56]
  402060:	ldr	w23, [x8, #16]
  402064:	ldp	w1, w8, [x8, #4]
  402068:	cmp	w1, #0x8, lsl #12
  40206c:	b.ne	402088 <ferror@plt+0x408>  // b.any
  402070:	cmp	w8, #0x10
  402074:	mov	w28, #0x1                   	// #1
  402078:	sub	x3, x29, #0x10
  40207c:	csinc	w27, w27, wzr, ne  // ne = any
  402080:	sub	x24, x29, #0x20
  402084:	b	40209c <ferror@plt+0x41c>
  402088:	cmp	w8, #0x10
  40208c:	mov	w26, #0x1                   	// #1
  402090:	sub	x3, x29, #0x18
  402094:	csinc	w25, w25, wzr, ne  // ne = any
  402098:	sub	x24, x29, #0x28
  40209c:	mov	x0, x19
  4020a0:	mov	x2, x20
  4020a4:	mov	x4, x24
  4020a8:	bl	402784 <ferror@plt+0xb04>
  4020ac:	cbz	w0, 4020bc <ferror@plt+0x43c>
  4020b0:	mov	w8, #0x6                   	// #6
  4020b4:	cbnz	w8, 4021f4 <ferror@plt+0x574>
  4020b8:	b	402054 <ferror@plt+0x3d4>
  4020bc:	tbz	w23, #3, 4020e4 <ferror@plt+0x464>
  4020c0:	ldr	w8, [x20, #16]
  4020c4:	and	w23, w23, #0xfffffff7
  4020c8:	and	w8, w8, #0xf000
  4020cc:	cmp	w8, #0x4, lsl #12
  4020d0:	b.eq	4020e0 <ferror@plt+0x460>  // b.none
  4020d4:	ldr	x0, [x24]
  4020d8:	bl	401e3c <ferror@plt+0x1bc>
  4020dc:	cbz	w0, 4020e4 <ferror@plt+0x464>
  4020e0:	orr	w23, w23, #0x1
  4020e4:	ldur	x8, [x29, #-56]
  4020e8:	ldr	w9, [x8]
  4020ec:	cmp	w9, #0x5
  4020f0:	b.hi	402130 <ferror@plt+0x4b0>  // b.pmore
  4020f4:	adrp	x12, 405000 <ferror@plt+0x3380>
  4020f8:	add	x12, x12, #0x398
  4020fc:	adr	x10, 40210c <ferror@plt+0x48c>
  402100:	ldrb	w11, [x12, x9]
  402104:	add	x10, x10, x11, lsl #2
  402108:	br	x10
  40210c:	ldr	x0, [x24]
  402110:	ldp	w1, w2, [x8, #8]
  402114:	bl	401d9c <ferror@plt+0x11c>
  402118:	stur	x0, [x29, #-48]
  40211c:	cbz	x0, 4021b4 <ferror@plt+0x534>
  402120:	ldur	x0, [x29, #-48]
  402124:	mov	w1, w23
  402128:	bl	402848 <ferror@plt+0xbc8>
  40212c:	b	402198 <ferror@plt+0x518>
  402130:	bl	401bf0 <__errno_location@plt>
  402134:	mov	x8, x0
  402138:	mov	w9, #0x16                  	// #22
  40213c:	mov	w0, wzr
  402140:	str	w9, [x8]
  402144:	mov	w8, #0x6                   	// #6
  402148:	cbnz	w8, 4021f4 <ferror@plt+0x574>
  40214c:	b	402054 <ferror@plt+0x3d4>
  402150:	ldr	x0, [x24]
  402154:	ldp	w1, w2, [x8, #8]
  402158:	bl	401d9c <ferror@plt+0x11c>
  40215c:	stur	x0, [x29, #-48]
  402160:	cbz	x0, 402198 <ferror@plt+0x518>
  402164:	mov	x1, x0
  402168:	ldr	x0, [x24]
  40216c:	bl	401b90 <acl_delete_entry@plt>
  402170:	b	402198 <ferror@plt+0x518>
  402174:	ldur	x0, [x29, #-32]
  402178:	bl	4028b4 <ferror@plt+0xc34>
  40217c:	b	402198 <ferror@plt+0x518>
  402180:	ldr	x0, [x24]
  402184:	bl	401c70 <acl_free@plt>
  402188:	mov	w0, #0x5                   	// #5
  40218c:	bl	401af0 <acl_init@plt>
  402190:	str	x0, [x24]
  402194:	cbz	x0, 4020b0 <ferror@plt+0x430>
  402198:	ldr	x0, [x21]
  40219c:	sub	x2, x29, #0x38
  4021a0:	mov	w1, #0x1                   	// #1
  4021a4:	bl	403830 <ferror@plt+0x1bb0>
  4021a8:	mov	w8, wzr
  4021ac:	cbnz	w8, 4021f4 <ferror@plt+0x574>
  4021b0:	b	402054 <ferror@plt+0x3d4>
  4021b4:	sub	x1, x29, #0x30
  4021b8:	mov	x0, x24
  4021bc:	bl	401930 <acl_create_entry@plt>
  4021c0:	cbz	w0, 4021cc <ferror@plt+0x54c>
  4021c4:	mov	w0, wzr
  4021c8:	b	4020b0 <ferror@plt+0x430>
  4021cc:	ldp	x8, x0, [x29, #-56]
  4021d0:	ldr	w1, [x8, #8]
  4021d4:	bl	401910 <acl_set_tag_type@plt>
  4021d8:	ldur	x1, [x29, #-56]
  4021dc:	ldr	w8, [x1, #12]!
  4021e0:	cmn	w8, #0x1
  4021e4:	b.eq	402120 <ferror@plt+0x4a0>  // b.none
  4021e8:	ldur	x0, [x29, #-48]
  4021ec:	bl	401a60 <acl_set_qualifier@plt>
  4021f0:	b	402120 <ferror@plt+0x4a0>
  4021f4:	cmp	w8, #0x6
  4021f8:	b.eq	4025d0 <ferror@plt+0x950>  // b.none
  4021fc:	b	402204 <ferror@plt+0x584>
  402200:	mov	w23, wzr
  402204:	mov	w0, w23
  402208:	ldp	x20, x19, [sp, #272]
  40220c:	ldp	x22, x21, [sp, #256]
  402210:	ldp	x24, x23, [sp, #240]
  402214:	ldp	x26, x25, [sp, #224]
  402218:	ldp	x28, x27, [sp, #208]
  40221c:	ldp	x29, x30, [sp, #192]
  402220:	add	sp, sp, #0x120
  402224:	ret
  402228:	adrp	x8, 417000 <ferror@plt+0x15380>
  40222c:	adrp	x9, 417000 <ferror@plt+0x15380>
  402230:	ldr	x20, [x8, #1256]
  402234:	ldr	x21, [x9, #1352]
  402238:	bl	401bf0 <__errno_location@plt>
  40223c:	ldr	w0, [x0]
  402240:	bl	401a40 <strerror@plt>
  402244:	adrp	x1, 405000 <ferror@plt+0x3380>
  402248:	mov	x4, x0
  40224c:	add	x1, x1, #0x3ae
  402250:	mov	x0, x20
  402254:	mov	x2, x21
  402258:	mov	x3, x19
  40225c:	bl	401c40 <fprintf@plt>
  402260:	mov	w23, #0x1                   	// #1
  402264:	b	402204 <ferror@plt+0x584>
  402268:	tbnz	w0, #31, 4025d0 <ferror@plt+0x950>
  40226c:	ldur	x0, [x29, #-40]
  402270:	cbz	x0, 402360 <ferror@plt+0x6e0>
  402274:	bl	401880 <acl_entries@plt>
  402278:	cbz	w0, 402360 <ferror@plt+0x6e0>
  40227c:	ldur	x0, [x29, #-40]
  402280:	mov	w1, #0x1                   	// #1
  402284:	mov	w2, #0xffffffff            	// #-1
  402288:	bl	401d9c <ferror@plt+0x11c>
  40228c:	cbnz	x0, 4022c8 <ferror@plt+0x648>
  402290:	ldur	x8, [x29, #-32]
  402294:	cbnz	x8, 4022b4 <ferror@plt+0x634>
  402298:	sub	x3, x29, #0x10
  40229c:	sub	x4, x29, #0x20
  4022a0:	mov	w1, #0x8000                	// #32768
  4022a4:	mov	x0, x19
  4022a8:	mov	x2, x20
  4022ac:	bl	402784 <ferror@plt+0xb04>
  4022b0:	cbnz	w0, 4025d0 <ferror@plt+0x950>
  4022b4:	ldur	x0, [x29, #-32]
  4022b8:	sub	x2, x29, #0x28
  4022bc:	mov	w1, #0x1                   	// #1
  4022c0:	mov	w3, #0x1                   	// #1
  4022c4:	bl	401ec8 <ferror@plt+0x248>
  4022c8:	ldur	x0, [x29, #-40]
  4022cc:	mov	w1, #0x4                   	// #4
  4022d0:	mov	w2, #0xffffffff            	// #-1
  4022d4:	bl	401d9c <ferror@plt+0x11c>
  4022d8:	cbnz	x0, 402314 <ferror@plt+0x694>
  4022dc:	ldur	x8, [x29, #-32]
  4022e0:	cbnz	x8, 402300 <ferror@plt+0x680>
  4022e4:	sub	x3, x29, #0x10
  4022e8:	sub	x4, x29, #0x20
  4022ec:	mov	w1, #0x8000                	// #32768
  4022f0:	mov	x0, x19
  4022f4:	mov	x2, x20
  4022f8:	bl	402784 <ferror@plt+0xb04>
  4022fc:	cbnz	w0, 4025d0 <ferror@plt+0x950>
  402300:	ldur	x0, [x29, #-32]
  402304:	sub	x2, x29, #0x28
  402308:	mov	w1, #0x4                   	// #4
  40230c:	mov	w3, #0x4                   	// #4
  402310:	bl	401ec8 <ferror@plt+0x248>
  402314:	ldur	x0, [x29, #-40]
  402318:	mov	w1, #0x20                  	// #32
  40231c:	mov	w2, #0xffffffff            	// #-1
  402320:	bl	401d9c <ferror@plt+0x11c>
  402324:	cbnz	x0, 402360 <ferror@plt+0x6e0>
  402328:	ldur	x8, [x29, #-32]
  40232c:	cbnz	x8, 40234c <ferror@plt+0x6cc>
  402330:	sub	x3, x29, #0x10
  402334:	sub	x4, x29, #0x20
  402338:	mov	w1, #0x8000                	// #32768
  40233c:	mov	x0, x19
  402340:	mov	x2, x20
  402344:	bl	402784 <ferror@plt+0xb04>
  402348:	cbnz	w0, 4025d0 <ferror@plt+0x950>
  40234c:	ldur	x0, [x29, #-32]
  402350:	sub	x2, x29, #0x28
  402354:	mov	w1, #0x20                  	// #32
  402358:	mov	w3, #0x20                  	// #32
  40235c:	bl	401ec8 <ferror@plt+0x248>
  402360:	cbz	w28, 4023ec <ferror@plt+0x76c>
  402364:	ldur	x0, [x29, #-32]
  402368:	cbz	x0, 4023ec <ferror@plt+0x76c>
  40236c:	mov	x1, xzr
  402370:	bl	4019a0 <acl_equiv_mode@plt>
  402374:	cbz	w0, 4023d4 <ferror@plt+0x754>
  402378:	cbnz	w27, 4023a4 <ferror@plt+0x724>
  40237c:	ldur	x0, [x29, #-32]
  402380:	mov	w1, #0x10                  	// #16
  402384:	mov	w2, #0xffffffff            	// #-1
  402388:	bl	401d9c <ferror@plt+0x11c>
  40238c:	cbnz	x0, 4023a4 <ferror@plt+0x724>
  402390:	ldur	x0, [x29, #-32]
  402394:	sub	x2, x29, #0x20
  402398:	mov	w1, #0x4                   	// #4
  40239c:	mov	w3, #0x10                  	// #16
  4023a0:	bl	401ec8 <ferror@plt+0x248>
  4023a4:	adrp	x8, 417000 <ferror@plt+0x15380>
  4023a8:	ldr	w10, [x8, #1380]
  4023ac:	cmp	w27, #0x0
  4023b0:	cset	w8, eq  // eq = none
  4023b4:	cmp	w10, #0x1
  4023b8:	cset	w9, eq  // eq = none
  4023bc:	cmn	w10, #0x1
  4023c0:	b.eq	4023d4 <ferror@plt+0x754>  // b.none
  4023c4:	orr	w8, w8, w9
  4023c8:	cbz	w8, 4023d4 <ferror@plt+0x754>
  4023cc:	sub	x0, x29, #0x20
  4023d0:	bl	401bd0 <acl_calc_mask@plt>
  4023d4:	ldur	x0, [x29, #-32]
  4023d8:	sub	x1, x29, #0x3c
  4023dc:	bl	401c30 <acl_check@plt>
  4023e0:	tbnz	w0, #31, 4025d0 <ferror@plt+0x950>
  4023e4:	mov	w23, w0
  4023e8:	cbnz	w0, 402640 <ferror@plt+0x9c0>
  4023ec:	ldur	x0, [x29, #-40]
  4023f0:	cbz	x0, 402484 <ferror@plt+0x804>
  4023f4:	bl	401880 <acl_entries@plt>
  4023f8:	cbz	w26, 402484 <ferror@plt+0x804>
  4023fc:	cbz	w0, 402484 <ferror@plt+0x804>
  402400:	ldur	x0, [x29, #-40]
  402404:	mov	x1, xzr
  402408:	bl	4019a0 <acl_equiv_mode@plt>
  40240c:	cbz	w0, 40246c <ferror@plt+0x7ec>
  402410:	cbnz	w25, 40243c <ferror@plt+0x7bc>
  402414:	ldur	x0, [x29, #-40]
  402418:	mov	w1, #0x10                  	// #16
  40241c:	mov	w2, #0xffffffff            	// #-1
  402420:	bl	401d9c <ferror@plt+0x11c>
  402424:	cbnz	x0, 40243c <ferror@plt+0x7bc>
  402428:	ldur	x0, [x29, #-40]
  40242c:	sub	x2, x29, #0x28
  402430:	mov	w1, #0x4                   	// #4
  402434:	mov	w3, #0x10                  	// #16
  402438:	bl	401ec8 <ferror@plt+0x248>
  40243c:	adrp	x8, 417000 <ferror@plt+0x15380>
  402440:	ldr	w10, [x8, #1380]
  402444:	cmp	w25, #0x0
  402448:	cset	w8, eq  // eq = none
  40244c:	cmp	w10, #0x1
  402450:	cset	w9, eq  // eq = none
  402454:	cmn	w10, #0x1
  402458:	b.eq	40246c <ferror@plt+0x7ec>  // b.none
  40245c:	orr	w8, w8, w9
  402460:	cbz	w8, 40246c <ferror@plt+0x7ec>
  402464:	sub	x0, x29, #0x28
  402468:	bl	401bd0 <acl_calc_mask@plt>
  40246c:	ldur	x0, [x29, #-40]
  402470:	sub	x1, x29, #0x3c
  402474:	bl	401c30 <acl_check@plt>
  402478:	tbnz	w0, #31, 4025d0 <ferror@plt+0x950>
  40247c:	mov	w23, w0
  402480:	cbnz	w0, 402698 <ferror@plt+0xa18>
  402484:	ldur	x0, [x29, #-40]
  402488:	cbz	x0, 4024a8 <ferror@plt+0x828>
  40248c:	tbz	w22, #0, 4024a8 <ferror@plt+0x828>
  402490:	ldr	w8, [x20, #16]
  402494:	and	w8, w8, #0xf000
  402498:	cmp	w8, #0x4, lsl #12
  40249c:	b.eq	4024a8 <ferror@plt+0x828>  // b.none
  4024a0:	bl	401c70 <acl_free@plt>
  4024a4:	stur	xzr, [x29, #-40]
  4024a8:	ldur	x1, [x29, #-32]
  4024ac:	cbz	x1, 4024cc <ferror@plt+0x84c>
  4024b0:	ldur	x0, [x29, #-16]
  4024b4:	cbz	x0, 4024cc <ferror@plt+0x84c>
  4024b8:	bl	401890 <acl_cmp@plt>
  4024bc:	cbnz	w0, 4024cc <ferror@plt+0x84c>
  4024c0:	ldur	x0, [x29, #-32]
  4024c4:	bl	401c70 <acl_free@plt>
  4024c8:	stur	xzr, [x29, #-32]
  4024cc:	ldur	x1, [x29, #-40]
  4024d0:	cbz	x1, 4024f0 <ferror@plt+0x870>
  4024d4:	ldur	x0, [x29, #-24]
  4024d8:	cbz	x0, 4024f0 <ferror@plt+0x870>
  4024dc:	bl	401890 <acl_cmp@plt>
  4024e0:	cbnz	w0, 4024f0 <ferror@plt+0x870>
  4024e4:	ldur	x0, [x29, #-40]
  4024e8:	bl	401c70 <acl_free@plt>
  4024ec:	stur	xzr, [x29, #-40]
  4024f0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4024f4:	ldr	w8, [x8, #1392]
  4024f8:	cbz	w8, 402518 <ferror@plt+0x898>
  4024fc:	adrp	x8, 417000 <ferror@plt+0x15380>
  402500:	ldp	x4, x3, [x29, #-40]
  402504:	ldr	x0, [x8, #1280]
  402508:	mov	x1, x19
  40250c:	bl	401f3c <ferror@plt+0x2bc>
  402510:	mov	w23, wzr
  402514:	b	40260c <ferror@plt+0x98c>
  402518:	ldur	x0, [x29, #-32]
  40251c:	cbz	x0, 402568 <ferror@plt+0x8e8>
  402520:	sub	x1, x29, #0x40
  402524:	stur	wzr, [x29, #-64]
  402528:	bl	4019a0 <acl_equiv_mode@plt>
  40252c:	ldur	x2, [x29, #-32]
  402530:	mov	w22, w0
  402534:	mov	w1, #0x8000                	// #32768
  402538:	mov	x0, x19
  40253c:	bl	401a00 <acl_set_file@plt>
  402540:	cbz	w0, 402738 <ferror@plt+0xab8>
  402544:	bl	401bf0 <__errno_location@plt>
  402548:	ldr	w8, [x0]
  40254c:	cmp	w8, #0x5f
  402550:	b.eq	40255c <ferror@plt+0x8dc>  // b.none
  402554:	cmp	w8, #0x26
  402558:	b.ne	402560 <ferror@plt+0x8e0>  // b.any
  40255c:	cbz	w22, 4025ac <ferror@plt+0x92c>
  402560:	mov	w22, #0x6                   	// #6
  402564:	cbnz	w22, 4025c8 <ferror@plt+0x948>
  402568:	ldur	x0, [x29, #-40]
  40256c:	cbz	x0, 4025a4 <ferror@plt+0x924>
  402570:	ldr	w8, [x20, #16]
  402574:	and	w20, w8, #0xf000
  402578:	bl	401880 <acl_entries@plt>
  40257c:	cmp	w20, #0x4, lsl #12
  402580:	b.ne	4025a0 <ferror@plt+0x920>  // b.any
  402584:	cbz	w0, 40266c <ferror@plt+0x9ec>
  402588:	ldur	x2, [x29, #-40]
  40258c:	mov	w1, #0x4000                	// #16384
  402590:	mov	x0, x19
  402594:	bl	401a00 <acl_set_file@plt>
  402598:	cbz	w0, 4025a4 <ferror@plt+0x924>
  40259c:	b	4025d0 <ferror@plt+0x950>
  4025a0:	cbnz	w0, 40274c <ferror@plt+0xacc>
  4025a4:	mov	w23, wzr
  4025a8:	b	40260c <ferror@plt+0x98c>
  4025ac:	mov	x1, sp
  4025b0:	mov	x0, x19
  4025b4:	bl	405350 <ferror@plt+0x36d0>
  4025b8:	mov	w22, #0x6                   	// #6
  4025bc:	cbz	w0, 402710 <ferror@plt+0xa90>
  4025c0:	cbz	w22, 402738 <ferror@plt+0xab8>
  4025c4:	cbz	w22, 402568 <ferror@plt+0x8e8>
  4025c8:	cmp	w22, #0x6
  4025cc:	b.ne	402204 <ferror@plt+0x584>  // b.any
  4025d0:	adrp	x8, 417000 <ferror@plt+0x15380>
  4025d4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4025d8:	ldr	x20, [x8, #1256]
  4025dc:	ldr	x21, [x9, #1352]
  4025e0:	bl	401bf0 <__errno_location@plt>
  4025e4:	ldr	w0, [x0]
  4025e8:	bl	401a40 <strerror@plt>
  4025ec:	adrp	x1, 405000 <ferror@plt+0x3380>
  4025f0:	mov	x4, x0
  4025f4:	add	x1, x1, #0x3ae
  4025f8:	mov	x0, x20
  4025fc:	mov	x2, x21
  402600:	mov	x3, x19
  402604:	bl	401c40 <fprintf@plt>
  402608:	mov	w23, #0x1                   	// #1
  40260c:	ldur	x0, [x29, #-32]
  402610:	cbz	x0, 402618 <ferror@plt+0x998>
  402614:	bl	401c70 <acl_free@plt>
  402618:	ldur	x0, [x29, #-16]
  40261c:	cbz	x0, 402624 <ferror@plt+0x9a4>
  402620:	bl	401c70 <acl_free@plt>
  402624:	ldur	x0, [x29, #-40]
  402628:	cbz	x0, 402630 <ferror@plt+0x9b0>
  40262c:	bl	401c70 <acl_free@plt>
  402630:	ldur	x0, [x29, #-24]
  402634:	cbz	x0, 402204 <ferror@plt+0x584>
  402638:	bl	401c70 <acl_free@plt>
  40263c:	b	402204 <ferror@plt+0x584>
  402640:	ldur	x0, [x29, #-32]
  402644:	mov	w2, #0x2c                  	// #44
  402648:	mov	x1, xzr
  40264c:	mov	w3, wzr
  402650:	bl	401a80 <acl_to_any_text@plt>
  402654:	adrp	x8, 417000 <ferror@plt+0x15380>
  402658:	ldr	x20, [x8, #1256]
  40265c:	adrp	x1, 405000 <ferror@plt+0x3380>
  402660:	mov	x21, x0
  402664:	add	x1, x1, #0x3ba
  402668:	b	4026c0 <ferror@plt+0xa40>
  40266c:	mov	x0, x19
  402670:	bl	4018d0 <acl_delete_def_file@plt>
  402674:	cbz	w0, 4025a4 <ferror@plt+0x924>
  402678:	bl	401bf0 <__errno_location@plt>
  40267c:	ldr	w8, [x0]
  402680:	mov	w23, wzr
  402684:	cmp	w8, #0x26
  402688:	b.eq	40260c <ferror@plt+0x98c>  // b.none
  40268c:	cmp	w8, #0x5f
  402690:	b.eq	40260c <ferror@plt+0x98c>  // b.none
  402694:	b	4025d0 <ferror@plt+0x950>
  402698:	ldur	x0, [x29, #-40]
  40269c:	mov	w2, #0x2c                  	// #44
  4026a0:	mov	x1, xzr
  4026a4:	mov	w3, wzr
  4026a8:	bl	401a80 <acl_to_any_text@plt>
  4026ac:	adrp	x8, 417000 <ferror@plt+0x15380>
  4026b0:	ldr	x20, [x8, #1256]
  4026b4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4026b8:	mov	x21, x0
  4026bc:	add	x1, x1, #0x3ed
  4026c0:	mov	w2, #0x5                   	// #5
  4026c4:	mov	x0, xzr
  4026c8:	bl	401bc0 <dcgettext@plt>
  4026cc:	adrp	x8, 417000 <ferror@plt+0x15380>
  4026d0:	ldr	x22, [x8, #1352]
  4026d4:	mov	x24, x0
  4026d8:	mov	w0, w23
  4026dc:	bl	401830 <acl_error@plt>
  4026e0:	ldur	w8, [x29, #-60]
  4026e4:	mov	x5, x0
  4026e8:	mov	x0, x20
  4026ec:	mov	x1, x24
  4026f0:	add	w6, w8, #0x1
  4026f4:	mov	x2, x22
  4026f8:	mov	x3, x19
  4026fc:	mov	x4, x21
  402700:	bl	401c40 <fprintf@plt>
  402704:	mov	x0, x21
  402708:	bl	401c70 <acl_free@plt>
  40270c:	b	402608 <ferror@plt+0x988>
  402710:	ldr	w8, [sp, #16]
  402714:	ldur	w9, [x29, #-64]
  402718:	mov	x0, x19
  40271c:	and	w8, w8, #0xe00
  402720:	orr	w1, w9, w8
  402724:	stur	w1, [x29, #-64]
  402728:	bl	401920 <chmod@plt>
  40272c:	cmp	w0, #0x0
  402730:	csel	w22, wzr, w22, eq  // eq = none
  402734:	cbnz	w22, 4025c4 <ferror@plt+0x944>
  402738:	ldur	w8, [x29, #-64]
  40273c:	mov	w22, wzr
  402740:	str	w8, [x21, #8]
  402744:	cbnz	w22, 4025c8 <ferror@plt+0x948>
  402748:	b	402568 <ferror@plt+0x8e8>
  40274c:	adrp	x8, 417000 <ferror@plt+0x15380>
  402750:	ldr	x20, [x8, #1256]
  402754:	adrp	x1, 405000 <ferror@plt+0x3380>
  402758:	add	x1, x1, #0x421
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401bc0 <dcgettext@plt>
  402768:	adrp	x8, 417000 <ferror@plt+0x15380>
  40276c:	ldr	x2, [x8, #1352]
  402770:	mov	x1, x0
  402774:	mov	x0, x20
  402778:	mov	x3, x19
  40277c:	bl	401c40 <fprintf@plt>
  402780:	b	402608 <ferror@plt+0x988>
  402784:	stp	x29, x30, [sp, #-48]!
  402788:	stp	x22, x21, [sp, #16]
  40278c:	stp	x20, x19, [sp, #32]
  402790:	ldr	x8, [x4]
  402794:	mov	x29, sp
  402798:	cbz	x8, 4027a4 <ferror@plt+0xb24>
  40279c:	mov	w0, wzr
  4027a0:	b	402838 <ferror@plt+0xbb8>
  4027a4:	mov	x19, x4
  4027a8:	mov	x20, x3
  4027ac:	mov	x21, x2
  4027b0:	mov	w22, w1
  4027b4:	cmp	w1, #0x8, lsl #12
  4027b8:	str	xzr, [x4]
  4027bc:	b.eq	4027d0 <ferror@plt+0xb50>  // b.none
  4027c0:	ldr	w8, [x21, #16]
  4027c4:	and	w8, w8, #0xf000
  4027c8:	cmp	w8, #0x4, lsl #12
  4027cc:	b.ne	402800 <ferror@plt+0xb80>  // b.any
  4027d0:	mov	w1, w22
  4027d4:	bl	401ad0 <acl_get_file@plt>
  4027d8:	str	x0, [x20]
  4027dc:	cbnz	x0, 402818 <ferror@plt+0xb98>
  4027e0:	bl	401bf0 <__errno_location@plt>
  4027e4:	ldr	w8, [x0]
  4027e8:	cmp	w8, #0x5f
  4027ec:	b.eq	4027f8 <ferror@plt+0xb78>  // b.none
  4027f0:	cmp	w8, #0x26
  4027f4:	b.ne	402818 <ferror@plt+0xb98>  // b.any
  4027f8:	cmp	w22, #0x4, lsl #12
  4027fc:	b.ne	40280c <ferror@plt+0xb8c>  // b.any
  402800:	mov	w0, wzr
  402804:	bl	401af0 <acl_init@plt>
  402808:	b	402814 <ferror@plt+0xb94>
  40280c:	ldr	w0, [x21, #16]
  402810:	bl	401a20 <acl_from_mode@plt>
  402814:	str	x0, [x20]
  402818:	ldr	x0, [x20]
  40281c:	cbz	x0, 402834 <ferror@plt+0xbb4>
  402820:	bl	401bb0 <acl_dup@plt>
  402824:	cmp	x0, #0x0
  402828:	str	x0, [x19]
  40282c:	csetm	w0, eq  // eq = none
  402830:	b	402838 <ferror@plt+0xbb8>
  402834:	mov	w0, #0xffffffff            	// #-1
  402838:	ldp	x20, x19, [sp, #32]
  40283c:	ldp	x22, x21, [sp, #16]
  402840:	ldp	x29, x30, [sp], #48
  402844:	ret
  402848:	stp	x29, x30, [sp, #-32]!
  40284c:	mov	x29, sp
  402850:	str	x19, [sp, #16]
  402854:	mov	w19, w1
  402858:	add	x1, x29, #0x18
  40285c:	bl	4018a0 <acl_get_permset@plt>
  402860:	ldr	x0, [x29, #24]
  402864:	mov	w1, #0x4                   	// #4
  402868:	tbnz	w19, #2, 402874 <ferror@plt+0xbf4>
  40286c:	bl	401870 <acl_delete_perm@plt>
  402870:	b	402878 <ferror@plt+0xbf8>
  402874:	bl	401860 <acl_add_perm@plt>
  402878:	ldr	x0, [x29, #24]
  40287c:	mov	w1, #0x2                   	// #2
  402880:	tbnz	w19, #1, 40288c <ferror@plt+0xc0c>
  402884:	bl	401870 <acl_delete_perm@plt>
  402888:	b	402890 <ferror@plt+0xc10>
  40288c:	bl	401860 <acl_add_perm@plt>
  402890:	ldr	x0, [x29, #24]
  402894:	mov	w1, #0x1                   	// #1
  402898:	tbnz	w19, #0, 4028a4 <ferror@plt+0xc24>
  40289c:	bl	401870 <acl_delete_perm@plt>
  4028a0:	b	4028a8 <ferror@plt+0xc28>
  4028a4:	bl	401860 <acl_add_perm@plt>
  4028a8:	ldr	x19, [sp, #16]
  4028ac:	ldp	x29, x30, [sp], #32
  4028b0:	ret
  4028b4:	sub	sp, sp, #0x50
  4028b8:	mov	w1, #0x10                  	// #16
  4028bc:	mov	w2, #0xffffffff            	// #-1
  4028c0:	stp	x29, x30, [sp, #32]
  4028c4:	str	x21, [sp, #48]
  4028c8:	stp	x20, x19, [sp, #64]
  4028cc:	add	x29, sp, #0x20
  4028d0:	mov	x19, x0
  4028d4:	bl	401d9c <ferror@plt+0x11c>
  4028d8:	str	x0, [x29, #24]
  4028dc:	mov	w1, #0x4                   	// #4
  4028e0:	mov	w2, #0xffffffff            	// #-1
  4028e4:	mov	x0, x19
  4028e8:	bl	401d9c <ferror@plt+0x11c>
  4028ec:	cbz	x0, 40296c <ferror@plt+0xcec>
  4028f0:	mov	x20, x0
  4028f4:	ldr	x0, [x29, #24]
  4028f8:	cbz	x0, 40296c <ferror@plt+0xcec>
  4028fc:	sub	x1, x29, #0x8
  402900:	bl	4018a0 <acl_get_permset@plt>
  402904:	cbnz	w0, 40296c <ferror@plt+0xcec>
  402908:	add	x1, sp, #0x10
  40290c:	mov	x0, x20
  402910:	bl	4018a0 <acl_get_permset@plt>
  402914:	cbnz	w0, 40296c <ferror@plt+0xcec>
  402918:	ldur	x0, [x29, #-8]
  40291c:	mov	w1, #0x4                   	// #4
  402920:	bl	401ba0 <acl_get_perm@plt>
  402924:	cbnz	w0, 402934 <ferror@plt+0xcb4>
  402928:	ldr	x0, [sp, #16]
  40292c:	mov	w1, #0x4                   	// #4
  402930:	bl	401870 <acl_delete_perm@plt>
  402934:	ldur	x0, [x29, #-8]
  402938:	mov	w1, #0x2                   	// #2
  40293c:	bl	401ba0 <acl_get_perm@plt>
  402940:	cbnz	w0, 402950 <ferror@plt+0xcd0>
  402944:	ldr	x0, [sp, #16]
  402948:	mov	w1, #0x2                   	// #2
  40294c:	bl	401870 <acl_delete_perm@plt>
  402950:	ldur	x0, [x29, #-8]
  402954:	mov	w1, #0x1                   	// #1
  402958:	bl	401ba0 <acl_get_perm@plt>
  40295c:	cbnz	w0, 40296c <ferror@plt+0xcec>
  402960:	ldr	x0, [sp, #16]
  402964:	mov	w1, #0x1                   	// #1
  402968:	bl	401870 <acl_delete_perm@plt>
  40296c:	add	x2, x29, #0x18
  402970:	mov	x0, x19
  402974:	mov	w1, wzr
  402978:	bl	401b20 <acl_get_entry@plt>
  40297c:	cmp	w0, #0x1
  402980:	b.ne	4029e0 <ferror@plt+0xd60>  // b.any
  402984:	mov	w21, #0x104                 	// #260
  402988:	mov	w20, #0x1                   	// #1
  40298c:	movk	w21, #0x1, lsl #16
  402990:	b	4029ac <ferror@plt+0xd2c>
  402994:	add	x2, x29, #0x18
  402998:	mov	w1, #0x1                   	// #1
  40299c:	mov	x0, x19
  4029a0:	bl	401b20 <acl_get_entry@plt>
  4029a4:	cmp	w0, #0x1
  4029a8:	b.ne	4029e0 <ferror@plt+0xd60>  // b.any
  4029ac:	ldr	x0, [x29, #24]
  4029b0:	add	x1, sp, #0xc
  4029b4:	bl	401980 <acl_get_tag_type@plt>
  4029b8:	ldr	w8, [sp, #12]
  4029bc:	cmp	w8, #0x10
  4029c0:	b.hi	402994 <ferror@plt+0xd14>  // b.pmore
  4029c4:	lsl	w8, w20, w8
  4029c8:	tst	w8, w21
  4029cc:	b.eq	402994 <ferror@plt+0xd14>  // b.none
  4029d0:	ldr	x1, [x29, #24]
  4029d4:	mov	x0, x19
  4029d8:	bl	401b90 <acl_delete_entry@plt>
  4029dc:	b	402994 <ferror@plt+0xd14>
  4029e0:	ldp	x20, x19, [sp, #64]
  4029e4:	ldr	x21, [sp, #48]
  4029e8:	ldp	x29, x30, [sp, #32]
  4029ec:	add	sp, sp, #0x50
  4029f0:	ret
  4029f4:	stp	x29, x30, [sp, #-64]!
  4029f8:	stp	x24, x23, [sp, #16]
  4029fc:	stp	x22, x21, [sp, #32]
  402a00:	stp	x20, x19, [sp, #48]
  402a04:	mov	x29, sp
  402a08:	mov	w21, w2
  402a0c:	mov	w23, w1
  402a10:	mov	x20, x0
  402a14:	bl	403700 <ferror@plt+0x1a80>
  402a18:	mov	x19, x0
  402a1c:	cbz	x0, 402c5c <ferror@plt+0xfdc>
  402a20:	tst	w21, #0x40
  402a24:	mov	w8, #0x8000                	// #32768
  402a28:	mov	w9, #0x4000                	// #16384
  402a2c:	mov	w10, #0xffffffff            	// #-1
  402a30:	mov	x22, x19
  402a34:	csel	w8, w9, w8, ne  // ne = any
  402a38:	stp	w23, w8, [x19]
  402a3c:	str	x10, [x22, #12]!
  402a40:	tbz	w21, #5, 402a70 <ferror@plt+0xdf0>
  402a44:	ldr	x23, [x20]
  402a48:	adrp	x1, 405000 <ferror@plt+0x3380>
  402a4c:	add	x1, x1, #0x645
  402a50:	mov	x0, x20
  402a54:	bl	402da0 <ferror@plt+0x1120>
  402a58:	cbz	w0, 402a70 <ferror@plt+0xdf0>
  402a5c:	tbz	w21, #6, 402a68 <ferror@plt+0xde8>
  402a60:	str	x23, [x20]
  402a64:	b	402c50 <ferror@plt+0xfd0>
  402a68:	mov	w8, #0x4000                	// #16384
  402a6c:	str	w8, [x19, #4]
  402a70:	ldr	x8, [x20]
  402a74:	ldrb	w8, [x8]
  402a78:	sub	w8, w8, #0x67
  402a7c:	ror	w8, w8, #1
  402a80:	cmp	w8, #0x7
  402a84:	b.hi	402b80 <ferror@plt+0xf00>  // b.pmore
  402a88:	adrp	x9, 405000 <ferror@plt+0x3380>
  402a8c:	add	x9, x9, #0x451
  402a90:	adr	x10, 402aa0 <ferror@plt+0xe20>
  402a94:	ldrb	w11, [x9, x8]
  402a98:	add	x10, x10, x11, lsl #2
  402a9c:	br	x10
  402aa0:	adrp	x1, 405000 <ferror@plt+0x3380>
  402aa4:	add	x1, x1, #0x4a4
  402aa8:	mov	x0, x20
  402aac:	bl	402da0 <ferror@plt+0x1120>
  402ab0:	cbz	w0, 402b80 <ferror@plt+0xf00>
  402ab4:	ldr	x24, [x20]
  402ab8:	mov	x0, x20
  402abc:	bl	402e94 <ferror@plt+0x1214>
  402ac0:	cbz	x0, 402bf8 <ferror@plt+0xf78>
  402ac4:	mov	w8, #0x8                   	// #8
  402ac8:	mov	x23, x0
  402acc:	str	w8, [x19, #8]
  402ad0:	bl	404bfc <ferror@plt+0x2f7c>
  402ad4:	mov	x1, x22
  402ad8:	bl	403000 <ferror@plt+0x1380>
  402adc:	b	402ba8 <ferror@plt+0xf28>
  402ae0:	adrp	x1, 405000 <ferror@plt+0x3380>
  402ae4:	add	x1, x1, #0x62e
  402ae8:	mov	x0, x20
  402aec:	bl	402da0 <ferror@plt+0x1120>
  402af0:	cbz	w0, 402b80 <ferror@plt+0xf00>
  402af4:	mov	x10, #0x2600                	// #9728
  402af8:	mov	w8, #0x1                   	// #1
  402afc:	movk	x10, #0x1, lsl #32
  402b00:	ldr	x9, [x20]
  402b04:	ldrb	w11, [x9]
  402b08:	cmp	w11, #0x3a
  402b0c:	b.hi	402bd8 <ferror@plt+0xf58>  // b.pmore
  402b10:	lsl	x12, x8, x11
  402b14:	tst	x12, x10
  402b18:	b.eq	402bc8 <ferror@plt+0xf48>  // b.none
  402b1c:	add	x9, x9, #0x1
  402b20:	str	x9, [x20]
  402b24:	b	402b00 <ferror@plt+0xe80>
  402b28:	adrp	x1, 405000 <ferror@plt+0x3380>
  402b2c:	add	x1, x1, #0x4aa
  402b30:	mov	x0, x20
  402b34:	bl	402da0 <ferror@plt+0x1120>
  402b38:	cbz	w0, 402b80 <ferror@plt+0xf00>
  402b3c:	mov	x10, #0x2600                	// #9728
  402b40:	mov	w8, #0x1                   	// #1
  402b44:	movk	x10, #0x1, lsl #32
  402b48:	ldr	x9, [x20]
  402b4c:	ldrb	w11, [x9]
  402b50:	cmp	w11, #0x3a
  402b54:	b.hi	402bf0 <ferror@plt+0xf70>  // b.pmore
  402b58:	lsl	x12, x8, x11
  402b5c:	tst	x12, x10
  402b60:	b.eq	402be0 <ferror@plt+0xf60>  // b.none
  402b64:	add	x9, x9, #0x1
  402b68:	str	x9, [x20]
  402b6c:	b	402b48 <ferror@plt+0xec8>
  402b70:	adrp	x1, 405000 <ferror@plt+0x3380>
  402b74:	add	x1, x1, #0x49f
  402b78:	mov	x0, x20
  402b7c:	bl	402da0 <ferror@plt+0x1120>
  402b80:	ldr	x24, [x20]
  402b84:	mov	x0, x20
  402b88:	bl	402e94 <ferror@plt+0x1214>
  402b8c:	cbz	x0, 402bc0 <ferror@plt+0xf40>
  402b90:	mov	w8, #0x2                   	// #2
  402b94:	mov	x23, x0
  402b98:	str	w8, [x19, #8]
  402b9c:	bl	404bfc <ferror@plt+0x2f7c>
  402ba0:	mov	x1, x22
  402ba4:	bl	402fb4 <ferror@plt+0x1334>
  402ba8:	mov	w22, w0
  402bac:	mov	x0, x23
  402bb0:	bl	401b00 <free@plt>
  402bb4:	cbz	w22, 402c00 <ferror@plt+0xf80>
  402bb8:	str	x24, [x20]
  402bbc:	b	402c50 <ferror@plt+0xfd0>
  402bc0:	mov	w8, #0x1                   	// #1
  402bc4:	b	402bfc <ferror@plt+0xf7c>
  402bc8:	cmp	x11, #0x3a
  402bcc:	b.ne	402bd8 <ferror@plt+0xf58>  // b.any
  402bd0:	add	x8, x9, #0x1
  402bd4:	str	x8, [x20]
  402bd8:	mov	w8, #0x10                  	// #16
  402bdc:	b	402bfc <ferror@plt+0xf7c>
  402be0:	cmp	x11, #0x3a
  402be4:	b.ne	402bf0 <ferror@plt+0xf70>  // b.any
  402be8:	add	x8, x9, #0x1
  402bec:	str	x8, [x20]
  402bf0:	mov	w8, #0x20                  	// #32
  402bf4:	b	402bfc <ferror@plt+0xf7c>
  402bf8:	mov	w8, #0x4                   	// #4
  402bfc:	str	w8, [x19, #8]
  402c00:	mov	x9, #0x2600                	// #9728
  402c04:	mov	w8, #0x1                   	// #1
  402c08:	movk	x9, #0x1, lsl #32
  402c0c:	ldr	x11, [x20]
  402c10:	ldrb	w10, [x11]
  402c14:	cmp	w10, #0x2c
  402c18:	b.hi	402c74 <ferror@plt+0xff4>  // b.pmore
  402c1c:	lsl	x12, x8, x10
  402c20:	tst	x12, x9
  402c24:	b.eq	402c34 <ferror@plt+0xfb4>  // b.none
  402c28:	add	x10, x11, #0x1
  402c2c:	str	x10, [x20]
  402c30:	b	402c0c <ferror@plt+0xf8c>
  402c34:	mov	w8, #0x1                   	// #1
  402c38:	mov	x9, #0x1                   	// #1
  402c3c:	lsl	x8, x8, x10
  402c40:	movk	x9, #0x1000, lsl #32
  402c44:	tst	x8, x9
  402c48:	b.eq	402c74 <ferror@plt+0xff4>  // b.none
  402c4c:	tbnz	w21, #1, 402c5c <ferror@plt+0xfdc>
  402c50:	mov	x0, x19
  402c54:	bl	403724 <ferror@plt+0x1aa4>
  402c58:	mov	x19, xzr
  402c5c:	mov	x0, x19
  402c60:	ldp	x20, x19, [sp, #48]
  402c64:	ldp	x22, x21, [sp, #32]
  402c68:	ldp	x24, x23, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #64
  402c70:	ret
  402c74:	tbz	w21, #0, 402c5c <ferror@plt+0xfdc>
  402c78:	mov	x9, #0x2600                	// #9728
  402c7c:	mov	w8, #0x1                   	// #1
  402c80:	movk	x9, #0x1, lsl #32
  402c84:	ldr	x10, [x20]
  402c88:	ldrb	w11, [x10]
  402c8c:	lsl	x12, x8, x11
  402c90:	cmp	w11, #0x20
  402c94:	and	x12, x12, x9
  402c98:	ccmp	x12, #0x0, #0x4, ls  // ls = plast
  402c9c:	b.eq	402cac <ferror@plt+0x102c>  // b.none
  402ca0:	add	x10, x10, #0x1
  402ca4:	str	x10, [x20]
  402ca8:	b	402c84 <ferror@plt+0x1004>
  402cac:	and	w8, w11, #0xf8
  402cb0:	cmp	w8, #0x30
  402cb4:	b.ne	402d08 <ferror@plt+0x1088>  // b.any
  402cb8:	str	wzr, [x19, #16]
  402cbc:	ldr	x8, [x20]
  402cc0:	ldrb	w9, [x8]
  402cc4:	cmp	w9, #0x30
  402cc8:	b.ne	402ce4 <ferror@plt+0x1064>  // b.any
  402ccc:	add	x8, x8, #0x1
  402cd0:	str	x8, [x20]
  402cd4:	ldrb	w9, [x8], #1
  402cd8:	cmp	w9, #0x30
  402cdc:	b.eq	402cd0 <ferror@plt+0x1050>  // b.none
  402ce0:	sub	x8, x8, #0x1
  402ce4:	sub	w9, w9, #0x31
  402ce8:	cmp	w9, #0x6
  402cec:	b.hi	402c5c <ferror@plt+0xfdc>  // b.pmore
  402cf0:	add	x9, x8, #0x1
  402cf4:	str	x9, [x20]
  402cf8:	ldrb	w8, [x8]
  402cfc:	sub	w8, w8, #0x30
  402d00:	str	w8, [x19, #16]
  402d04:	b	402c5c <ferror@plt+0xfdc>
  402d08:	adrp	x9, 405000 <ferror@plt+0x3380>
  402d0c:	mov	w8, wzr
  402d10:	add	x9, x9, #0x459
  402d14:	b	402d28 <ferror@plt+0x10a8>
  402d18:	str	w11, [x19, #16]
  402d1c:	add	x10, x10, #0x1
  402d20:	str	x10, [x20]
  402d24:	sub	w8, w8, #0x1
  402d28:	ldr	x10, [x20]
  402d2c:	ldrb	w12, [x10]
  402d30:	sub	w11, w12, #0x58
  402d34:	cmp	w11, #0x20
  402d38:	b.hi	402d5c <ferror@plt+0x10dc>  // b.pmore
  402d3c:	adr	x12, 402d4c <ferror@plt+0x10cc>
  402d40:	ldrb	w13, [x9, x11]
  402d44:	add	x12, x12, x13, lsl #2
  402d48:	br	x12
  402d4c:	ldr	w11, [x19, #16]
  402d50:	tbnz	w11, #3, 402c50 <ferror@plt+0xfd0>
  402d54:	orr	w11, w11, #0x8
  402d58:	b	402d18 <ferror@plt+0x1098>
  402d5c:	cmp	w12, #0x2d
  402d60:	b.eq	402d1c <ferror@plt+0x109c>  // b.none
  402d64:	b	402d98 <ferror@plt+0x1118>
  402d68:	ldr	w11, [x19, #16]
  402d6c:	tbnz	w11, #2, 402c50 <ferror@plt+0xfd0>
  402d70:	orr	w11, w11, #0x4
  402d74:	b	402d18 <ferror@plt+0x1098>
  402d78:	ldr	w11, [x19, #16]
  402d7c:	tbnz	w11, #1, 402c50 <ferror@plt+0xfd0>
  402d80:	orr	w11, w11, #0x2
  402d84:	b	402d18 <ferror@plt+0x1098>
  402d88:	ldr	w11, [x19, #16]
  402d8c:	tbnz	w11, #0, 402c50 <ferror@plt+0xfd0>
  402d90:	orr	w11, w11, #0x1
  402d94:	b	402d18 <ferror@plt+0x1098>
  402d98:	cbnz	w8, 402c5c <ferror@plt+0xfdc>
  402d9c:	b	402c50 <ferror@plt+0xfd0>
  402da0:	stp	x29, x30, [sp, #-64]!
  402da4:	stp	x20, x19, [sp, #48]
  402da8:	mov	x19, x0
  402dac:	mov	x0, x1
  402db0:	str	x23, [sp, #16]
  402db4:	stp	x22, x21, [sp, #32]
  402db8:	mov	x29, sp
  402dbc:	mov	x21, x1
  402dc0:	bl	401840 <strlen@plt>
  402dc4:	ldr	x20, [x19]
  402dc8:	mov	x9, #0x2600                	// #9728
  402dcc:	mov	x22, x0
  402dd0:	mov	w8, #0x1                   	// #1
  402dd4:	movk	x9, #0x1, lsl #32
  402dd8:	ldrb	w23, [x20]
  402ddc:	cmp	w23, #0x20
  402de0:	b.hi	402df8 <ferror@plt+0x1178>  // b.pmore
  402de4:	lsl	x10, x8, x23
  402de8:	tst	x10, x9
  402dec:	b.eq	402df8 <ferror@plt+0x1178>  // b.none
  402df0:	add	x20, x20, #0x1
  402df4:	b	402dd8 <ferror@plt+0x1158>
  402df8:	mov	x0, x20
  402dfc:	mov	x1, x21
  402e00:	mov	x2, x22
  402e04:	bl	401940 <strncmp@plt>
  402e08:	cbz	w0, 402e1c <ferror@plt+0x119c>
  402e0c:	ldrb	w8, [x21]
  402e10:	cmp	w23, w8
  402e14:	b.ne	402e7c <ferror@plt+0x11fc>  // b.any
  402e18:	mov	w22, #0x1                   	// #1
  402e1c:	mov	x10, #0x2600                	// #9728
  402e20:	add	x8, x20, x22
  402e24:	mov	w9, #0x1                   	// #1
  402e28:	movk	x10, #0x1, lsl #32
  402e2c:	ldrb	w11, [x8]
  402e30:	cmp	w11, #0x3a
  402e34:	b.hi	402e7c <ferror@plt+0x11fc>  // b.pmore
  402e38:	lsl	x12, x9, x11
  402e3c:	tst	x12, x10
  402e40:	b.eq	402e4c <ferror@plt+0x11cc>  // b.none
  402e44:	add	x8, x8, #0x1
  402e48:	b	402e2c <ferror@plt+0x11ac>
  402e4c:	mov	w9, #0x1                   	// #1
  402e50:	mov	x10, #0x1                   	// #1
  402e54:	lsl	x9, x9, x11
  402e58:	movk	x10, #0x1000, lsl #32
  402e5c:	tst	x9, x10
  402e60:	b.ne	402e70 <ferror@plt+0x11f0>  // b.any
  402e64:	cmp	x11, #0x3a
  402e68:	b.ne	402e7c <ferror@plt+0x11fc>  // b.any
  402e6c:	add	x8, x8, #0x1
  402e70:	str	x8, [x19]
  402e74:	mov	w0, #0x1                   	// #1
  402e78:	b	402e80 <ferror@plt+0x1200>
  402e7c:	mov	w0, wzr
  402e80:	ldp	x20, x19, [sp, #48]
  402e84:	ldp	x22, x21, [sp, #32]
  402e88:	ldr	x23, [sp, #16]
  402e8c:	ldp	x29, x30, [sp], #64
  402e90:	ret
  402e94:	stp	x29, x30, [sp, #-64]!
  402e98:	stp	x22, x21, [sp, #32]
  402e9c:	stp	x20, x19, [sp, #48]
  402ea0:	ldr	x20, [x0]
  402ea4:	mov	x9, #0x2600                	// #9728
  402ea8:	mov	x19, x0
  402eac:	mov	w8, #0x1                   	// #1
  402eb0:	movk	x9, #0x1, lsl #32
  402eb4:	str	x23, [sp, #16]
  402eb8:	mov	x29, sp
  402ebc:	ldrb	w10, [x20]
  402ec0:	cmp	w10, #0x20
  402ec4:	b.hi	402edc <ferror@plt+0x125c>  // b.pmore
  402ec8:	lsl	x10, x8, x10
  402ecc:	tst	x10, x9
  402ed0:	b.eq	402edc <ferror@plt+0x125c>  // b.none
  402ed4:	add	x20, x20, #0x1
  402ed8:	b	402ebc <ferror@plt+0x123c>
  402edc:	mov	x10, #0x2401                	// #9217
  402ee0:	movk	x10, #0x1000, lsl #32
  402ee4:	mov	x8, xzr
  402ee8:	mov	w9, #0x1                   	// #1
  402eec:	movk	x10, #0x400, lsl #48
  402ef0:	b	402ef8 <ferror@plt+0x1278>
  402ef4:	add	x8, x8, #0x1
  402ef8:	ldrb	w11, [x20, x8]
  402efc:	cmp	w11, #0x3a
  402f00:	b.hi	402ef4 <ferror@plt+0x1274>  // b.pmore
  402f04:	lsl	x11, x9, x11
  402f08:	tst	x11, x10
  402f0c:	b.eq	402ef4 <ferror@plt+0x1274>  // b.none
  402f10:	add	x23, x20, x8
  402f14:	cbz	x8, 402f84 <ferror@plt+0x1304>
  402f18:	sub	x22, x23, x20
  402f1c:	add	x0, x22, #0x1
  402f20:	bl	401900 <malloc@plt>
  402f24:	mov	x21, x0
  402f28:	cbz	x0, 402f88 <ferror@plt+0x1308>
  402f2c:	mov	x0, x21
  402f30:	mov	x1, x20
  402f34:	mov	x2, x22
  402f38:	bl	401820 <memcpy@plt>
  402f3c:	add	x8, x22, x21
  402f40:	cmp	x22, #0x1
  402f44:	sub	x8, x8, #0x1
  402f48:	b.lt	402f7c <ferror@plt+0x12fc>  // b.tstop
  402f4c:	mov	x10, #0x2600                	// #9728
  402f50:	mov	w9, #0x1                   	// #1
  402f54:	movk	x10, #0x1, lsl #32
  402f58:	ldrb	w11, [x8]
  402f5c:	cmp	w11, #0x20
  402f60:	b.hi	402f7c <ferror@plt+0x12fc>  // b.pmore
  402f64:	lsl	x11, x9, x11
  402f68:	tst	x11, x10
  402f6c:	b.eq	402f7c <ferror@plt+0x12fc>  // b.none
  402f70:	sub	x8, x8, #0x1
  402f74:	cmp	x8, x21
  402f78:	b.cs	402f58 <ferror@plt+0x12d8>  // b.hs, b.nlast
  402f7c:	strb	wzr, [x8, #1]
  402f80:	b	402f88 <ferror@plt+0x1308>
  402f84:	mov	x21, xzr
  402f88:	mov	x8, x23
  402f8c:	ldrb	w9, [x8], #1
  402f90:	mov	x0, x21
  402f94:	cmp	w9, #0x3a
  402f98:	csel	x8, x8, x23, eq  // eq = none
  402f9c:	str	x8, [x19]
  402fa0:	ldp	x20, x19, [sp, #48]
  402fa4:	ldp	x22, x21, [sp, #32]
  402fa8:	ldr	x23, [sp, #16]
  402fac:	ldp	x29, x30, [sp], #64
  402fb0:	ret
  402fb4:	stp	x29, x30, [sp, #-32]!
  402fb8:	stp	x20, x19, [sp, #16]
  402fbc:	mov	x29, sp
  402fc0:	mov	x19, x1
  402fc4:	mov	x20, x0
  402fc8:	bl	4036ac <ferror@plt+0x1a2c>
  402fcc:	cbz	w0, 402ff4 <ferror@plt+0x1374>
  402fd0:	mov	x0, x20
  402fd4:	bl	401990 <getpwnam@plt>
  402fd8:	cbz	x0, 402ff0 <ferror@plt+0x1370>
  402fdc:	mov	x8, x0
  402fe0:	ldr	w8, [x8, #16]
  402fe4:	mov	w0, wzr
  402fe8:	str	w8, [x19]
  402fec:	b	402ff4 <ferror@plt+0x1374>
  402ff0:	mov	w0, #0xffffffff            	// #-1
  402ff4:	ldp	x20, x19, [sp, #16]
  402ff8:	ldp	x29, x30, [sp], #32
  402ffc:	ret
  403000:	stp	x29, x30, [sp, #-32]!
  403004:	stp	x20, x19, [sp, #16]
  403008:	mov	x29, sp
  40300c:	mov	x19, x1
  403010:	mov	x20, x0
  403014:	bl	4036ac <ferror@plt+0x1a2c>
  403018:	cbz	w0, 403040 <ferror@plt+0x13c0>
  40301c:	mov	x0, x20
  403020:	bl	4018b0 <getgrnam@plt>
  403024:	cbz	x0, 40303c <ferror@plt+0x13bc>
  403028:	mov	x8, x0
  40302c:	ldr	w8, [x8, #16]
  403030:	mov	w0, wzr
  403034:	str	w8, [x19]
  403038:	b	403040 <ferror@plt+0x13c0>
  40303c:	mov	w0, #0xffffffff            	// #-1
  403040:	ldp	x20, x19, [sp, #16]
  403044:	ldp	x29, x30, [sp], #32
  403048:	ret
  40304c:	sub	sp, sp, #0x60
  403050:	stp	x24, x23, [sp, #48]
  403054:	stp	x22, x21, [sp, #64]
  403058:	stp	x20, x19, [sp, #80]
  40305c:	mov	w21, w4
  403060:	mov	w22, w3
  403064:	mov	x19, x2
  403068:	mov	x20, x1
  40306c:	mov	x23, x0
  403070:	stp	x29, x30, [sp, #16]
  403074:	stp	x26, x25, [sp, #32]
  403078:	add	x29, sp, #0x10
  40307c:	str	x1, [sp, #8]
  403080:	cbz	x2, 40308c <ferror@plt+0x140c>
  403084:	mov	w8, #0xffffffff            	// #-1
  403088:	str	w8, [x19]
  40308c:	ldr	x8, [sp, #8]
  403090:	ldrb	w8, [x8]
  403094:	cbz	w8, 40310c <ferror@plt+0x148c>
  403098:	mov	x26, #0x2600                	// #9728
  40309c:	mov	w25, #0x1                   	// #1
  4030a0:	movk	x26, #0x1, lsl #32
  4030a4:	add	x0, sp, #0x8
  4030a8:	mov	w1, w22
  4030ac:	mov	w2, w21
  4030b0:	bl	4029f4 <ferror@plt+0xd74>
  4030b4:	cbz	x0, 403118 <ferror@plt+0x1498>
  4030b8:	mov	x24, x0
  4030bc:	mov	x0, x23
  4030c0:	mov	x1, x24
  4030c4:	bl	4037ac <ferror@plt+0x1b2c>
  4030c8:	cbnz	w0, 40315c <ferror@plt+0x14dc>
  4030cc:	ldr	x8, [sp, #8]
  4030d0:	ldrb	w9, [x8]
  4030d4:	cmp	w9, #0x2c
  4030d8:	b.hi	40310c <ferror@plt+0x148c>  // b.pmore
  4030dc:	lsl	x10, x25, x9
  4030e0:	tst	x10, x26
  4030e4:	b.eq	4030f4 <ferror@plt+0x1474>  // b.none
  4030e8:	add	x8, x8, #0x1
  4030ec:	str	x8, [sp, #8]
  4030f0:	b	4030cc <ferror@plt+0x144c>
  4030f4:	cmp	x9, #0x2c
  4030f8:	b.ne	40310c <ferror@plt+0x148c>  // b.any
  4030fc:	add	x9, x8, #0x1
  403100:	str	x9, [sp, #8]
  403104:	ldrb	w8, [x8, #1]
  403108:	cbnz	w8, 4030a4 <ferror@plt+0x1424>
  40310c:	ldr	x8, [sp, #8]
  403110:	ldrb	w8, [x8]
  403114:	cbz	w8, 40313c <ferror@plt+0x14bc>
  403118:	bl	401bf0 <__errno_location@plt>
  40311c:	mov	w8, #0x16                  	// #22
  403120:	str	w8, [x0]
  403124:	cbz	x19, 403134 <ferror@plt+0x14b4>
  403128:	ldr	w8, [sp, #8]
  40312c:	sub	w8, w8, w20
  403130:	str	w8, [x19]
  403134:	mov	w0, #0xffffffff            	// #-1
  403138:	b	403140 <ferror@plt+0x14c0>
  40313c:	mov	w0, wzr
  403140:	ldp	x20, x19, [sp, #80]
  403144:	ldp	x22, x21, [sp, #64]
  403148:	ldp	x24, x23, [sp, #48]
  40314c:	ldp	x26, x25, [sp, #32]
  403150:	ldp	x29, x30, [sp, #16]
  403154:	add	sp, sp, #0x60
  403158:	ret
  40315c:	mov	x0, x24
  403160:	bl	403724 <ferror@plt+0x1aa4>
  403164:	cbnz	x19, 403128 <ferror@plt+0x14a8>
  403168:	b	403134 <ferror@plt+0x14b4>
  40316c:	sub	sp, sp, #0x80
  403170:	stp	x24, x23, [sp, #80]
  403174:	stp	x22, x21, [sp, #96]
  403178:	stp	x20, x19, [sp, #112]
  40317c:	mov	x21, x5
  403180:	mov	x19, x2
  403184:	mov	x24, x1
  403188:	mov	x20, x0
  40318c:	stp	x29, x30, [sp, #32]
  403190:	stp	x28, x27, [sp, #48]
  403194:	stp	x26, x25, [sp, #64]
  403198:	add	x29, sp, #0x20
  40319c:	cbz	x2, 4031a4 <ferror@plt+0x1524>
  4031a0:	str	xzr, [x19]
  4031a4:	cbz	x3, 4031b0 <ferror@plt+0x1530>
  4031a8:	mov	w8, #0xffffffff            	// #-1
  4031ac:	str	w8, [x3]
  4031b0:	cbz	x4, 4031bc <ferror@plt+0x153c>
  4031b4:	mov	w8, #0xffffffff            	// #-1
  4031b8:	str	w8, [x4]
  4031bc:	stur	x3, [x29, #-8]
  4031c0:	str	x4, [sp, #16]
  4031c4:	cbz	x21, 4031cc <ferror@plt+0x154c>
  4031c8:	str	wzr, [x21]
  4031cc:	cmp	x21, #0x0
  4031d0:	adrp	x27, 405000 <ferror@plt+0x3380>
  4031d4:	mov	x25, #0x2600                	// #9728
  4031d8:	mov	w23, wzr
  4031dc:	add	x27, x27, #0x47a
  4031e0:	mov	w26, #0x1                   	// #1
  4031e4:	movk	x25, #0x1, lsl #32
  4031e8:	cset	w8, eq  // eq = none
  4031ec:	str	w8, [sp, #12]
  4031f0:	b	403200 <ferror@plt+0x1580>
  4031f4:	ldr	w8, [x24]
  4031f8:	add	w8, w8, #0x1
  4031fc:	str	w8, [x24]
  403200:	mov	x0, x20
  403204:	bl	401970 <fgetc@plt>
  403208:	add	w8, w0, #0x1
  40320c:	cmp	w8, #0x24
  403210:	b.hi	4034dc <ferror@plt+0x185c>  // b.pmore
  403214:	adr	x9, 4031f4 <ferror@plt+0x1574>
  403218:	ldrb	w10, [x27, x8]
  40321c:	add	x9, x9, x10, lsl #2
  403220:	br	x9
  403224:	cbz	x24, 403234 <ferror@plt+0x15b4>
  403228:	ldr	w8, [x24]
  40322c:	add	w8, w8, #0x1
  403230:	str	w8, [x24]
  403234:	mov	x0, x20
  403238:	bl	404978 <ferror@plt+0x2cf8>
  40323c:	cbz	x0, 4034e4 <ferror@plt+0x1864>
  403240:	mov	x28, x0
  403244:	bl	401840 <strlen@plt>
  403248:	add	x8, x28, x0
  40324c:	cmp	x8, x28
  403250:	b.ls	403280 <ferror@plt+0x1600>  // b.plast
  403254:	mov	x9, x8
  403258:	b	40326c <ferror@plt+0x15ec>
  40325c:	cmp	x9, x28
  403260:	sturb	wzr, [x8, #-1]
  403264:	mov	x8, x9
  403268:	b.ls	403280 <ferror@plt+0x1600>  // b.plast
  40326c:	ldrb	w10, [x9, #-1]!
  403270:	cmp	w10, #0xd
  403274:	b.eq	40325c <ferror@plt+0x15dc>  // b.none
  403278:	cmp	w10, #0xa
  40327c:	b.eq	40325c <ferror@plt+0x15dc>  // b.none
  403280:	add	x22, x28, #0x9
  403284:	ldrb	w8, [x28]
  403288:	cmp	w8, #0x20
  40328c:	b.hi	4032a8 <ferror@plt+0x1628>  // b.pmore
  403290:	lsl	x8, x26, x8
  403294:	tst	x8, x25
  403298:	b.eq	4032a8 <ferror@plt+0x1628>  // b.none
  40329c:	add	x28, x28, #0x1
  4032a0:	add	x22, x22, #0x1
  4032a4:	b	403284 <ferror@plt+0x1604>
  4032a8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	mov	x0, x28
  4032b4:	add	x1, x1, #0x4b0
  4032b8:	bl	401940 <strncmp@plt>
  4032bc:	cbz	w0, 40332c <ferror@plt+0x16ac>
  4032c0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4032c4:	mov	w2, #0x6                   	// #6
  4032c8:	mov	x0, x28
  4032cc:	add	x1, x1, #0x4b6
  4032d0:	bl	401940 <strncmp@plt>
  4032d4:	cbz	w0, 40338c <ferror@plt+0x170c>
  4032d8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4032dc:	mov	w2, #0x6                   	// #6
  4032e0:	mov	x0, x28
  4032e4:	add	x1, x1, #0x4bd
  4032e8:	bl	401940 <strncmp@plt>
  4032ec:	cbz	w0, 4033e0 <ferror@plt+0x1760>
  4032f0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4032f4:	mov	w2, #0x6                   	// #6
  4032f8:	mov	x0, x28
  4032fc:	add	x1, x1, #0x4c4
  403300:	bl	401940 <strncmp@plt>
  403304:	mov	w23, #0x1                   	// #1
  403308:	cbnz	w0, 403200 <ferror@plt+0x1580>
  40330c:	ldurb	w8, [x22, #-3]
  403310:	cmp	w8, #0x2d
  403314:	b.hi	403444 <ferror@plt+0x17c4>  // b.pmore
  403318:	lsl	x9, x26, x8
  40331c:	tst	x9, x25
  403320:	b.eq	403434 <ferror@plt+0x17b4>  // b.none
  403324:	add	x22, x22, #0x1
  403328:	b	40330c <ferror@plt+0x168c>
  40332c:	add	x0, x28, #0x5
  403330:	ldrb	w8, [x0]
  403334:	cmp	w8, #0x20
  403338:	b.hi	403350 <ferror@plt+0x16d0>  // b.pmore
  40333c:	lsl	x8, x26, x8
  403340:	tst	x8, x25
  403344:	b.eq	403350 <ferror@plt+0x16d0>  // b.none
  403348:	add	x0, x0, #0x1
  40334c:	b	403330 <ferror@plt+0x16b0>
  403350:	bl	404bfc <ferror@plt+0x2f7c>
  403354:	mov	w23, #0x1                   	// #1
  403358:	cbz	x19, 403200 <ferror@plt+0x1580>
  40335c:	ldr	x8, [x19]
  403360:	cbnz	x8, 4034c0 <ferror@plt+0x1840>
  403364:	mov	x28, x0
  403368:	bl	401840 <strlen@plt>
  40336c:	add	x0, x0, #0x1
  403370:	bl	401900 <malloc@plt>
  403374:	str	x0, [x19]
  403378:	cbz	x0, 403514 <ferror@plt+0x1894>
  40337c:	mov	x1, x28
  403380:	bl	401b50 <strcpy@plt>
  403384:	mov	w23, #0x1                   	// #1
  403388:	b	403200 <ferror@plt+0x1580>
  40338c:	ldur	x9, [x29, #-8]
  403390:	add	x0, x28, #0x6
  403394:	ldrb	w8, [x0]
  403398:	cmp	w8, #0x20
  40339c:	b.hi	4033b4 <ferror@plt+0x1734>  // b.pmore
  4033a0:	lsl	x8, x26, x8
  4033a4:	tst	x8, x25
  4033a8:	b.eq	4033b4 <ferror@plt+0x1734>  // b.none
  4033ac:	add	x0, x0, #0x1
  4033b0:	b	403394 <ferror@plt+0x1714>
  4033b4:	mov	w23, #0x1                   	// #1
  4033b8:	cbz	x9, 403200 <ferror@plt+0x1580>
  4033bc:	ldur	x8, [x29, #-8]
  4033c0:	ldr	w8, [x8]
  4033c4:	cmn	w8, #0x1
  4033c8:	b.ne	4034c0 <ferror@plt+0x1840>  // b.any
  4033cc:	bl	404bfc <ferror@plt+0x2f7c>
  4033d0:	ldur	x1, [x29, #-8]
  4033d4:	bl	402fb4 <ferror@plt+0x1334>
  4033d8:	mov	w23, #0x1                   	// #1
  4033dc:	b	403200 <ferror@plt+0x1580>
  4033e0:	ldr	x9, [sp, #16]
  4033e4:	add	x0, x28, #0x6
  4033e8:	ldrb	w8, [x0]
  4033ec:	cmp	w8, #0x20
  4033f0:	b.hi	403408 <ferror@plt+0x1788>  // b.pmore
  4033f4:	lsl	x8, x26, x8
  4033f8:	tst	x8, x25
  4033fc:	b.eq	403408 <ferror@plt+0x1788>  // b.none
  403400:	add	x0, x0, #0x1
  403404:	b	4033e8 <ferror@plt+0x1768>
  403408:	mov	w23, #0x1                   	// #1
  40340c:	cbz	x9, 403200 <ferror@plt+0x1580>
  403410:	ldr	x8, [sp, #16]
  403414:	ldr	w8, [x8]
  403418:	cmn	w8, #0x1
  40341c:	b.ne	4034c0 <ferror@plt+0x1840>  // b.any
  403420:	bl	404bfc <ferror@plt+0x2f7c>
  403424:	ldr	x1, [sp, #16]
  403428:	bl	403000 <ferror@plt+0x1380>
  40342c:	mov	w23, #0x1                   	// #1
  403430:	b	403200 <ferror@plt+0x1580>
  403434:	cmp	x8, #0x2d
  403438:	b.ne	403444 <ferror@plt+0x17c4>  // b.any
  40343c:	mov	w8, wzr
  403440:	b	403450 <ferror@plt+0x17d0>
  403444:	cmp	w8, #0x73
  403448:	b.ne	4034ac <ferror@plt+0x182c>  // b.any
  40344c:	mov	w8, #0x800                 	// #2048
  403450:	ldurb	w9, [x22, #-2]
  403454:	cmp	w9, #0x2d
  403458:	b.eq	403468 <ferror@plt+0x17e8>  // b.none
  40345c:	cmp	w9, #0x73
  403460:	b.ne	4034ac <ferror@plt+0x182c>  // b.any
  403464:	orr	w8, w8, #0x400
  403468:	ldurb	w9, [x22, #-1]
  40346c:	cmp	w9, #0x2d
  403470:	b.eq	403480 <ferror@plt+0x1800>  // b.none
  403474:	cmp	w9, #0x74
  403478:	b.ne	4034ac <ferror@plt+0x182c>  // b.any
  40347c:	orr	w8, w8, #0x200
  403480:	ldrb	w9, [x22]
  403484:	ldr	w10, [sp, #12]
  403488:	cmp	w9, #0x0
  40348c:	cset	w9, ne  // ne = any
  403490:	orr	w10, w9, w10
  403494:	mov	w9, #0xa                   	// #10
  403498:	csel	w9, w9, wzr, ne  // ne = any
  40349c:	tbnz	w10, #0, 4034b0 <ferror@plt+0x1830>
  4034a0:	mov	w9, wzr
  4034a4:	str	w8, [x21]
  4034a8:	b	4034b0 <ferror@plt+0x1830>
  4034ac:	mov	w9, #0xa                   	// #10
  4034b0:	mov	w23, #0x1                   	// #1
  4034b4:	cbz	w9, 403200 <ferror@plt+0x1580>
  4034b8:	cmp	w9, #0xa
  4034bc:	b.ne	403514 <ferror@plt+0x1894>  // b.any
  4034c0:	cbz	x19, 4034d4 <ferror@plt+0x1854>
  4034c4:	ldr	x0, [x19]
  4034c8:	cbz	x0, 4034d4 <ferror@plt+0x1854>
  4034cc:	bl	401b00 <free@plt>
  4034d0:	str	xzr, [x19]
  4034d4:	mov	w0, #0xffffffea            	// #-22
  4034d8:	b	4034f4 <ferror@plt+0x1874>
  4034dc:	mov	x1, x20
  4034e0:	bl	401b10 <ungetc@plt>
  4034e4:	mov	x0, x20
  4034e8:	bl	401c80 <ferror@plt>
  4034ec:	cmp	w0, #0x0
  4034f0:	csinv	w0, w23, wzr, eq  // eq = none
  4034f4:	ldp	x20, x19, [sp, #112]
  4034f8:	ldp	x22, x21, [sp, #96]
  4034fc:	ldp	x24, x23, [sp, #80]
  403500:	ldp	x26, x25, [sp, #64]
  403504:	ldp	x28, x27, [sp, #48]
  403508:	ldp	x29, x30, [sp, #32]
  40350c:	add	sp, sp, #0x80
  403510:	ret
  403514:	mov	w0, #0xffffffff            	// #-1
  403518:	b	4034f4 <ferror@plt+0x1874>
  40351c:	sub	sp, sp, #0x70
  403520:	stp	x26, x25, [sp, #48]
  403524:	stp	x24, x23, [sp, #64]
  403528:	stp	x22, x21, [sp, #80]
  40352c:	stp	x20, x19, [sp, #96]
  403530:	mov	x19, x5
  403534:	mov	x22, x4
  403538:	mov	w23, w3
  40353c:	mov	w24, w2
  403540:	mov	x25, x1
  403544:	mov	x21, x0
  403548:	stp	x29, x30, [sp, #16]
  40354c:	stp	x28, x27, [sp, #32]
  403550:	add	x29, sp, #0x10
  403554:	cbz	x5, 403560 <ferror@plt+0x18e0>
  403558:	mov	w8, #0xffffffff            	// #-1
  40355c:	str	w8, [x19]
  403560:	mov	x0, x21
  403564:	bl	404978 <ferror@plt+0x2cf8>
  403568:	mov	x20, x0
  40356c:	cbz	x0, 403650 <ferror@plt+0x19d0>
  403570:	mov	x28, #0x2600                	// #9728
  403574:	mov	w27, #0x1                   	// #1
  403578:	movk	x28, #0x1, lsl #32
  40357c:	b	403594 <ferror@plt+0x1914>
  403580:	tbnz	w23, #4, 403650 <ferror@plt+0x19d0>
  403584:	mov	x0, x21
  403588:	bl	404978 <ferror@plt+0x2cf8>
  40358c:	mov	x20, x0
  403590:	cbz	x0, 403650 <ferror@plt+0x19d0>
  403594:	cbz	x22, 4035a4 <ferror@plt+0x1924>
  403598:	ldr	w8, [x22]
  40359c:	add	w8, w8, #0x1
  4035a0:	str	w8, [x22]
  4035a4:	mov	x8, x20
  4035a8:	str	x8, [sp, #8]
  4035ac:	ldrb	w9, [x8]
  4035b0:	cmp	w9, #0x23
  4035b4:	b.hi	4035d8 <ferror@plt+0x1958>  // b.pmore
  4035b8:	lsl	x10, x27, x9
  4035bc:	tst	x10, x28
  4035c0:	b.eq	4035cc <ferror@plt+0x194c>  // b.none
  4035c4:	add	x8, x8, #0x1
  4035c8:	b	4035a8 <ferror@plt+0x1928>
  4035cc:	cbz	x9, 403580 <ferror@plt+0x1900>
  4035d0:	cmp	x9, #0x23
  4035d4:	b.eq	403584 <ferror@plt+0x1904>  // b.none
  4035d8:	add	x0, sp, #0x8
  4035dc:	mov	w1, w24
  4035e0:	mov	w2, w23
  4035e4:	bl	4029f4 <ferror@plt+0xd74>
  4035e8:	cbz	x0, 40363c <ferror@plt+0x19bc>
  4035ec:	mov	x26, x0
  4035f0:	mov	x0, x25
  4035f4:	mov	x1, x26
  4035f8:	bl	4037ac <ferror@plt+0x1b2c>
  4035fc:	cbnz	w0, 40369c <ferror@plt+0x1a1c>
  403600:	ldr	x9, [sp, #8]
  403604:	ldrb	w8, [x9]
  403608:	cmp	w8, #0x23
  40360c:	b.hi	40363c <ferror@plt+0x19bc>  // b.pmore
  403610:	lsl	x10, x27, x8
  403614:	tst	x10, x28
  403618:	b.eq	403628 <ferror@plt+0x19a8>  // b.none
  40361c:	add	x8, x9, #0x1
  403620:	str	x8, [sp, #8]
  403624:	b	403600 <ferror@plt+0x1980>
  403628:	mov	x9, #0x1                   	// #1
  40362c:	lsl	x8, x27, x8
  403630:	movk	x9, #0x8, lsl #32
  403634:	tst	x8, x9
  403638:	b.ne	403584 <ferror@plt+0x1904>  // b.any
  40363c:	bl	401bf0 <__errno_location@plt>
  403640:	mov	w8, #0x16                  	// #22
  403644:	str	w8, [x0]
  403648:	cbnz	x19, 40366c <ferror@plt+0x19ec>
  40364c:	b	403678 <ferror@plt+0x19f8>
  403650:	mov	x0, x21
  403654:	bl	401c80 <ferror@plt>
  403658:	cmp	w0, #0x0
  40365c:	mov	w8, w0
  403660:	csetm	w0, ne  // ne = any
  403664:	cbz	w8, 40367c <ferror@plt+0x19fc>
  403668:	cbz	x19, 40367c <ferror@plt+0x19fc>
  40366c:	ldr	w8, [sp, #8]
  403670:	sub	w8, w8, w20
  403674:	str	w8, [x19]
  403678:	mov	w0, #0xffffffff            	// #-1
  40367c:	ldp	x20, x19, [sp, #96]
  403680:	ldp	x22, x21, [sp, #80]
  403684:	ldp	x24, x23, [sp, #64]
  403688:	ldp	x26, x25, [sp, #48]
  40368c:	ldp	x28, x27, [sp, #32]
  403690:	ldp	x29, x30, [sp, #16]
  403694:	add	sp, sp, #0x70
  403698:	ret
  40369c:	mov	x0, x26
  4036a0:	bl	403724 <ferror@plt+0x1aa4>
  4036a4:	cbnz	x19, 40366c <ferror@plt+0x19ec>
  4036a8:	b	403678 <ferror@plt+0x19f8>
  4036ac:	stp	x29, x30, [sp, #-32]!
  4036b0:	mov	x29, sp
  4036b4:	str	x19, [sp, #16]
  4036b8:	mov	x19, x1
  4036bc:	add	x1, x29, #0x18
  4036c0:	mov	w2, wzr
  4036c4:	bl	401ae0 <strtol@plt>
  4036c8:	ldr	x8, [x29, #24]
  4036cc:	ldrb	w9, [x8]
  4036d0:	cbz	w9, 4036dc <ferror@plt+0x1a5c>
  4036d4:	mov	w0, #0xffffffff            	// #-1
  4036d8:	b	4036f4 <ferror@plt+0x1a74>
  4036dc:	mov	x8, x0
  4036e0:	and	w9, w8, #0xffff
  4036e4:	cmp	x8, #0x0
  4036e8:	mov	w0, wzr
  4036ec:	csel	x8, x9, x8, lt  // lt = tstop
  4036f0:	str	w8, [x19]
  4036f4:	ldr	x19, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #32
  4036fc:	ret
  403700:	stp	x29, x30, [sp, #-16]!
  403704:	mov	w0, #0x20                  	// #32
  403708:	mov	x29, sp
  40370c:	bl	401900 <malloc@plt>
  403710:	cbz	x0, 40371c <ferror@plt+0x1a9c>
  403714:	str	wzr, [x0, #8]
  403718:	str	wzr, [x0, #16]
  40371c:	ldp	x29, x30, [sp], #16
  403720:	ret
  403724:	stp	x29, x30, [sp, #-16]!
  403728:	mov	x29, sp
  40372c:	bl	401b00 <free@plt>
  403730:	ldp	x29, x30, [sp], #16
  403734:	ret
  403738:	stp	x29, x30, [sp, #-16]!
  40373c:	mov	w0, #0x10                  	// #16
  403740:	mov	x29, sp
  403744:	bl	401900 <malloc@plt>
  403748:	cbz	x0, 403750 <ferror@plt+0x1ad0>
  40374c:	stp	xzr, xzr, [x0]
  403750:	ldp	x29, x30, [sp], #16
  403754:	ret
  403758:	stp	x29, x30, [sp, #-32]!
  40375c:	str	x19, [sp, #16]
  403760:	mov	x19, x0
  403764:	ldr	x0, [x0]
  403768:	mov	x29, sp
  40376c:	cbz	x0, 403784 <ferror@plt+0x1b04>
  403770:	ldr	x8, [x0, #24]
  403774:	str	x8, [x19]
  403778:	bl	403724 <ferror@plt+0x1aa4>
  40377c:	ldr	x0, [x19]
  403780:	cbnz	x0, 403770 <ferror@plt+0x1af0>
  403784:	mov	x0, x19
  403788:	bl	401b00 <free@plt>
  40378c:	ldr	x19, [sp, #16]
  403790:	mov	w0, wzr
  403794:	ldp	x29, x30, [sp], #32
  403798:	ret
  40379c:	ldr	x8, [x0]
  4037a0:	cmp	x8, #0x0
  4037a4:	cset	w0, eq  // eq = none
  4037a8:	ret
  4037ac:	str	xzr, [x1, #24]
  4037b0:	mov	x8, x0
  4037b4:	ldr	x9, [x8], #8
  4037b8:	cbz	x9, 4037c8 <ferror@plt+0x1b48>
  4037bc:	ldr	x9, [x8]
  4037c0:	add	x9, x9, #0x18
  4037c4:	b	4037d0 <ferror@plt+0x1b50>
  4037c8:	mov	x9, x8
  4037cc:	mov	x8, x0
  4037d0:	mov	w0, wzr
  4037d4:	str	x1, [x9]
  4037d8:	str	x1, [x8]
  4037dc:	ret
  4037e0:	stp	x29, x30, [sp, #-48]!
  4037e4:	str	x21, [sp, #16]
  4037e8:	stp	x20, x19, [sp, #32]
  4037ec:	mov	x29, sp
  4037f0:	mov	w20, w2
  4037f4:	mov	w21, w1
  4037f8:	mov	x19, x0
  4037fc:	bl	403700 <ferror@plt+0x1a80>
  403800:	cbz	x0, 40381c <ferror@plt+0x1b9c>
  403804:	mov	x1, x0
  403808:	stp	w21, w20, [x0]
  40380c:	mov	x0, x19
  403810:	bl	4037ac <ferror@plt+0x1b2c>
  403814:	mov	w0, wzr
  403818:	b	403820 <ferror@plt+0x1ba0>
  40381c:	mov	w0, #0xffffffff            	// #-1
  403820:	ldp	x20, x19, [sp, #32]
  403824:	ldr	x21, [sp, #16]
  403828:	ldp	x29, x30, [sp], #48
  40382c:	ret
  403830:	cmp	w1, #0x1
  403834:	b.eq	403854 <ferror@plt+0x1bd4>  // b.none
  403838:	cbnz	w1, 403874 <ferror@plt+0x1bf4>
  40383c:	ldr	x8, [x0]
  403840:	cbz	x8, 40387c <ferror@plt+0x1bfc>
  403844:	cbz	x2, 403884 <ferror@plt+0x1c04>
  403848:	mov	w0, #0x1                   	// #1
  40384c:	str	x8, [x2]
  403850:	ret
  403854:	cbz	x2, 403874 <ferror@plt+0x1bf4>
  403858:	ldr	x8, [x2]
  40385c:	cbz	x8, 40387c <ferror@plt+0x1bfc>
  403860:	ldr	x8, [x8, #24]
  403864:	cmp	x8, #0x0
  403868:	cset	w0, ne  // ne = any
  40386c:	str	x8, [x2]
  403870:	ret
  403874:	mov	w0, #0xffffffff            	// #-1
  403878:	ret
  40387c:	mov	w0, wzr
  403880:	ret
  403884:	mov	w0, #0x1                   	// #1
  403888:	ret
  40388c:	stp	x29, x30, [sp, #-16]!
  403890:	ldr	x9, [x0]
  403894:	mov	x29, sp
  403898:	cmp	x9, x1
  40389c:	b.eq	4038d0 <ferror@plt+0x1c50>  // b.none
  4038a0:	cbz	x9, 4038ec <ferror@plt+0x1c6c>
  4038a4:	mov	x8, x9
  4038a8:	ldr	x9, [x9, #24]
  4038ac:	cmp	x9, x1
  4038b0:	b.ne	4038a0 <ferror@plt+0x1c20>  // b.any
  4038b4:	ldr	x9, [x0, #8]
  4038b8:	cmp	x9, x1
  4038bc:	b.ne	4038c4 <ferror@plt+0x1c44>  // b.any
  4038c0:	str	x8, [x0, #8]
  4038c4:	ldr	x9, [x1, #24]
  4038c8:	str	x9, [x8, #24]
  4038cc:	b	4038d8 <ferror@plt+0x1c58>
  4038d0:	ldr	x8, [x9, #24]
  4038d4:	str	x8, [x0]
  4038d8:	mov	x0, x1
  4038dc:	bl	403724 <ferror@plt+0x1aa4>
  4038e0:	mov	w0, wzr
  4038e4:	ldp	x29, x30, [sp], #16
  4038e8:	ret
  4038ec:	mov	w0, #0xffffffff            	// #-1
  4038f0:	ldp	x29, x30, [sp], #16
  4038f4:	ret
  4038f8:	cbz	x0, 403910 <ferror@plt+0x1c90>
  4038fc:	ldr	w8, [x0, #4]
  403900:	cmp	w8, w1
  403904:	b.eq	403914 <ferror@plt+0x1c94>  // b.none
  403908:	ldr	x0, [x0, #24]
  40390c:	cbnz	x0, 4038fc <ferror@plt+0x1c7c>
  403910:	ret
  403914:	mov	w0, #0x1                   	// #1
  403918:	ret
  40391c:	sub	sp, sp, #0x140
  403920:	stp	x29, x30, [sp, #224]
  403924:	add	x29, sp, #0xe0
  403928:	stp	x28, x27, [sp, #240]
  40392c:	stp	x20, x19, [sp, #304]
  403930:	mov	x19, x1
  403934:	add	x28, sp, #0x40
  403938:	movi	v0.2d, #0x0
  40393c:	add	x1, sp, #0x1c
  403940:	sub	x2, x29, #0x18
  403944:	add	x3, sp, #0x3c
  403948:	add	x4, sp, #0x38
  40394c:	add	x5, sp, #0x34
  403950:	stp	x26, x25, [sp, #256]
  403954:	stp	x24, x23, [sp, #272]
  403958:	stp	x22, x21, [sp, #288]
  40395c:	mov	x20, x0
  403960:	stp	xzr, xzr, [sp, #32]
  403964:	str	wzr, [sp, #28]
  403968:	stp	q0, q0, [sp, #64]
  40396c:	stp	q0, q0, [sp, #96]
  403970:	stp	q0, q0, [sp, #128]
  403974:	stp	q0, q0, [x28, #96]
  403978:	bl	40316c <ferror@plt+0x14ec>
  40397c:	adrp	x23, 417000 <ferror@plt+0x15380>
  403980:	adrp	x26, 417000 <ferror@plt+0x15380>
  403984:	tbnz	w0, #31, 403ca0 <ferror@plt+0x2020>
  403988:	adrp	x22, 405000 <ferror@plt+0x3380>
  40398c:	mov	w25, wzr
  403990:	mov	w21, wzr
  403994:	mov	w24, wzr
  403998:	adrp	x27, 417000 <ferror@plt+0x15380>
  40399c:	add	x22, x22, #0x3ae
  4039a0:	cbz	w0, 403d00 <ferror@plt+0x2080>
  4039a4:	ldr	x8, [x28, #136]
  4039a8:	cbz	x8, 403d24 <ferror@plt+0x20a4>
  4039ac:	bl	403738 <ferror@plt+0x1ab8>
  4039b0:	str	x0, [sp, #32]
  4039b4:	cbz	x0, 403c94 <ferror@plt+0x2014>
  4039b8:	mov	w1, #0x5                   	// #5
  4039bc:	mov	w2, #0x8000                	// #32768
  4039c0:	bl	4037e0 <ferror@plt+0x1b60>
  4039c4:	cbnz	w0, 403c94 <ferror@plt+0x2014>
  4039c8:	ldr	x0, [sp, #32]
  4039cc:	mov	w1, #0x5                   	// #5
  4039d0:	mov	w2, #0x4000                	// #16384
  4039d4:	bl	4037e0 <ferror@plt+0x1b60>
  4039d8:	cbnz	w0, 403c94 <ferror@plt+0x2014>
  4039dc:	ldr	x1, [sp, #32]
  4039e0:	add	x4, sp, #0x1c
  4039e4:	mov	w3, #0x31                  	// #49
  4039e8:	mov	x0, x20
  4039ec:	mov	w2, wzr
  4039f0:	mov	x5, xzr
  4039f4:	bl	40351c <ferror@plt+0x189c>
  4039f8:	cbnz	w0, 403d58 <ferror@plt+0x20d8>
  4039fc:	ldr	x0, [x28, #136]
  403a00:	add	x1, sp, #0x40
  403a04:	bl	405350 <ferror@plt+0x36d0>
  403a08:	cbz	w0, 403a14 <ferror@plt+0x1d94>
  403a0c:	ldr	w8, [x27, #1392]
  403a10:	cbnz	w8, 403b4c <ferror@plt+0x1ecc>
  403a14:	ldr	x0, [x28, #136]
  403a18:	add	x1, sp, #0x40
  403a1c:	add	x3, sp, #0x20
  403a20:	mov	w2, wzr
  403a24:	str	wzr, [sp, #40]
  403a28:	bl	401fdc <ferror@plt+0x35c>
  403a2c:	cbz	w0, 403a40 <ferror@plt+0x1dc0>
  403a30:	mov	w24, #0x1                   	// #1
  403a34:	ldr	x0, [x28, #136]
  403a38:	cbnz	x0, 403b0c <ferror@plt+0x1e8c>
  403a3c:	b	403b14 <ferror@plt+0x1e94>
  403a40:	ldr	w8, [sp, #60]
  403a44:	cmn	w8, #0x1
  403a48:	b.eq	403a58 <ferror@plt+0x1dd8>  // b.none
  403a4c:	ldr	w9, [sp, #88]
  403a50:	cmp	w8, w9
  403a54:	b.ne	403a5c <ferror@plt+0x1ddc>  // b.any
  403a58:	mov	w8, #0xffffffff            	// #-1
  403a5c:	str	w8, [sp, #88]
  403a60:	ldr	w8, [sp, #56]
  403a64:	cmn	w8, #0x1
  403a68:	b.eq	403a78 <ferror@plt+0x1df8>  // b.none
  403a6c:	ldr	w9, [sp, #92]
  403a70:	cmp	w8, w9
  403a74:	b.ne	403a7c <ferror@plt+0x1dfc>  // b.any
  403a78:	mov	w8, #0xffffffff            	// #-1
  403a7c:	str	w8, [sp, #92]
  403a80:	ldr	w8, [x27, #1392]
  403a84:	cbnz	w8, 403abc <ferror@plt+0x1e3c>
  403a88:	ldp	w1, w8, [sp, #88]
  403a8c:	and	w8, w1, w8
  403a90:	cmn	w8, #0x1
  403a94:	b.eq	403abc <ferror@plt+0x1e3c>  // b.none
  403a98:	ldr	x0, [x28, #136]
  403a9c:	ldr	w2, [sp, #92]
  403aa0:	bl	401c20 <chown@plt>
  403aa4:	cbnz	w0, 403c2c <ferror@plt+0x1fac>
  403aa8:	ldr	w8, [sp, #80]
  403aac:	ldr	w9, [sp, #52]
  403ab0:	and	w8, w8, w9
  403ab4:	tst	w8, #0xc00
  403ab8:	csinc	w21, w21, wzr, eq  // eq = none
  403abc:	cbnz	w21, 403ad4 <ferror@plt+0x1e54>
  403ac0:	ldr	w8, [sp, #80]
  403ac4:	ldr	w9, [sp, #52]
  403ac8:	eor	w8, w9, w8
  403acc:	tst	w8, #0xe00
  403ad0:	b.eq	403bb8 <ferror@plt+0x1f38>  // b.none
  403ad4:	ldr	w8, [sp, #40]
  403ad8:	cbnz	w8, 403ae4 <ferror@plt+0x1e64>
  403adc:	ldr	w8, [sp, #80]
  403ae0:	str	w8, [sp, #40]
  403ae4:	ldr	w8, [sp, #40]
  403ae8:	ldr	w9, [sp, #52]
  403aec:	ldr	x0, [x28, #136]
  403af0:	and	w8, w8, #0x1ff
  403af4:	orr	w1, w9, w8
  403af8:	str	w8, [sp, #40]
  403afc:	bl	401920 <chmod@plt>
  403b00:	cbnz	w0, 403bc8 <ferror@plt+0x1f48>
  403b04:	ldr	x0, [x28, #136]
  403b08:	cbz	x0, 403b14 <ferror@plt+0x1e94>
  403b0c:	bl	401b00 <free@plt>
  403b10:	str	xzr, [x28, #136]
  403b14:	ldr	x0, [sp, #32]
  403b18:	cbz	x0, 403b24 <ferror@plt+0x1ea4>
  403b1c:	bl	403758 <ferror@plt+0x1ad8>
  403b20:	str	xzr, [sp, #32]
  403b24:	ldr	w25, [sp, #28]
  403b28:	add	x1, sp, #0x1c
  403b2c:	sub	x2, x29, #0x18
  403b30:	add	x3, sp, #0x3c
  403b34:	add	x4, sp, #0x38
  403b38:	add	x5, sp, #0x34
  403b3c:	mov	x0, x20
  403b40:	bl	40316c <ferror@plt+0x14ec>
  403b44:	tbz	w0, #31, 4039a0 <ferror@plt+0x1d20>
  403b48:	b	403ca0 <ferror@plt+0x2020>
  403b4c:	ldr	x8, [x26, #1352]
  403b50:	ldr	x0, [x28, #136]
  403b54:	ldr	x24, [x23, #1256]
  403b58:	str	x8, [sp, #16]
  403b5c:	bl	403df0 <ferror@plt+0x2170>
  403b60:	mov	w25, w21
  403b64:	mov	x21, x19
  403b68:	mov	x19, x27
  403b6c:	mov	x27, x23
  403b70:	mov	x23, x26
  403b74:	mov	x26, x0
  403b78:	bl	401bf0 <__errno_location@plt>
  403b7c:	ldr	w0, [x0]
  403b80:	bl	401a40 <strerror@plt>
  403b84:	ldr	x2, [sp, #16]
  403b88:	mov	x4, x0
  403b8c:	mov	x0, x24
  403b90:	mov	x1, x22
  403b94:	mov	x3, x26
  403b98:	mov	x26, x23
  403b9c:	mov	x23, x27
  403ba0:	mov	x27, x19
  403ba4:	mov	x19, x21
  403ba8:	mov	w21, w25
  403bac:	bl	401c40 <fprintf@plt>
  403bb0:	mov	w24, #0x1                   	// #1
  403bb4:	b	403a14 <ferror@plt+0x1d94>
  403bb8:	mov	w21, wzr
  403bbc:	ldr	x0, [x28, #136]
  403bc0:	cbnz	x0, 403b0c <ferror@plt+0x1e8c>
  403bc4:	b	403b14 <ferror@plt+0x1e94>
  403bc8:	ldr	x8, [x23, #1256]
  403bcc:	adrp	x1, 405000 <ferror@plt+0x3380>
  403bd0:	mov	w2, #0x5                   	// #5
  403bd4:	mov	x0, xzr
  403bd8:	add	x1, x1, #0x709
  403bdc:	str	x8, [sp, #16]
  403be0:	bl	401bc0 <dcgettext@plt>
  403be4:	ldr	x8, [x26, #1352]
  403be8:	mov	x25, x26
  403bec:	mov	x26, x0
  403bf0:	str	x8, [sp, #8]
  403bf4:	ldr	x8, [x28, #136]
  403bf8:	mov	x0, x8
  403bfc:	bl	403df0 <ferror@plt+0x2170>
  403c00:	mov	x24, x0
  403c04:	bl	401bf0 <__errno_location@plt>
  403c08:	ldr	w0, [x0]
  403c0c:	bl	401a40 <strerror@plt>
  403c10:	mov	x4, x0
  403c14:	ldp	x2, x0, [sp, #8]
  403c18:	mov	x1, x26
  403c1c:	mov	x3, x24
  403c20:	mov	x26, x25
  403c24:	bl	401c40 <fprintf@plt>
  403c28:	b	403a30 <ferror@plt+0x1db0>
  403c2c:	ldr	x8, [x23, #1256]
  403c30:	adrp	x1, 405000 <ferror@plt+0x3380>
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	mov	x0, xzr
  403c3c:	add	x1, x1, #0x6e2
  403c40:	str	x8, [sp, #16]
  403c44:	bl	401bc0 <dcgettext@plt>
  403c48:	ldr	x8, [x26, #1352]
  403c4c:	mov	x25, x26
  403c50:	mov	x26, x0
  403c54:	str	x8, [sp, #8]
  403c58:	ldr	x8, [x28, #136]
  403c5c:	mov	x0, x8
  403c60:	bl	403df0 <ferror@plt+0x2170>
  403c64:	mov	x24, x0
  403c68:	bl	401bf0 <__errno_location@plt>
  403c6c:	ldr	w0, [x0]
  403c70:	bl	401a40 <strerror@plt>
  403c74:	mov	x4, x0
  403c78:	ldp	x2, x0, [sp, #8]
  403c7c:	mov	x1, x26
  403c80:	mov	x3, x24
  403c84:	mov	x26, x25
  403c88:	bl	401c40 <fprintf@plt>
  403c8c:	mov	w24, #0x1                   	// #1
  403c90:	b	403aa8 <ferror@plt+0x1e28>
  403c94:	bl	401bf0 <__errno_location@plt>
  403c98:	ldr	w20, [x0]
  403c9c:	b	403ca4 <ferror@plt+0x2024>
  403ca0:	neg	w20, w0
  403ca4:	ldr	x21, [x23, #1256]
  403ca8:	ldr	x22, [x26, #1352]
  403cac:	mov	x0, x19
  403cb0:	bl	403df0 <ferror@plt+0x2170>
  403cb4:	mov	x19, x0
  403cb8:	mov	w0, w20
  403cbc:	bl	401a40 <strerror@plt>
  403cc0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403cc4:	mov	x4, x0
  403cc8:	add	x1, x1, #0x3ae
  403ccc:	mov	x0, x21
  403cd0:	mov	x2, x22
  403cd4:	mov	x3, x19
  403cd8:	bl	401c40 <fprintf@plt>
  403cdc:	ldr	x0, [x28, #136]
  403ce0:	cbz	x0, 403cec <ferror@plt+0x206c>
  403ce4:	bl	401b00 <free@plt>
  403ce8:	str	xzr, [x28, #136]
  403cec:	ldr	x0, [sp, #32]
  403cf0:	cbz	x0, 403cfc <ferror@plt+0x207c>
  403cf4:	bl	403758 <ferror@plt+0x1ad8>
  403cf8:	str	xzr, [sp, #32]
  403cfc:	mov	w24, #0x1                   	// #1
  403d00:	mov	w0, w24
  403d04:	ldp	x20, x19, [sp, #304]
  403d08:	ldp	x22, x21, [sp, #288]
  403d0c:	ldp	x24, x23, [sp, #272]
  403d10:	ldp	x26, x25, [sp, #256]
  403d14:	ldp	x28, x27, [sp, #240]
  403d18:	ldp	x29, x30, [sp, #224]
  403d1c:	add	sp, sp, #0x140
  403d20:	ret
  403d24:	ldr	x20, [x23, #1256]
  403d28:	cbnz	x19, 403db0 <ferror@plt+0x2130>
  403d2c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403d30:	add	x1, x1, #0x68d
  403d34:	mov	w2, #0x5                   	// #5
  403d38:	mov	x0, xzr
  403d3c:	bl	401bc0 <dcgettext@plt>
  403d40:	ldr	x2, [x26, #1352]
  403d44:	mov	x1, x0
  403d48:	mov	x0, x20
  403d4c:	mov	w3, w25
  403d50:	bl	401c40 <fprintf@plt>
  403d54:	b	403cdc <ferror@plt+0x205c>
  403d58:	ldr	x20, [x23, #1256]
  403d5c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403d60:	add	x1, x1, #0x6cb
  403d64:	mov	w2, #0x5                   	// #5
  403d68:	mov	x0, xzr
  403d6c:	bl	401bc0 <dcgettext@plt>
  403d70:	ldr	x21, [x26, #1352]
  403d74:	mov	x22, x0
  403d78:	mov	x0, x19
  403d7c:	bl	403df0 <ferror@plt+0x2170>
  403d80:	mov	x19, x0
  403d84:	bl	401bf0 <__errno_location@plt>
  403d88:	ldr	w0, [x0]
  403d8c:	bl	401a40 <strerror@plt>
  403d90:	ldr	w5, [sp, #28]
  403d94:	mov	x4, x0
  403d98:	mov	x0, x20
  403d9c:	mov	x1, x22
  403da0:	mov	x2, x21
  403da4:	mov	x3, x19
  403da8:	bl	401c40 <fprintf@plt>
  403dac:	b	403cdc <ferror@plt+0x205c>
  403db0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403db4:	add	x1, x1, #0x65a
  403db8:	mov	w2, #0x5                   	// #5
  403dbc:	mov	x0, xzr
  403dc0:	bl	401bc0 <dcgettext@plt>
  403dc4:	ldr	x21, [x26, #1352]
  403dc8:	mov	x22, x0
  403dcc:	mov	x0, x19
  403dd0:	bl	403df0 <ferror@plt+0x2170>
  403dd4:	mov	x3, x0
  403dd8:	mov	x0, x20
  403ddc:	mov	x1, x22
  403de0:	mov	x2, x21
  403de4:	mov	w4, w25
  403de8:	bl	401c40 <fprintf@plt>
  403dec:	b	403cdc <ferror@plt+0x205c>
  403df0:	stp	x29, x30, [sp, #-32]!
  403df4:	adrp	x1, 405000 <ferror@plt+0x3380>
  403df8:	add	x1, x1, #0x68a
  403dfc:	stp	x20, x19, [sp, #16]
  403e00:	mov	x29, sp
  403e04:	bl	404ab4 <ferror@plt+0x2e34>
  403e08:	cbz	x0, 403e18 <ferror@plt+0x2198>
  403e0c:	ldp	x20, x19, [sp, #16]
  403e10:	ldp	x29, x30, [sp], #32
  403e14:	ret
  403e18:	adrp	x8, 417000 <ferror@plt+0x15380>
  403e1c:	adrp	x9, 417000 <ferror@plt+0x15380>
  403e20:	ldr	x19, [x8, #1256]
  403e24:	ldr	x20, [x9, #1352]
  403e28:	bl	401bf0 <__errno_location@plt>
  403e2c:	ldr	w0, [x0]
  403e30:	bl	401a40 <strerror@plt>
  403e34:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e38:	mov	x3, x0
  403e3c:	add	x1, x1, #0x3b2
  403e40:	mov	x0, x19
  403e44:	mov	x2, x20
  403e48:	bl	401c40 <fprintf@plt>
  403e4c:	mov	w0, #0x1                   	// #1
  403e50:	bl	401850 <exit@plt>
  403e54:	stp	x29, x30, [sp, #-32]!
  403e58:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e5c:	add	x1, x1, #0x729
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	mov	x0, xzr
  403e68:	str	x19, [sp, #16]
  403e6c:	mov	x29, sp
  403e70:	bl	401bc0 <dcgettext@plt>
  403e74:	adrp	x19, 417000 <ferror@plt+0x15380>
  403e78:	ldr	x1, [x19, #1352]
  403e7c:	adrp	x2, 405000 <ferror@plt+0x3380>
  403e80:	add	x2, x2, #0x751
  403e84:	bl	401be0 <printf@plt>
  403e88:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e8c:	add	x1, x1, #0x758
  403e90:	mov	w2, #0x5                   	// #5
  403e94:	mov	x0, xzr
  403e98:	bl	401bc0 <dcgettext@plt>
  403e9c:	adrp	x8, 417000 <ferror@plt+0x15380>
  403ea0:	ldr	x1, [x19, #1352]
  403ea4:	ldr	x2, [x8, #1360]
  403ea8:	bl	401be0 <printf@plt>
  403eac:	adrp	x1, 405000 <ferror@plt+0x3380>
  403eb0:	add	x1, x1, #0x766
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	mov	x0, xzr
  403ebc:	bl	401bc0 <dcgettext@plt>
  403ec0:	bl	401be0 <printf@plt>
  403ec4:	adrp	x19, 417000 <ferror@plt+0x15380>
  403ec8:	ldr	w8, [x19, #1372]
  403ecc:	cbnz	w8, 403ee8 <ferror@plt+0x2268>
  403ed0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403ed4:	add	x1, x1, #0x8d3
  403ed8:	mov	w2, #0x5                   	// #5
  403edc:	mov	x0, xzr
  403ee0:	bl	401bc0 <dcgettext@plt>
  403ee4:	bl	401be0 <printf@plt>
  403ee8:	adrp	x1, 405000 <ferror@plt+0x3380>
  403eec:	add	x1, x1, #0x99f
  403ef0:	mov	w2, #0x5                   	// #5
  403ef4:	mov	x0, xzr
  403ef8:	bl	401bc0 <dcgettext@plt>
  403efc:	bl	401be0 <printf@plt>
  403f00:	ldr	w8, [x19, #1372]
  403f04:	cbnz	w8, 403f20 <ferror@plt+0x22a0>
  403f08:	adrp	x1, 405000 <ferror@plt+0x3380>
  403f0c:	add	x1, x1, #0xa24
  403f10:	mov	w2, #0x5                   	// #5
  403f14:	mov	x0, xzr
  403f18:	bl	401bc0 <dcgettext@plt>
  403f1c:	bl	401be0 <printf@plt>
  403f20:	adrp	x1, 405000 <ferror@plt+0x3380>
  403f24:	add	x1, x1, #0xb5c
  403f28:	mov	w2, #0x5                   	// #5
  403f2c:	mov	x0, xzr
  403f30:	bl	401bc0 <dcgettext@plt>
  403f34:	bl	401be0 <printf@plt>
  403f38:	ldr	x19, [sp, #16]
  403f3c:	ldp	x29, x30, [sp], #32
  403f40:	ret
  403f44:	sub	sp, sp, #0x40
  403f48:	str	x1, [sp]
  403f4c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403f50:	add	x1, x1, #0xbb7
  403f54:	stp	x29, x30, [sp, #16]
  403f58:	stp	x22, x21, [sp, #32]
  403f5c:	stp	x20, x19, [sp, #48]
  403f60:	add	x29, sp, #0x10
  403f64:	mov	x19, x0
  403f68:	bl	401ac0 <strcmp@plt>
  403f6c:	cbz	w0, 403f98 <ferror@plt+0x2318>
  403f70:	adrp	x8, 417000 <ferror@plt+0x15380>
  403f74:	ldr	w1, [x8, #1192]
  403f78:	adrp	x3, 401000 <memcpy@plt-0x820>
  403f7c:	add	x3, x3, #0xfdc
  403f80:	mov	x4, sp
  403f84:	mov	x0, x19
  403f88:	mov	w2, wzr
  403f8c:	bl	404cac <ferror@plt+0x302c>
  403f90:	mov	w19, w0
  403f94:	b	403ff0 <ferror@plt+0x2370>
  403f98:	adrp	x21, 417000 <ferror@plt+0x15380>
  403f9c:	ldr	x0, [x21, #1288]
  403fa0:	bl	404978 <ferror@plt+0x2cf8>
  403fa4:	cbz	x0, 403fe0 <ferror@plt+0x2360>
  403fa8:	adrp	x20, 401000 <memcpy@plt-0x820>
  403fac:	adrp	x22, 417000 <ferror@plt+0x15380>
  403fb0:	add	x20, x20, #0xfdc
  403fb4:	ldr	w1, [x22, #1192]
  403fb8:	mov	x4, sp
  403fbc:	mov	w2, wzr
  403fc0:	mov	x3, x20
  403fc4:	bl	404cac <ferror@plt+0x302c>
  403fc8:	ldr	x8, [x21, #1288]
  403fcc:	mov	w19, w0
  403fd0:	mov	x0, x8
  403fd4:	bl	404978 <ferror@plt+0x2cf8>
  403fd8:	cbnz	x0, 403fb4 <ferror@plt+0x2334>
  403fdc:	b	403fe4 <ferror@plt+0x2364>
  403fe0:	mov	w19, wzr
  403fe4:	ldr	x0, [x21, #1288]
  403fe8:	bl	401a90 <feof@plt>
  403fec:	cbz	w0, 40400c <ferror@plt+0x238c>
  403ff0:	cmp	w19, #0x0
  403ff4:	ldp	x20, x19, [sp, #48]
  403ff8:	ldp	x22, x21, [sp, #32]
  403ffc:	ldp	x29, x30, [sp, #16]
  404000:	cset	w0, ne  // ne = any
  404004:	add	sp, sp, #0x40
  404008:	ret
  40400c:	adrp	x8, 417000 <ferror@plt+0x15380>
  404010:	ldr	x19, [x8, #1256]
  404014:	adrp	x1, 405000 <ferror@plt+0x3380>
  404018:	add	x1, x1, #0xbb9
  40401c:	mov	w2, #0x5                   	// #5
  404020:	mov	x0, xzr
  404024:	bl	401bc0 <dcgettext@plt>
  404028:	adrp	x8, 417000 <ferror@plt+0x15380>
  40402c:	ldr	x20, [x8, #1352]
  404030:	mov	x21, x0
  404034:	bl	401bf0 <__errno_location@plt>
  404038:	ldr	w0, [x0]
  40403c:	bl	401a40 <strerror@plt>
  404040:	mov	x3, x0
  404044:	mov	x0, x19
  404048:	mov	x1, x21
  40404c:	mov	x2, x20
  404050:	bl	401c40 <fprintf@plt>
  404054:	mov	w19, #0x1                   	// #1
  404058:	b	403ff0 <ferror@plt+0x2370>
  40405c:	sub	sp, sp, #0x70
  404060:	stp	x29, x30, [sp, #16]
  404064:	stp	x28, x27, [sp, #32]
  404068:	stp	x26, x25, [sp, #48]
  40406c:	stp	x24, x23, [sp, #64]
  404070:	stp	x22, x21, [sp, #80]
  404074:	stp	x20, x19, [sp, #96]
  404078:	ldr	x8, [x1]
  40407c:	mov	w21, w0
  404080:	add	x29, sp, #0x10
  404084:	mov	x20, x1
  404088:	mov	x0, x8
  40408c:	bl	4019d0 <__xpg_basename@plt>
  404090:	adrp	x23, 417000 <ferror@plt+0x15380>
  404094:	str	x0, [x23, #1352]
  404098:	adrp	x0, 405000 <ferror@plt+0x3380>
  40409c:	add	x0, x0, #0xbd1
  4040a0:	bl	401c00 <getenv@plt>
  4040a4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4040a8:	cbz	x0, 4040b4 <ferror@plt+0x2434>
  4040ac:	mov	w8, #0x1                   	// #1
  4040b0:	str	w8, [x9, #1372]
  4040b4:	ldr	w8, [x9, #1372]
  4040b8:	adrp	x9, 405000 <ferror@plt+0x3380>
  4040bc:	adrp	x10, 405000 <ferror@plt+0x3380>
  4040c0:	adrp	x11, 405000 <ferror@plt+0x3380>
  4040c4:	adrp	x12, 405000 <ferror@plt+0x3380>
  4040c8:	add	x9, x9, #0xc1d
  4040cc:	add	x10, x10, #0xbe1
  4040d0:	add	x11, x11, #0xc2e
  4040d4:	add	x12, x12, #0xbf5
  4040d8:	cmp	w8, #0x0
  4040dc:	csel	x8, x10, x9, eq  // eq = none
  4040e0:	csel	x1, x12, x11, eq  // eq = none
  4040e4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	mov	x0, xzr
  4040f0:	str	x8, [x9, #1384]
  4040f4:	bl	401bc0 <dcgettext@plt>
  4040f8:	adrp	x19, 405000 <ferror@plt+0x3380>
  4040fc:	adrp	x8, 417000 <ferror@plt+0x15380>
  404100:	add	x19, x19, #0xb5b
  404104:	str	x0, [x8, #1360]
  404108:	mov	w0, wzr
  40410c:	mov	x1, x19
  404110:	bl	401c60 <setlocale@plt>
  404114:	mov	w0, #0x5                   	// #5
  404118:	mov	x1, x19
  40411c:	bl	401c60 <setlocale@plt>
  404120:	adrp	x19, 405000 <ferror@plt+0x3380>
  404124:	add	x19, x19, #0xc52
  404128:	adrp	x1, 405000 <ferror@plt+0x3380>
  40412c:	add	x1, x1, #0xc56
  404130:	mov	x0, x19
  404134:	bl	401950 <bindtextdomain@plt>
  404138:	mov	x0, x19
  40413c:	bl	401aa0 <textdomain@plt>
  404140:	bl	403738 <ferror@plt+0x1ab8>
  404144:	mov	x19, x0
  404148:	adrp	x8, 417000 <ferror@plt+0x15380>
  40414c:	cbz	x0, 404848 <ferror@plt+0x2bc8>
  404150:	mov	w22, wzr
  404154:	mov	w27, wzr
  404158:	adrp	x8, 417000 <ferror@plt+0x15380>
  40415c:	ldr	x2, [x8, #1384]
  404160:	adrp	x3, 417000 <ferror@plt+0x15380>
  404164:	mov	w0, w21
  404168:	mov	x1, x20
  40416c:	add	x3, x3, #0x248
  404170:	mov	x4, xzr
  404174:	bl	401ab0 <getopt_long@plt>
  404178:	cmn	w0, #0x1
  40417c:	b.eq	404850 <ferror@plt+0x2bd0>  // b.none
  404180:	mov	w26, w0
  404184:	cbz	w22, 4041a8 <ferror@plt+0x2528>
  404188:	cmp	w26, #0x1
  40418c:	b.eq	4041a8 <ferror@plt+0x2528>  // b.none
  404190:	mov	x0, x19
  404194:	bl	403758 <ferror@plt+0x1ad8>
  404198:	bl	403738 <ferror@plt+0x1ab8>
  40419c:	mov	x19, x0
  4041a0:	cbz	x0, 4044b8 <ferror@plt+0x2838>
  4041a4:	mov	w22, wzr
  4041a8:	sub	w9, w26, #0x1
  4041ac:	cmp	w9, #0x77
  4041b0:	mov	w8, #0x9                   	// #9
  4041b4:	b.hi	404664 <ferror@plt+0x29e4>  // b.pmore
  4041b8:	adrp	x12, 405000 <ferror@plt+0x3380>
  4041bc:	add	x12, x12, #0x4cc
  4041c0:	adr	x10, 4041e4 <ferror@plt+0x2564>
  4041c4:	ldrh	w11, [x12, x9, lsl #1]
  4041c8:	add	x10, x10, x11, lsl #2
  4041cc:	mov	w3, wzr
  4041d0:	mov	x25, xzr
  4041d4:	mov	x28, xzr
  4041d8:	mov	w24, wzr
  4041dc:	mov	w9, #0x1                   	// #1
  4041e0:	br	x10
  4041e4:	mov	x0, x19
  4041e8:	bl	40379c <ferror@plt+0x1b1c>
  4041ec:	cbz	w0, 404684 <ferror@plt+0x2a04>
  4041f0:	mov	w8, #0x9                   	// #9
  4041f4:	b	404664 <ferror@plt+0x29e4>
  4041f8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4041fc:	mov	x24, x23
  404200:	ldr	x23, [x8, #1264]
  404204:	adrp	x1, 405000 <ferror@plt+0x3380>
  404208:	add	x1, x1, #0xbb7
  40420c:	mov	x0, x23
  404210:	bl	401ac0 <strcmp@plt>
  404214:	mov	w26, w21
  404218:	cbz	w0, 4046a8 <ferror@plt+0x2a28>
  40421c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404220:	mov	x0, x23
  404224:	add	x1, x1, #0x4ae
  404228:	bl	4018f0 <fopen@plt>
  40422c:	mov	x23, x0
  404230:	adrp	x21, 417000 <ferror@plt+0x15380>
  404234:	cbnz	x0, 4046b0 <ferror@plt+0x2a30>
  404238:	adrp	x8, 417000 <ferror@plt+0x15380>
  40423c:	ldr	x23, [x8, #1256]
  404240:	adrp	x8, 417000 <ferror@plt+0x15380>
  404244:	ldr	x0, [x8, #1264]
  404248:	mov	x22, x24
  40424c:	ldr	x24, [x24, #1352]
  404250:	bl	403df0 <ferror@plt+0x2170>
  404254:	mov	x25, x0
  404258:	bl	401bf0 <__errno_location@plt>
  40425c:	ldr	w0, [x0]
  404260:	bl	401a40 <strerror@plt>
  404264:	adrp	x1, 405000 <ferror@plt+0x3380>
  404268:	mov	x4, x0
  40426c:	mov	x0, x23
  404270:	add	x1, x1, #0x3ae
  404274:	mov	x2, x24
  404278:	mov	x3, x25
  40427c:	mov	x23, x22
  404280:	bl	401c40 <fprintf@plt>
  404284:	mov	w8, #0x7                   	// #7
  404288:	mov	w27, #0x2                   	// #2
  40428c:	mov	w22, #0x1                   	// #1
  404290:	mov	w21, w26
  404294:	b	404664 <ferror@plt+0x29e4>
  404298:	adrp	x9, 417000 <ferror@plt+0x15380>
  40429c:	ldr	w8, [x9, #1192]
  4042a0:	mov	x25, xzr
  4042a4:	mov	x28, xzr
  4042a8:	and	w8, w8, #0xfffffff1
  4042ac:	orr	w8, w8, #0xc
  4042b0:	str	w8, [x9, #1192]
  4042b4:	b	404620 <ferror@plt+0x29a0>
  4042b8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4042bc:	ldr	w8, [x9, #1192]
  4042c0:	mov	x25, xzr
  4042c4:	mov	x28, xzr
  4042c8:	and	w8, w8, #0xffffffe1
  4042cc:	orr	w8, w8, #0x2
  4042d0:	str	w8, [x9, #1192]
  4042d4:	b	404620 <ferror@plt+0x29a0>
  4042d8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4042dc:	ldr	w8, [x9, #1192]
  4042e0:	mov	x25, xzr
  4042e4:	mov	x28, xzr
  4042e8:	orr	w8, w8, #0x1
  4042ec:	str	w8, [x9, #1192]
  4042f0:	b	404620 <ferror@plt+0x29a0>
  4042f4:	mov	w1, #0x5                   	// #5
  4042f8:	mov	w2, #0x8000                	// #32768
  4042fc:	mov	x0, x19
  404300:	bl	4037e0 <ferror@plt+0x1b60>
  404304:	cbnz	w0, 4044b8 <ferror@plt+0x2838>
  404308:	ldr	x28, [x19, #8]
  40430c:	mov	w1, #0x5                   	// #5
  404310:	mov	w2, #0x4000                	// #16384
  404314:	mov	x0, x19
  404318:	bl	4037e0 <ferror@plt+0x1b60>
  40431c:	cbnz	w0, 4044b8 <ferror@plt+0x2838>
  404320:	ldr	x25, [x19, #8]
  404324:	mov	w24, wzr
  404328:	mov	w9, #0x1                   	// #1
  40432c:	b	404350 <ferror@plt+0x26d0>
  404330:	adrp	x8, 417000 <ferror@plt+0x15380>
  404334:	ldr	w8, [x8, #1372]
  404338:	mov	x25, xzr
  40433c:	mov	x28, xzr
  404340:	mov	w24, #0x3                   	// #3
  404344:	cmp	w8, #0x0
  404348:	mov	w8, #0x2                   	// #2
  40434c:	cinc	w9, w8, ne  // ne = any
  404350:	adrp	x8, 417000 <ferror@plt+0x15380>
  404354:	ldr	w8, [x8, #1372]
  404358:	adrp	x11, 417000 <ferror@plt+0x15380>
  40435c:	adrp	x12, 417000 <ferror@plt+0x15380>
  404360:	ldr	w11, [x11, #1368]
  404364:	ldr	x26, [x12, #1264]
  404368:	orr	w10, w9, #0x20
  40436c:	cmp	w8, #0x0
  404370:	csel	w8, w10, w9, eq  // eq = none
  404374:	adrp	x1, 405000 <ferror@plt+0x3380>
  404378:	orr	w9, w8, #0x40
  40437c:	cmp	w11, #0x0
  404380:	mov	x0, x26
  404384:	add	x1, x1, #0xbb7
  404388:	csel	w23, w8, w9, eq  // eq = none
  40438c:	bl	401ac0 <strcmp@plt>
  404390:	str	w21, [sp, #4]
  404394:	cbz	w0, 4045d4 <ferror@plt+0x2954>
  404398:	adrp	x1, 405000 <ferror@plt+0x3380>
  40439c:	mov	x0, x26
  4043a0:	add	x1, x1, #0x4ae
  4043a4:	bl	4018f0 <fopen@plt>
  4043a8:	mov	x26, x0
  4043ac:	adrp	x21, 417000 <ferror@plt+0x15380>
  4043b0:	cbnz	x0, 4045dc <ferror@plt+0x295c>
  4043b4:	adrp	x8, 417000 <ferror@plt+0x15380>
  4043b8:	ldr	x23, [x8, #1256]
  4043bc:	adrp	x8, 417000 <ferror@plt+0x15380>
  4043c0:	adrp	x26, 417000 <ferror@plt+0x15380>
  4043c4:	ldr	x0, [x8, #1264]
  4043c8:	ldr	x24, [x26, #1352]
  4043cc:	bl	403df0 <ferror@plt+0x2170>
  4043d0:	mov	x25, x0
  4043d4:	bl	401bf0 <__errno_location@plt>
  4043d8:	ldr	w0, [x0]
  4043dc:	bl	401a40 <strerror@plt>
  4043e0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4043e4:	mov	x4, x0
  4043e8:	mov	x0, x23
  4043ec:	add	x1, x1, #0x3ae
  4043f0:	mov	x2, x24
  4043f4:	mov	x3, x25
  4043f8:	mov	x23, x26
  4043fc:	bl	401c40 <fprintf@plt>
  404400:	ldr	w21, [sp, #4]
  404404:	b	404834 <ferror@plt+0x2bb4>
  404408:	mov	w1, #0x4                   	// #4
  40440c:	mov	w2, #0x8000                	// #32768
  404410:	mov	x0, x19
  404414:	bl	4037e0 <ferror@plt+0x1b60>
  404418:	cbnz	w0, 4044b8 <ferror@plt+0x2838>
  40441c:	mov	w1, #0x5                   	// #5
  404420:	mov	w2, #0x4000                	// #16384
  404424:	mov	x0, x19
  404428:	bl	4037e0 <ferror@plt+0x1b60>
  40442c:	cbnz	w0, 4044b8 <ferror@plt+0x2838>
  404430:	mov	x25, xzr
  404434:	mov	x28, xzr
  404438:	b	404620 <ferror@plt+0x29a0>
  40443c:	mov	w8, #0x1                   	// #1
  404440:	adrp	x9, 417000 <ferror@plt+0x15380>
  404444:	mov	x25, xzr
  404448:	mov	x28, xzr
  40444c:	str	w8, [x9, #1368]
  404450:	b	404620 <ferror@plt+0x29a0>
  404454:	bl	403e54 <ferror@plt+0x21d4>
  404458:	b	4044ec <ferror@plt+0x286c>
  40445c:	mov	x25, xzr
  404460:	mov	x28, xzr
  404464:	adrp	x8, 417000 <ferror@plt+0x15380>
  404468:	mov	w9, #0xffffffff            	// #-1
  40446c:	str	w9, [x8, #1380]
  404470:	b	404620 <ferror@plt+0x29a0>
  404474:	mov	w8, #0x1                   	// #1
  404478:	adrp	x9, 417000 <ferror@plt+0x15380>
  40447c:	mov	x25, xzr
  404480:	mov	x28, xzr
  404484:	str	w8, [x9, #1380]
  404488:	b	404620 <ferror@plt+0x29a0>
  40448c:	mov	w1, #0x5                   	// #5
  404490:	mov	w2, #0x8000                	// #32768
  404494:	mov	x0, x19
  404498:	bl	4037e0 <ferror@plt+0x1b60>
  40449c:	cbnz	w0, 4044b8 <ferror@plt+0x2838>
  4044a0:	ldr	x28, [x19, #8]
  4044a4:	mov	w1, #0x5                   	// #5
  4044a8:	mov	w2, #0x4000                	// #16384
  4044ac:	mov	x0, x19
  4044b0:	bl	4037e0 <ferror@plt+0x1b60>
  4044b4:	cbz	w0, 40470c <ferror@plt+0x2a8c>
  4044b8:	mov	w8, #0x2                   	// #2
  4044bc:	mov	w27, #0x1                   	// #1
  4044c0:	b	404664 <ferror@plt+0x29e4>
  4044c4:	mov	w8, #0x1                   	// #1
  4044c8:	adrp	x9, 417000 <ferror@plt+0x15380>
  4044cc:	mov	x25, xzr
  4044d0:	mov	x28, xzr
  4044d4:	str	w8, [x9, #1392]
  4044d8:	b	404620 <ferror@plt+0x29a0>
  4044dc:	ldr	x1, [x23, #1352]
  4044e0:	adrp	x0, 405000 <ferror@plt+0x3380>
  4044e4:	add	x0, x0, #0xcec
  4044e8:	bl	401be0 <printf@plt>
  4044ec:	mov	w27, wzr
  4044f0:	mov	w8, #0x7                   	// #7
  4044f4:	b	404664 <ferror@plt+0x29e4>
  4044f8:	adrp	x8, 417000 <ferror@plt+0x15380>
  4044fc:	ldr	w8, [x8, #1372]
  404500:	mov	x25, xzr
  404504:	mov	x28, xzr
  404508:	mov	w3, #0x3                   	// #3
  40450c:	cmp	w8, #0x0
  404510:	mov	w8, #0x2                   	// #2
  404514:	cinc	w9, w8, ne  // ne = any
  404518:	adrp	x8, 417000 <ferror@plt+0x15380>
  40451c:	ldr	w8, [x8, #1372]
  404520:	adrp	x11, 417000 <ferror@plt+0x15380>
  404524:	ldr	w11, [x11, #1368]
  404528:	adrp	x12, 417000 <ferror@plt+0x15380>
  40452c:	orr	w10, w9, #0x20
  404530:	ldr	x1, [x12, #1264]
  404534:	cmp	w8, #0x0
  404538:	csel	w8, w10, w9, eq  // eq = none
  40453c:	orr	w9, w8, #0x40
  404540:	cmp	w11, #0x0
  404544:	csel	w4, w8, w9, eq  // eq = none
  404548:	sub	x2, x29, #0x4
  40454c:	mov	x0, x19
  404550:	bl	40304c <ferror@plt+0x13cc>
  404554:	cbz	w0, 404620 <ferror@plt+0x29a0>
  404558:	mov	x24, x23
  40455c:	ldursw	x23, [x29, #-4]
  404560:	tbnz	w23, #31, 40479c <ferror@plt+0x2b1c>
  404564:	adrp	x8, 417000 <ferror@plt+0x15380>
  404568:	ldr	x0, [x8, #1264]
  40456c:	bl	401840 <strlen@plt>
  404570:	cmp	x0, x23
  404574:	b.ls	40479c <ferror@plt+0x2b1c>  // b.plast
  404578:	adrp	x8, 417000 <ferror@plt+0x15380>
  40457c:	ldr	x23, [x8, #1256]
  404580:	adrp	x1, 405000 <ferror@plt+0x3380>
  404584:	mov	w2, #0x5                   	// #5
  404588:	mov	x0, xzr
  40458c:	add	x1, x1, #0xc83
  404590:	bl	401bc0 <dcgettext@plt>
  404594:	mov	x27, x24
  404598:	ldr	x24, [x24, #1352]
  40459c:	mov	x25, x0
  4045a0:	bl	401bf0 <__errno_location@plt>
  4045a4:	ldr	w0, [x0]
  4045a8:	bl	401a40 <strerror@plt>
  4045ac:	ldur	w8, [x29, #-4]
  4045b0:	mov	x4, x0
  4045b4:	mov	x0, x23
  4045b8:	mov	x1, x25
  4045bc:	add	w5, w8, #0x1
  4045c0:	mov	x2, x24
  4045c4:	mov	w3, w26
  4045c8:	mov	x23, x27
  4045cc:	bl	401c40 <fprintf@plt>
  4045d0:	b	404834 <ferror@plt+0x2bb4>
  4045d4:	adrp	x21, 417000 <ferror@plt+0x15380>
  4045d8:	ldr	x26, [x21, #1288]
  4045dc:	add	x4, sp, #0x8
  4045e0:	mov	x0, x26
  4045e4:	mov	x1, x19
  4045e8:	mov	w2, w24
  4045ec:	mov	w3, w23
  4045f0:	mov	x5, xzr
  4045f4:	str	wzr, [sp, #8]
  4045f8:	bl	40351c <ferror@plt+0x189c>
  4045fc:	ldr	x8, [x21, #1288]
  404600:	mov	w23, w0
  404604:	cmp	x26, x8
  404608:	b.eq	404614 <ferror@plt+0x2994>  // b.none
  40460c:	mov	x0, x26
  404610:	bl	4018e0 <fclose@plt>
  404614:	cbnz	w23, 40471c <ferror@plt+0x2a9c>
  404618:	ldr	w21, [sp, #4]
  40461c:	adrp	x23, 417000 <ferror@plt+0x15380>
  404620:	cbz	x28, 404640 <ferror@plt+0x29c0>
  404624:	ldr	x0, [x28, #24]
  404628:	mov	w1, #0x8000                	// #32768
  40462c:	bl	4038f8 <ferror@plt+0x1c78>
  404630:	cbnz	w0, 404640 <ferror@plt+0x29c0>
  404634:	mov	x0, x19
  404638:	mov	x1, x28
  40463c:	bl	40388c <ferror@plt+0x1c0c>
  404640:	cbz	x25, 404660 <ferror@plt+0x29e0>
  404644:	ldr	x0, [x25, #24]
  404648:	mov	w1, #0x4000                	// #16384
  40464c:	bl	4038f8 <ferror@plt+0x1c78>
  404650:	cbnz	w0, 404660 <ferror@plt+0x29e0>
  404654:	mov	x0, x19
  404658:	mov	x1, x25
  40465c:	bl	40388c <ferror@plt+0x1c0c>
  404660:	mov	w8, wzr
  404664:	cmp	w8, #0x9
  404668:	b.hi	404840 <ferror@plt+0x2bc0>  // b.pmore
  40466c:	adrp	x11, 405000 <ferror@plt+0x3380>
  404670:	add	x11, x11, #0x5bc
  404674:	adr	x9, 404158 <ferror@plt+0x24d8>
  404678:	ldrh	w10, [x11, x8, lsl #1]
  40467c:	add	x9, x9, x10, lsl #2
  404680:	br	x9
  404684:	adrp	x8, 417000 <ferror@plt+0x15380>
  404688:	ldr	x0, [x8, #1264]
  40468c:	mov	x1, x19
  404690:	bl	403f44 <ferror@plt+0x22c4>
  404694:	mov	w27, w0
  404698:	mov	x25, xzr
  40469c:	mov	x28, xzr
  4046a0:	mov	w22, #0x1                   	// #1
  4046a4:	b	404620 <ferror@plt+0x29a0>
  4046a8:	adrp	x21, 417000 <ferror@plt+0x15380>
  4046ac:	ldr	x23, [x21, #1288]
  4046b0:	ldr	x8, [x21, #1288]
  4046b4:	adrp	x9, 417000 <ferror@plt+0x15380>
  4046b8:	ldr	x9, [x9, #1264]
  4046bc:	mov	x0, x23
  4046c0:	cmp	x23, x8
  4046c4:	csel	x1, xzr, x9, eq  // eq = none
  4046c8:	bl	40391c <ferror@plt+0x1c9c>
  4046cc:	ldr	x8, [x21, #1288]
  4046d0:	mov	w27, w0
  4046d4:	cmp	x23, x8
  4046d8:	b.eq	4046e4 <ferror@plt+0x2a64>  // b.none
  4046dc:	mov	x0, x23
  4046e0:	bl	4018e0 <fclose@plt>
  4046e4:	mov	w22, #0x1                   	// #1
  4046e8:	mov	w21, w26
  4046ec:	cbz	w27, 4046fc <ferror@plt+0x2a7c>
  4046f0:	mov	w8, #0x7                   	// #7
  4046f4:	mov	x23, x24
  4046f8:	b	404664 <ferror@plt+0x29e4>
  4046fc:	mov	x25, xzr
  404700:	mov	x28, xzr
  404704:	mov	x23, x24
  404708:	b	404620 <ferror@plt+0x29a0>
  40470c:	ldr	x25, [x19, #8]
  404710:	mov	w3, wzr
  404714:	mov	w9, #0x1                   	// #1
  404718:	b	404518 <ferror@plt+0x2898>
  40471c:	bl	401bf0 <__errno_location@plt>
  404720:	ldr	w8, [x0]
  404724:	ldr	w21, [sp, #4]
  404728:	mov	x23, x0
  40472c:	cbnz	w8, 404738 <ferror@plt+0x2ab8>
  404730:	mov	w8, #0x16                  	// #22
  404734:	str	w8, [x23]
  404738:	adrp	x8, 417000 <ferror@plt+0x15380>
  40473c:	ldr	x8, [x8, #1288]
  404740:	adrp	x9, 417000 <ferror@plt+0x15380>
  404744:	ldr	x24, [x9, #1256]
  404748:	mov	w2, #0x5                   	// #5
  40474c:	cmp	x26, x8
  404750:	b.ne	4047d4 <ferror@plt+0x2b54>  // b.any
  404754:	adrp	x1, 405000 <ferror@plt+0x3380>
  404758:	mov	x0, xzr
  40475c:	add	x1, x1, #0xcc7
  404760:	bl	401bc0 <dcgettext@plt>
  404764:	ldr	w8, [x23]
  404768:	adrp	x26, 417000 <ferror@plt+0x15380>
  40476c:	ldr	x25, [x26, #1352]
  404770:	mov	x23, x0
  404774:	mov	w0, w8
  404778:	bl	401a40 <strerror@plt>
  40477c:	ldr	w4, [sp, #8]
  404780:	mov	x3, x0
  404784:	mov	x0, x24
  404788:	mov	x1, x23
  40478c:	mov	x2, x25
  404790:	mov	x23, x26
  404794:	bl	401c40 <fprintf@plt>
  404798:	b	404834 <ferror@plt+0x2bb4>
  40479c:	adrp	x8, 417000 <ferror@plt+0x15380>
  4047a0:	ldr	x23, [x8, #1256]
  4047a4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4047a8:	mov	w2, #0x5                   	// #5
  4047ac:	mov	x0, xzr
  4047b0:	add	x1, x1, #0xc68
  4047b4:	bl	401bc0 <dcgettext@plt>
  4047b8:	ldr	x2, [x24, #1352]
  4047bc:	mov	x1, x0
  4047c0:	mov	x0, x23
  4047c4:	mov	w3, w26
  4047c8:	mov	x23, x24
  4047cc:	bl	401c40 <fprintf@plt>
  4047d0:	b	404834 <ferror@plt+0x2bb4>
  4047d4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4047d8:	mov	x0, xzr
  4047dc:	add	x1, x1, #0xca9
  4047e0:	bl	401bc0 <dcgettext@plt>
  4047e4:	ldr	w8, [x23]
  4047e8:	adrp	x28, 417000 <ferror@plt+0x15380>
  4047ec:	ldr	x25, [x28, #1352]
  4047f0:	mov	x23, x0
  4047f4:	mov	w0, w8
  4047f8:	bl	401a40 <strerror@plt>
  4047fc:	adrp	x8, 417000 <ferror@plt+0x15380>
  404800:	ldr	x8, [x8, #1264]
  404804:	ldr	w26, [sp, #8]
  404808:	mov	x27, x0
  40480c:	mov	x0, x8
  404810:	bl	403df0 <ferror@plt+0x2170>
  404814:	mov	x5, x0
  404818:	mov	x0, x24
  40481c:	mov	x1, x23
  404820:	mov	x2, x25
  404824:	mov	x3, x27
  404828:	mov	w4, w26
  40482c:	mov	x23, x28
  404830:	bl	401c40 <fprintf@plt>
  404834:	mov	w8, #0x7                   	// #7
  404838:	mov	w27, #0x2                   	// #2
  40483c:	b	404664 <ferror@plt+0x29e4>
  404840:	mov	w27, wzr
  404844:	b	4048e8 <ferror@plt+0x2c68>
  404848:	mov	w27, #0x1                   	// #1
  40484c:	b	4048b0 <ferror@plt+0x2c30>
  404850:	mov	x24, x23
  404854:	adrp	x23, 417000 <ferror@plt+0x15380>
  404858:	ldr	w8, [x23, #1272]
  40485c:	cmp	w8, w21
  404860:	b.ge	4048a0 <ferror@plt+0x2c20>  // b.tcont
  404864:	cbz	x19, 40490c <ferror@plt+0x2c8c>
  404868:	mov	x0, x19
  40486c:	bl	40379c <ferror@plt+0x1b1c>
  404870:	cbnz	w0, 40490c <ferror@plt+0x2c8c>
  404874:	ldrsw	x8, [x23, #1272]
  404878:	mov	x1, x19
  40487c:	add	w9, w8, #0x1
  404880:	str	w9, [x23, #1272]
  404884:	ldr	x0, [x20, x8, lsl #3]
  404888:	bl	403f44 <ferror@plt+0x22c4>
  40488c:	ldr	w8, [x23, #1272]
  404890:	cmp	w8, w21
  404894:	b.lt	404864 <ferror@plt+0x2be4>  // b.tstop
  404898:	mov	w27, w0
  40489c:	mov	w22, #0x1                   	// #1
  4048a0:	mov	x23, x24
  4048a4:	cbnz	w22, 4048dc <ferror@plt+0x2c5c>
  4048a8:	b	404910 <ferror@plt+0x2c90>
  4048ac:	adrp	x8, 417000 <ferror@plt+0x15380>
  4048b0:	ldr	x20, [x8, #1256]
  4048b4:	ldr	x21, [x23, #1352]
  4048b8:	bl	401bf0 <__errno_location@plt>
  4048bc:	ldr	w0, [x0]
  4048c0:	bl	401a40 <strerror@plt>
  4048c4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4048c8:	mov	x3, x0
  4048cc:	add	x1, x1, #0x3b2
  4048d0:	mov	x0, x20
  4048d4:	mov	x2, x21
  4048d8:	bl	401c40 <fprintf@plt>
  4048dc:	cbz	x19, 4048e8 <ferror@plt+0x2c68>
  4048e0:	mov	x0, x19
  4048e4:	bl	403758 <ferror@plt+0x1ad8>
  4048e8:	mov	w0, w27
  4048ec:	ldp	x20, x19, [sp, #96]
  4048f0:	ldp	x22, x21, [sp, #80]
  4048f4:	ldp	x24, x23, [sp, #64]
  4048f8:	ldp	x26, x25, [sp, #48]
  4048fc:	ldp	x28, x27, [sp, #32]
  404900:	ldp	x29, x30, [sp, #16]
  404904:	add	sp, sp, #0x70
  404908:	ret
  40490c:	mov	x23, x24
  404910:	adrp	x21, 417000 <ferror@plt+0x15380>
  404914:	ldr	x20, [x21, #1256]
  404918:	adrp	x1, 405000 <ferror@plt+0x3380>
  40491c:	add	x1, x1, #0x758
  404920:	mov	w2, #0x5                   	// #5
  404924:	mov	x0, xzr
  404928:	bl	401bc0 <dcgettext@plt>
  40492c:	adrp	x8, 417000 <ferror@plt+0x15380>
  404930:	ldr	x2, [x23, #1352]
  404934:	ldr	x3, [x8, #1360]
  404938:	mov	x1, x0
  40493c:	mov	x0, x20
  404940:	bl	401c40 <fprintf@plt>
  404944:	ldr	x20, [x21, #1256]
  404948:	adrp	x1, 405000 <ferror@plt+0x3380>
  40494c:	add	x1, x1, #0xcf7
  404950:	mov	w2, #0x5                   	// #5
  404954:	mov	x0, xzr
  404958:	bl	401bc0 <dcgettext@plt>
  40495c:	ldr	x2, [x23, #1352]
  404960:	mov	x1, x0
  404964:	mov	x0, x20
  404968:	bl	401c40 <fprintf@plt>
  40496c:	mov	w27, #0x2                   	// #2
  404970:	cbnz	x19, 4048e0 <ferror@plt+0x2c60>
  404974:	b	4048e8 <ferror@plt+0x2c68>
  404978:	stp	x29, x30, [sp, #-80]!
  40497c:	stp	x24, x23, [sp, #32]
  404980:	adrp	x23, 417000 <ferror@plt+0x15380>
  404984:	ldr	x8, [x23, #1304]
  404988:	stp	x20, x19, [sp, #64]
  40498c:	mov	x19, x0
  404990:	str	x25, [sp, #16]
  404994:	stp	x22, x21, [sp, #48]
  404998:	mov	x29, sp
  40499c:	cbz	x8, 404a78 <ferror@plt+0x2df8>
  4049a0:	ldr	x22, [x23, #1304]
  4049a4:	adrp	x20, 417000 <ferror@plt+0x15380>
  4049a8:	adrp	x21, 417000 <ferror@plt+0x15380>
  4049ac:	mov	w25, wzr
  4049b0:	adrp	x24, 417000 <ferror@plt+0x15380>
  4049b4:	add	x20, x20, #0x520
  4049b8:	add	x21, x21, #0x518
  4049bc:	b	4049c4 <ferror@plt+0x2d44>
  4049c0:	cbnz	w25, 404a70 <ferror@plt+0x2df0>
  4049c4:	ldr	w8, [x24, #1312]
  4049c8:	ldr	w9, [x23, #1304]
  4049cc:	mov	x0, x22
  4049d0:	mov	x2, x19
  4049d4:	sub	w8, w8, w22
  4049d8:	add	w1, w8, w9
  4049dc:	bl	401c50 <fgets@plt>
  4049e0:	cbz	x0, 404a9c <ferror@plt+0x2e1c>
  4049e4:	mov	x0, x22
  4049e8:	bl	401840 <strlen@plt>
  4049ec:	ldr	x9, [x23, #1304]
  4049f0:	add	x8, x22, x0
  4049f4:	cmp	x8, x9
  4049f8:	b.ls	404a30 <ferror@plt+0x2db0>  // b.plast
  4049fc:	mov	x22, x8
  404a00:	b	404a1c <ferror@plt+0x2d9c>
  404a04:	sturb	wzr, [x8, #-1]
  404a08:	ldr	x8, [x23, #1304]
  404a0c:	mov	w25, #0x1                   	// #1
  404a10:	cmp	x22, x8
  404a14:	mov	x8, x22
  404a18:	b.ls	404a34 <ferror@plt+0x2db4>  // b.plast
  404a1c:	ldrb	w9, [x22, #-1]!
  404a20:	cmp	w9, #0xd
  404a24:	b.eq	404a04 <ferror@plt+0x2d84>  // b.none
  404a28:	cmp	w9, #0xa
  404a2c:	b.eq	404a04 <ferror@plt+0x2d84>  // b.none
  404a30:	mov	x22, x8
  404a34:	mov	x0, x19
  404a38:	bl	401a90 <feof@plt>
  404a3c:	cbnz	w0, 404a70 <ferror@plt+0x2df0>
  404a40:	cbnz	w25, 4049c0 <ferror@plt+0x2d40>
  404a44:	ldr	x8, [x20]
  404a48:	mov	x0, x21
  404a4c:	mov	x1, x20
  404a50:	lsl	x2, x8, #1
  404a54:	bl	40525c <ferror@plt+0x35dc>
  404a58:	cbnz	w0, 404a98 <ferror@plt+0x2e18>
  404a5c:	ldr	x22, [x23, #1304]
  404a60:	mov	x0, x22
  404a64:	bl	401840 <strlen@plt>
  404a68:	add	x22, x22, x0
  404a6c:	b	4049c0 <ferror@plt+0x2d40>
  404a70:	ldr	x0, [x23, #1304]
  404a74:	b	404a9c <ferror@plt+0x2e1c>
  404a78:	bl	401a10 <getpagesize@plt>
  404a7c:	sxtw	x2, w0
  404a80:	adrp	x0, 417000 <ferror@plt+0x15380>
  404a84:	adrp	x1, 417000 <ferror@plt+0x15380>
  404a88:	add	x0, x0, #0x518
  404a8c:	add	x1, x1, #0x520
  404a90:	bl	40525c <ferror@plt+0x35dc>
  404a94:	cbz	w0, 4049a0 <ferror@plt+0x2d20>
  404a98:	mov	x0, xzr
  404a9c:	ldp	x20, x19, [sp, #64]
  404aa0:	ldp	x22, x21, [sp, #48]
  404aa4:	ldp	x24, x23, [sp, #32]
  404aa8:	ldr	x25, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-80]!
  404ab8:	stp	x20, x19, [sp, #64]
  404abc:	mov	x19, x0
  404ac0:	stp	x26, x25, [sp, #16]
  404ac4:	stp	x24, x23, [sp, #32]
  404ac8:	stp	x22, x21, [sp, #48]
  404acc:	mov	x29, sp
  404ad0:	cbz	x0, 404be0 <ferror@plt+0x2f60>
  404ad4:	mov	x20, x1
  404ad8:	mov	x21, xzr
  404adc:	mov	x22, x19
  404ae0:	b	404aec <ferror@plt+0x2e6c>
  404ae4:	add	x21, x21, #0x1
  404ae8:	add	x22, x22, #0x1
  404aec:	ldrb	w1, [x22]
  404af0:	cmp	w1, #0x5c
  404af4:	b.eq	404ae4 <ferror@plt+0x2e64>  // b.none
  404af8:	cbz	w1, 404b0c <ferror@plt+0x2e8c>
  404afc:	mov	x0, x20
  404b00:	bl	401b40 <strchr@plt>
  404b04:	cbnz	x0, 404ae4 <ferror@plt+0x2e64>
  404b08:	b	404ae8 <ferror@plt+0x2e68>
  404b0c:	cbz	x21, 404be0 <ferror@plt+0x2f60>
  404b10:	add	x8, x21, x21, lsl #1
  404b14:	sub	x9, x22, x19
  404b18:	add	x8, x9, x8
  404b1c:	adrp	x0, 417000 <ferror@plt+0x15380>
  404b20:	adrp	x1, 417000 <ferror@plt+0x15380>
  404b24:	add	x2, x8, #0x1
  404b28:	add	x0, x0, #0x528
  404b2c:	add	x1, x1, #0x530
  404b30:	bl	40525c <ferror@plt+0x35dc>
  404b34:	cbz	w0, 404b40 <ferror@plt+0x2ec0>
  404b38:	mov	x19, xzr
  404b3c:	b	404be0 <ferror@plt+0x2f60>
  404b40:	adrp	x22, 417000 <ferror@plt+0x15380>
  404b44:	ldrb	w26, [x19]
  404b48:	ldr	x23, [x22, #1320]
  404b4c:	cbz	w26, 404bd8 <ferror@plt+0x2f58>
  404b50:	mov	w24, #0x5c5c                	// #23644
  404b54:	mov	w25, #0x5c                  	// #92
  404b58:	b	404ba0 <ferror@plt+0x2f20>
  404b5c:	strb	w25, [x23]
  404b60:	ldrb	w8, [x19]
  404b64:	mov	w9, #0x30                  	// #48
  404b68:	lsr	w8, w8, #6
  404b6c:	orr	w8, w8, #0x30
  404b70:	strb	w8, [x23, #1]
  404b74:	ldrb	w8, [x19]
  404b78:	bfxil	w9, w8, #3, #3
  404b7c:	strb	w9, [x23, #2]
  404b80:	ldrb	w8, [x19]
  404b84:	mov	w9, #0x30                  	// #48
  404b88:	bfxil	w9, w8, #0, #3
  404b8c:	add	x8, x23, #0x4
  404b90:	strb	w9, [x23, #3]
  404b94:	mov	x23, x8
  404b98:	ldrb	w26, [x19, #1]!
  404b9c:	cbz	w26, 404bd8 <ferror@plt+0x2f58>
  404ba0:	and	w21, w26, #0xff
  404ba4:	mov	x0, x20
  404ba8:	mov	w1, w21
  404bac:	bl	401b40 <strchr@plt>
  404bb0:	cbnz	x0, 404b5c <ferror@plt+0x2edc>
  404bb4:	cmp	w21, #0x5c
  404bb8:	b.ne	404bcc <ferror@plt+0x2f4c>  // b.any
  404bbc:	strh	w24, [x23], #2
  404bc0:	ldrb	w26, [x19, #1]!
  404bc4:	cbnz	w26, 404ba0 <ferror@plt+0x2f20>
  404bc8:	b	404bd8 <ferror@plt+0x2f58>
  404bcc:	add	x8, x23, #0x1
  404bd0:	strb	w26, [x23]
  404bd4:	b	404b94 <ferror@plt+0x2f14>
  404bd8:	strb	wzr, [x23]
  404bdc:	ldr	x19, [x22, #1320]
  404be0:	mov	x0, x19
  404be4:	ldp	x20, x19, [sp, #64]
  404be8:	ldp	x22, x21, [sp, #48]
  404bec:	ldp	x24, x23, [sp, #32]
  404bf0:	ldp	x26, x25, [sp, #16]
  404bf4:	ldp	x29, x30, [sp], #80
  404bf8:	ret
  404bfc:	cbz	x0, 404c20 <ferror@plt+0x2fa0>
  404c00:	mov	x8, x0
  404c04:	ldrb	w9, [x8]
  404c08:	cbz	w9, 404c20 <ferror@plt+0x2fa0>
  404c0c:	cmp	w9, #0x5c
  404c10:	b.eq	404c24 <ferror@plt+0x2fa4>  // b.none
  404c14:	add	x8, x8, #0x1
  404c18:	ldrb	w9, [x8]
  404c1c:	cbnz	w9, 404c0c <ferror@plt+0x2f8c>
  404c20:	ret
  404c24:	mov	x9, x8
  404c28:	b	404c4c <ferror@plt+0x2fcc>
  404c2c:	lsl	w8, w11, #6
  404c30:	add	w8, w8, w12, lsl #3
  404c34:	add	w8, w8, w14
  404c38:	add	w10, w8, #0x50
  404c3c:	mov	x8, x13
  404c40:	strb	w10, [x9], #1
  404c44:	ldrb	w10, [x8], #1
  404c48:	cbz	w10, 404c20 <ferror@plt+0x2fa0>
  404c4c:	ldrb	w10, [x8]
  404c50:	cmp	w10, #0x5c
  404c54:	b.ne	404c40 <ferror@plt+0x2fc0>  // b.any
  404c58:	ldrb	w11, [x8, #1]
  404c5c:	and	w12, w11, #0xf8
  404c60:	cmp	w12, #0x30
  404c64:	b.ne	404c8c <ferror@plt+0x300c>  // b.any
  404c68:	ldrb	w12, [x8, #2]
  404c6c:	and	w13, w12, #0xf8
  404c70:	cmp	w13, #0x30
  404c74:	b.ne	404c8c <ferror@plt+0x300c>  // b.any
  404c78:	mov	x13, x8
  404c7c:	ldrb	w14, [x13, #3]!
  404c80:	and	w15, w14, #0xf8
  404c84:	cmp	w15, #0x30
  404c88:	b.eq	404c2c <ferror@plt+0x2fac>  // b.none
  404c8c:	cmp	w10, #0x5c
  404c90:	b.ne	404c40 <ferror@plt+0x2fc0>  // b.any
  404c94:	mov	x11, x8
  404c98:	ldrb	w12, [x11, #1]!
  404c9c:	cmp	w12, #0x5c
  404ca0:	b.ne	404c40 <ferror@plt+0x2fc0>  // b.any
  404ca4:	mov	x8, x11
  404ca8:	b	404c40 <ferror@plt+0x2fc0>
  404cac:	stp	x29, x30, [sp, #-64]!
  404cb0:	stp	x28, x23, [sp, #16]
  404cb4:	stp	x22, x21, [sp, #32]
  404cb8:	stp	x20, x19, [sp, #48]
  404cbc:	mov	x29, sp
  404cc0:	sub	sp, sp, #0x1, lsl #12
  404cc4:	mov	x19, x4
  404cc8:	mov	x20, x3
  404ccc:	mov	w22, w1
  404cd0:	mov	x21, x0
  404cd4:	adrp	x23, 417000 <ferror@plt+0x15380>
  404cd8:	str	w2, [x23, #1336]
  404cdc:	cbnz	w2, 404d0c <ferror@plt+0x308c>
  404ce0:	mov	w8, #0x1                   	// #1
  404ce4:	mov	x1, sp
  404ce8:	mov	w0, #0x7                   	// #7
  404cec:	str	w8, [x23, #1336]
  404cf0:	bl	401b60 <getrlimit@plt>
  404cf4:	cbnz	w0, 404d0c <ferror@plt+0x308c>
  404cf8:	ldr	x8, [sp]
  404cfc:	cmp	x8, #0x2
  404d00:	b.cc	404d0c <ferror@plt+0x308c>  // b.lo, b.ul, b.last
  404d04:	lsr	x8, x8, #1
  404d08:	str	w8, [x23, #1336]
  404d0c:	mov	x0, x21
  404d10:	bl	401840 <strlen@plt>
  404d14:	cmp	x0, #0x1, lsl #12
  404d18:	b.cc	404d40 <ferror@plt+0x30c0>  // b.lo, b.ul, b.last
  404d1c:	bl	401bf0 <__errno_location@plt>
  404d20:	mov	w8, #0x24                  	// #36
  404d24:	str	w8, [x0]
  404d28:	mov	w2, #0x400                 	// #1024
  404d2c:	mov	x0, x21
  404d30:	mov	x1, xzr
  404d34:	mov	x3, x19
  404d38:	blr	x20
  404d3c:	b	404d64 <ferror@plt+0x30e4>
  404d40:	mov	x0, sp
  404d44:	mov	x1, x21
  404d48:	bl	401b50 <strcpy@plt>
  404d4c:	mov	x0, sp
  404d50:	mov	w1, w22
  404d54:	mov	x2, x20
  404d58:	mov	x3, x19
  404d5c:	mov	w4, wzr
  404d60:	bl	404d7c <ferror@plt+0x30fc>
  404d64:	add	sp, sp, #0x1, lsl #12
  404d68:	ldp	x20, x19, [sp, #48]
  404d6c:	ldp	x22, x21, [sp, #32]
  404d70:	ldp	x28, x23, [sp, #16]
  404d74:	ldp	x29, x30, [sp], #64
  404d78:	ret
  404d7c:	sub	sp, sp, #0x130
  404d80:	stp	x26, x25, [sp, #240]
  404d84:	stp	x24, x23, [sp, #256]
  404d88:	stp	x22, x21, [sp, #272]
  404d8c:	stp	x20, x19, [sp, #288]
  404d90:	mov	w25, w4
  404d94:	mov	x20, x3
  404d98:	mov	x19, x2
  404d9c:	mov	w24, w1
  404da0:	mov	x21, x0
  404da4:	stp	x29, x30, [sp, #208]
  404da8:	stp	x28, x27, [sp, #224]
  404dac:	add	x29, sp, #0xd0
  404db0:	tbnz	w1, #2, 404dd4 <ferror@plt+0x3154>
  404db4:	mov	w8, #0xa                   	// #10
  404db8:	and	w8, w24, w8
  404dbc:	cmp	w8, #0x8
  404dc0:	cset	w8, eq  // eq = none
  404dc4:	cmp	w25, #0x0
  404dc8:	cset	w9, eq  // eq = none
  404dcc:	and	w22, w8, w9
  404dd0:	b	404dd8 <ferror@plt+0x3158>
  404dd4:	mov	w22, #0x1                   	// #1
  404dd8:	orr	w8, w24, #0x100
  404ddc:	cmp	w25, #0x0
  404de0:	add	x1, sp, #0x18
  404de4:	mov	x0, x21
  404de8:	csel	w23, w8, w24, eq  // eq = none
  404dec:	bl	405360 <ferror@plt+0x36e0>
  404df0:	cbz	w0, 404e10 <ferror@plt+0x3190>
  404df4:	orr	w2, w23, #0x400
  404df8:	mov	x0, x21
  404dfc:	mov	x1, xzr
  404e00:	mov	x3, x20
  404e04:	blr	x19
  404e08:	mov	w25, w0
  404e0c:	b	4051f4 <ferror@plt+0x3574>
  404e10:	ldr	w8, [sp, #40]
  404e14:	and	w8, w8, #0xf000
  404e18:	cmp	w8, #0x4, lsl #12
  404e1c:	b.eq	404e4c <ferror@plt+0x31cc>  // b.none
  404e20:	cmp	w8, #0xa, lsl #12
  404e24:	b.ne	404e5c <ferror@plt+0x31dc>  // b.any
  404e28:	orr	w27, w23, #0x200
  404e2c:	tbnz	w23, #3, 404ed8 <ferror@plt+0x3258>
  404e30:	mov	w8, #0x110                 	// #272
  404e34:	and	w8, w23, w8
  404e38:	cmp	w8, #0x110
  404e3c:	b.eq	404ed8 <ferror@plt+0x3258>  // b.none
  404e40:	mov	w26, wzr
  404e44:	mov	w23, w27
  404e48:	b	404e60 <ferror@plt+0x31e0>
  404e4c:	ldp	x8, x9, [sp, #24]
  404e50:	mov	w26, #0x1                   	// #1
  404e54:	stp	x8, x9, [x29, #-40]
  404e58:	b	404e60 <ferror@plt+0x31e0>
  404e5c:	mov	w26, wzr
  404e60:	add	x1, sp, #0x18
  404e64:	mov	x0, x21
  404e68:	mov	w2, w23
  404e6c:	mov	x3, x20
  404e70:	blr	x19
  404e74:	mov	w27, w0
  404e78:	tbz	w23, #0, 4051f0 <ferror@plt+0x3570>
  404e7c:	tbnz	w23, #9, 404e94 <ferror@plt+0x3214>
  404e80:	ldr	w8, [sp, #40]
  404e84:	and	w8, w8, #0xf000
  404e88:	cmp	w8, #0x4, lsl #12
  404e8c:	b.eq	404e98 <ferror@plt+0x3218>  // b.none
  404e90:	b	4051f0 <ferror@plt+0x3570>
  404e94:	cbz	w22, 4051f0 <ferror@plt+0x3570>
  404e98:	cbz	w26, 404ea8 <ferror@plt+0x3228>
  404e9c:	ldp	x0, x1, [x29, #-40]
  404ea0:	bl	405218 <ferror@plt+0x3598>
  404ea4:	cbnz	w0, 404fb4 <ferror@plt+0x3334>
  404ea8:	adrp	x28, 417000 <ferror@plt+0x15380>
  404eac:	ldr	w8, [x28, #1336]
  404eb0:	adrp	x22, 417000 <ferror@plt+0x15380>
  404eb4:	str	w27, [sp, #20]
  404eb8:	cbnz	w8, 404f40 <ferror@plt+0x32c0>
  404ebc:	ldr	x8, [x22, #1200]
  404ec0:	adrp	x9, 417000 <ferror@plt+0x15380>
  404ec4:	add	x9, x9, #0x4b8
  404ec8:	ldr	x8, [x8]
  404ecc:	cmp	x8, x9
  404ed0:	b.ne	404f04 <ferror@plt+0x3284>  // b.any
  404ed4:	b	404f40 <ferror@plt+0x32c0>
  404ed8:	add	x1, sp, #0x18
  404edc:	mov	x0, x21
  404ee0:	bl	405350 <ferror@plt+0x36d0>
  404ee4:	cbz	w0, 404ef0 <ferror@plt+0x3270>
  404ee8:	orr	w2, w23, #0x600
  404eec:	b	404df8 <ferror@plt+0x3178>
  404ef0:	ldp	x8, x9, [sp, #24]
  404ef4:	mov	w26, #0x1                   	// #1
  404ef8:	mov	w23, w27
  404efc:	stp	x8, x9, [x29, #-40]
  404f00:	b	404e60 <ferror@plt+0x31e0>
  404f04:	ldr	x8, [x22, #1200]
  404f08:	ldr	x8, [x8]
  404f0c:	str	x8, [x22, #1200]
  404f10:	ldr	x0, [x8, #32]
  404f14:	bl	401b30 <telldir@plt>
  404f18:	ldr	x9, [x22, #1200]
  404f1c:	ldr	x8, [x9, #32]
  404f20:	str	x0, [x9, #40]
  404f24:	mov	x0, x8
  404f28:	bl	401a30 <closedir@plt>
  404f2c:	ldr	x8, [x22, #1200]
  404f30:	str	xzr, [x8, #32]
  404f34:	ldr	w8, [x28, #1336]
  404f38:	add	w8, w8, #0x1
  404f3c:	str	w8, [x28, #1336]
  404f40:	mov	x0, x21
  404f44:	bl	4018c0 <opendir@plt>
  404f48:	stur	x0, [x29, #-24]
  404f4c:	cbnz	x0, 404fc0 <ferror@plt+0x3340>
  404f50:	bl	401bf0 <__errno_location@plt>
  404f54:	ldr	w9, [x0]
  404f58:	cmp	w9, #0x17
  404f5c:	b.ne	404f80 <ferror@plt+0x3300>  // b.any
  404f60:	ldr	x8, [x22, #1200]
  404f64:	adrp	x10, 417000 <ferror@plt+0x15380>
  404f68:	add	x10, x10, #0x4b8
  404f6c:	ldr	x8, [x8]
  404f70:	cmp	x8, x10
  404f74:	b.eq	404f80 <ferror@plt+0x3300>  // b.none
  404f78:	str	wzr, [x28, #1336]
  404f7c:	b	404f04 <ferror@plt+0x3284>
  404f80:	cmp	w9, #0x2
  404f84:	mov	w8, #0x1                   	// #1
  404f88:	b.eq	405164 <ferror@plt+0x34e4>  // b.none
  404f8c:	ldr	w27, [sp, #20]
  404f90:	cmp	w9, #0x14
  404f94:	mov	w25, w27
  404f98:	b.eq	4051ec <ferror@plt+0x356c>  // b.none
  404f9c:	orr	w2, w23, #0x400
  404fa0:	mov	x0, x21
  404fa4:	mov	x1, xzr
  404fa8:	mov	x3, x20
  404fac:	blr	x19
  404fb0:	add	w27, w0, w27
  404fb4:	mov	w8, #0x1                   	// #1
  404fb8:	mov	w25, w27
  404fbc:	b	4051ec <ferror@plt+0x356c>
  404fc0:	cbz	w26, 405170 <ferror@plt+0x34f0>
  404fc4:	adrp	x8, 417000 <ferror@plt+0x15380>
  404fc8:	add	x8, x8, #0x4b8
  404fcc:	ldr	x9, [x8, #8]
  404fd0:	sub	x10, x29, #0x38
  404fd4:	str	x10, [x8, #8]
  404fd8:	stp	x8, x9, [x29, #-56]
  404fdc:	str	x10, [x9]
  404fe0:	ldr	w8, [x28, #1336]
  404fe4:	ldur	x0, [x29, #-24]
  404fe8:	sub	w8, w8, #0x1
  404fec:	str	w8, [x28, #1336]
  404ff0:	bl	4019e0 <readdir@plt>
  404ff4:	cbz	x0, 405194 <ferror@plt+0x3514>
  404ff8:	add	w8, w25, #0x1
  404ffc:	adrp	x26, 405000 <ferror@plt+0x3380>
  405000:	str	w8, [sp, #12]
  405004:	orr	w8, w23, #0x400
  405008:	add	x26, x26, #0xc1b
  40500c:	str	w8, [sp, #16]
  405010:	add	x27, x0, #0x13
  405014:	mov	x0, x27
  405018:	mov	x1, x26
  40501c:	bl	401ac0 <strcmp@plt>
  405020:	cbz	w0, 405090 <ferror@plt+0x3410>
  405024:	adrp	x1, 405000 <ferror@plt+0x3380>
  405028:	mov	x0, x27
  40502c:	add	x1, x1, #0xc1a
  405030:	bl	401ac0 <strcmp@plt>
  405034:	cbz	w0, 405090 <ferror@plt+0x3410>
  405038:	mov	x0, x21
  40503c:	bl	401840 <strlen@plt>
  405040:	mov	x26, x0
  405044:	mov	x0, x27
  405048:	bl	401840 <strlen@plt>
  40504c:	add	x8, x26, x0
  405050:	add	x8, x8, #0x1
  405054:	cmp	x8, #0x1, lsl #12
  405058:	b.cc	405098 <ferror@plt+0x3418>  // b.lo, b.ul, b.last
  40505c:	bl	401bf0 <__errno_location@plt>
  405060:	ldr	w2, [sp, #16]
  405064:	mov	w8, #0x24                  	// #36
  405068:	str	w8, [x0]
  40506c:	mov	x0, x21
  405070:	mov	x1, xzr
  405074:	mov	x3, x20
  405078:	blr	x19
  40507c:	ldr	w8, [sp, #20]
  405080:	add	w8, w0, w8
  405084:	str	w8, [sp, #20]
  405088:	mov	w8, #0x4                   	// #4
  40508c:	b	405140 <ferror@plt+0x34c0>
  405090:	mov	w8, #0x4                   	// #4
  405094:	b	405148 <ferror@plt+0x34c8>
  405098:	add	x26, x21, x26
  40509c:	mov	x0, x26
  4050a0:	mov	w8, #0x2f                  	// #47
  4050a4:	strb	w8, [x0], #1
  4050a8:	mov	x1, x27
  4050ac:	bl	401b50 <strcpy@plt>
  4050b0:	ldr	w4, [sp, #12]
  4050b4:	mov	x0, x21
  4050b8:	mov	w1, w24
  4050bc:	mov	x2, x19
  4050c0:	mov	x3, x20
  4050c4:	bl	404d7c <ferror@plt+0x30fc>
  4050c8:	strb	wzr, [x26]
  4050cc:	ldr	w10, [sp, #20]
  4050d0:	ldur	x9, [x29, #-24]
  4050d4:	add	w10, w0, w10
  4050d8:	str	w10, [sp, #20]
  4050dc:	cbz	x9, 4050e8 <ferror@plt+0x3468>
  4050e0:	mov	w8, wzr
  4050e4:	b	405140 <ferror@plt+0x34c0>
  4050e8:	mov	x0, x21
  4050ec:	bl	4018c0 <opendir@plt>
  4050f0:	stur	x0, [x29, #-24]
  4050f4:	cbz	x0, 405120 <ferror@plt+0x34a0>
  4050f8:	ldur	x1, [x29, #-16]
  4050fc:	bl	4019c0 <seekdir@plt>
  405100:	ldr	x9, [x22, #1200]
  405104:	ldr	w10, [x28, #1336]
  405108:	mov	w8, wzr
  40510c:	ldr	x9, [x9, #8]
  405110:	sub	w10, w10, #0x1
  405114:	str	w10, [x28, #1336]
  405118:	str	x9, [x22, #1200]
  40511c:	b	405140 <ferror@plt+0x34c0>
  405120:	ldr	w2, [sp, #16]
  405124:	mov	x0, x21
  405128:	mov	x1, xzr
  40512c:	mov	x3, x20
  405130:	blr	x19
  405134:	ldr	w8, [sp, #20]
  405138:	add	w25, w0, w8
  40513c:	mov	w8, #0x1                   	// #1
  405140:	adrp	x26, 405000 <ferror@plt+0x3380>
  405144:	add	x26, x26, #0xc1b
  405148:	orr	w9, w8, #0x4
  40514c:	cmp	w9, #0x4
  405150:	b.ne	4051e8 <ferror@plt+0x3568>  // b.any
  405154:	ldur	x0, [x29, #-24]
  405158:	bl	4019e0 <readdir@plt>
  40515c:	cbnz	x0, 405010 <ferror@plt+0x3390>
  405160:	b	405194 <ferror@plt+0x3514>
  405164:	ldr	w27, [sp, #20]
  405168:	mov	w25, w27
  40516c:	b	4051ec <ferror@plt+0x356c>
  405170:	add	x1, sp, #0x18
  405174:	mov	x0, x21
  405178:	bl	405350 <ferror@plt+0x36d0>
  40517c:	cbnz	w0, 405190 <ferror@plt+0x3510>
  405180:	ldp	x0, x1, [sp, #24]
  405184:	stp	x0, x1, [x29, #-40]
  405188:	bl	405218 <ferror@plt+0x3598>
  40518c:	cbz	w0, 404fc4 <ferror@plt+0x3344>
  405190:	b	4051b0 <ferror@plt+0x3530>
  405194:	ldp	x9, x8, [x29, #-56]
  405198:	str	x8, [x9, #8]
  40519c:	ldur	x8, [x29, #-48]
  4051a0:	str	x9, [x8]
  4051a4:	ldr	w8, [x28, #1336]
  4051a8:	add	w8, w8, #0x1
  4051ac:	str	w8, [x28, #1336]
  4051b0:	ldur	x0, [x29, #-24]
  4051b4:	bl	401a30 <closedir@plt>
  4051b8:	ldr	w27, [sp, #20]
  4051bc:	cbz	w0, 4051e0 <ferror@plt+0x3560>
  4051c0:	orr	w2, w23, #0x400
  4051c4:	mov	x0, x21
  4051c8:	mov	x1, xzr
  4051cc:	mov	x3, x20
  4051d0:	blr	x19
  4051d4:	mov	w8, wzr
  4051d8:	add	w27, w0, w27
  4051dc:	b	4051ec <ferror@plt+0x356c>
  4051e0:	mov	w8, wzr
  4051e4:	b	4051ec <ferror@plt+0x356c>
  4051e8:	ldr	w27, [sp, #20]
  4051ec:	cbnz	w8, 4051f4 <ferror@plt+0x3574>
  4051f0:	mov	w25, w27
  4051f4:	mov	w0, w25
  4051f8:	ldp	x20, x19, [sp, #288]
  4051fc:	ldp	x22, x21, [sp, #272]
  405200:	ldp	x24, x23, [sp, #256]
  405204:	ldp	x26, x25, [sp, #240]
  405208:	ldp	x28, x27, [sp, #224]
  40520c:	ldp	x29, x30, [sp, #208]
  405210:	add	sp, sp, #0x130
  405214:	ret
  405218:	adrp	x8, 417000 <ferror@plt+0x15380>
  40521c:	add	x8, x8, #0x4b8
  405220:	ldr	x9, [x8, #8]
  405224:	b	40522c <ferror@plt+0x35ac>
  405228:	ldr	x9, [x9, #8]
  40522c:	cmp	x9, x8
  405230:	b.eq	405254 <ferror@plt+0x35d4>  // b.none
  405234:	ldr	x10, [x9, #16]
  405238:	cmp	x10, x0
  40523c:	b.ne	405228 <ferror@plt+0x35a8>  // b.any
  405240:	ldr	x10, [x9, #24]
  405244:	cmp	x10, x1
  405248:	b.ne	405228 <ferror@plt+0x35a8>  // b.any
  40524c:	mov	w0, #0x1                   	// #1
  405250:	ret
  405254:	mov	w0, wzr
  405258:	ret
  40525c:	stp	x29, x30, [sp, #-48]!
  405260:	stp	x20, x19, [sp, #32]
  405264:	ldr	x8, [x1]
  405268:	str	x21, [sp, #16]
  40526c:	mov	x29, sp
  405270:	cmp	x8, x2
  405274:	b.cs	4052ac <ferror@plt+0x362c>  // b.hs, b.nlast
  405278:	mov	x20, x0
  40527c:	ldr	x0, [x0]
  405280:	add	x8, x2, #0xff
  405284:	and	x21, x8, #0xffffffffffffff00
  405288:	mov	x19, x1
  40528c:	mov	x1, x21
  405290:	bl	4019f0 <realloc@plt>
  405294:	cbz	x0, 4052b4 <ferror@plt+0x3634>
  405298:	mov	x8, x0
  40529c:	mov	w0, wzr
  4052a0:	str	x8, [x20]
  4052a4:	str	x21, [x19]
  4052a8:	b	4052b8 <ferror@plt+0x3638>
  4052ac:	mov	w0, wzr
  4052b0:	b	4052b8 <ferror@plt+0x3638>
  4052b4:	mov	w0, #0x1                   	// #1
  4052b8:	ldp	x20, x19, [sp, #32]
  4052bc:	ldr	x21, [sp, #16]
  4052c0:	ldp	x29, x30, [sp], #48
  4052c4:	ret
  4052c8:	stp	x29, x30, [sp, #-64]!
  4052cc:	mov	x29, sp
  4052d0:	stp	x19, x20, [sp, #16]
  4052d4:	adrp	x20, 416000 <ferror@plt+0x14380>
  4052d8:	add	x20, x20, #0xdd0
  4052dc:	stp	x21, x22, [sp, #32]
  4052e0:	adrp	x21, 416000 <ferror@plt+0x14380>
  4052e4:	add	x21, x21, #0xdc8
  4052e8:	sub	x20, x20, x21
  4052ec:	mov	w22, w0
  4052f0:	stp	x23, x24, [sp, #48]
  4052f4:	mov	x23, x1
  4052f8:	mov	x24, x2
  4052fc:	bl	4017e8 <memcpy@plt-0x38>
  405300:	cmp	xzr, x20, asr #3
  405304:	b.eq	405330 <ferror@plt+0x36b0>  // b.none
  405308:	asr	x20, x20, #3
  40530c:	mov	x19, #0x0                   	// #0
  405310:	ldr	x3, [x21, x19, lsl #3]
  405314:	mov	x2, x24
  405318:	add	x19, x19, #0x1
  40531c:	mov	x1, x23
  405320:	mov	w0, w22
  405324:	blr	x3
  405328:	cmp	x20, x19
  40532c:	b.ne	405310 <ferror@plt+0x3690>  // b.any
  405330:	ldp	x19, x20, [sp, #16]
  405334:	ldp	x21, x22, [sp, #32]
  405338:	ldp	x23, x24, [sp, #48]
  40533c:	ldp	x29, x30, [sp], #64
  405340:	ret
  405344:	nop
  405348:	ret
  40534c:	nop
  405350:	mov	x2, x1
  405354:	mov	x1, x0
  405358:	mov	w0, #0x0                   	// #0
  40535c:	b	401c10 <__xstat@plt>
  405360:	mov	x2, x1
  405364:	mov	x1, x0
  405368:	mov	w0, #0x0                   	// #0
  40536c:	b	401b80 <__lxstat@plt>

Disassembly of section .fini:

0000000000405370 <.fini>:
  405370:	stp	x29, x30, [sp, #-16]!
  405374:	mov	x29, sp
  405378:	ldp	x29, x30, [sp], #16
  40537c:	ret
