<stg><name>qp_interface</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i168 %s_axis_qp_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
entry:14 %qp_fsmState_load = load i1 %qp_fsmState

]]></Node>
<StgValue><ssdm name="qp_fsmState_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:15 %br_ln1919 = br i1 %qp_fsmState_load, void %sw.bb.i, void %sw.bb1.i

]]></Node>
<StgValue><ssdm name="br_ln1919"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="168" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i168P128A, i168 %s_axis_qp_interface, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln1922 = br i1 %tmp_i, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln1922"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_axis_qp_interface_read = read i168 @_ssdm_op_Read.axis.volatile.i168P128A, i168 %s_axis_qp_interface

]]></Node>
<StgValue><ssdm name="s_axis_qp_interface_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="168">
<![CDATA[
if.then.i:1 %trunc_ln1924 = trunc i168 %s_axis_qp_interface_read

]]></Node>
<StgValue><ssdm name="trunc_ln1924"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="168" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %trunc_ln1924_5 = partselect i24 @_ssdm_op_PartSelect.i24.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 80, i32 103

]]></Node>
<StgValue><ssdm name="trunc_ln1924_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="168" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %trunc_ln1924_6 = partselect i16 @_ssdm_op_PartSelect.i16.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 104, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln1924_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="168" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %trunc_ln1924_8 = partselect i24 @_ssdm_op_PartSelect.i24.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 56, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln1924_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="168" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %qpn_V_cast_i = partselect i16 @_ssdm_op_PartSelect.i16.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="qpn_V_cast_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %store_ln1924 = store i32 %trunc_ln1924, i32 %context_newState

]]></Node>
<StgValue><ssdm name="store_ln1924"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:7 %store_ln1924 = store i16 %qpn_V_cast_i, i16 %context_qp_num_V

]]></Node>
<StgValue><ssdm name="store_ln1924"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i:8 %store_ln1924 = store i24 %trunc_ln1924_8, i24 %context_remote_psn_V

]]></Node>
<StgValue><ssdm name="store_ln1924"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i:9 %store_ln1924 = store i24 %trunc_ln1924_5, i24 %context_local_psn_V

]]></Node>
<StgValue><ssdm name="store_ln1924"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:10 %store_ln1924 = store i16 %trunc_ln1924_6, i16 %context_r_key_V

]]></Node>
<StgValue><ssdm name="store_ln1924"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.i:14 %store_ln0 = store i1 1, i1 %qp_fsmState

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln1928 = br void %qp_interface.exit

]]></Node>
<StgValue><ssdm name="br_ln1928"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="123" op_2_bw="32">
<![CDATA[
sw.bb1.i:0 %tmp_i_249 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i123P0A, i123 %stateTable2qpi_rsp, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_249"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb1.i:1 %br_ln1930 = br i1 %tmp_i_249, void %if.end11.i, void %if.then3.i

]]></Node>
<StgValue><ssdm name="br_ln1930"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="123" op_0_bw="123" op_1_bw="123" op_2_bw="0">
<![CDATA[
if.then3.i:0 %p_05 = read i123 @_ssdm_op_Read.ap_fifo.volatile.i123P0A, i123 %stateTable2qpi_rsp

]]></Node>
<StgValue><ssdm name="p_05"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then3.i:11 %store_ln0 = store i1 0, i1 %qp_fsmState

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i:0 %br_ln1938 = br void %qp_interface.exit

]]></Node>
<StgValue><ssdm name="br_ln1938"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
if.then.i:11 %or_ln_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 0, i16 %qpn_V_cast_i

]]></Node>
<StgValue><ssdm name="or_ln_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="97" op_0_bw="17">
<![CDATA[
if.then.i:12 %zext_ln1925 = zext i17 %or_ln_i

]]></Node>
<StgValue><ssdm name="zext_ln1925"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="97">
<![CDATA[
if.then.i:13 %write_ln1925 = write void @_ssdm_op_Write.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req, i97 %zext_ln1925

]]></Node>
<StgValue><ssdm name="write_ln1925"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:15 %br_ln1927 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln1927"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16">
<![CDATA[
if.then3.i:1 %context_qp_num_V_load = load i16 %context_qp_num_V

]]></Node>
<StgValue><ssdm name="context_qp_num_V_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
if.then3.i:2 %context_newState_load = load i32 %context_newState

]]></Node>
<StgValue><ssdm name="context_newState_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24">
<![CDATA[
if.then3.i:3 %context_remote_psn_V_load = load i24 %context_remote_psn_V

]]></Node>
<StgValue><ssdm name="context_remote_psn_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24">
<![CDATA[
if.then3.i:4 %context_local_psn_V_load = load i24 %context_local_psn_V

]]></Node>
<StgValue><ssdm name="context_local_psn_V_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="97" op_0_bw="97" op_1_bw="1" op_2_bw="24" op_3_bw="24" op_4_bw="32" op_5_bw="16">
<![CDATA[
if.then3.i:5 %p_03 = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i24.i24.i32.i16, i1 1, i24 %context_local_psn_V_load, i24 %context_remote_psn_V_load, i32 %context_newState_load, i16 %context_qp_num_V_load

]]></Node>
<StgValue><ssdm name="p_03"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="97">
<![CDATA[
if.then3.i:6 %write_ln1934 = write void @_ssdm_op_Write.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req, i97 %p_03

]]></Node>
<StgValue><ssdm name="write_ln1934"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16">
<![CDATA[
if.then3.i:7 %context_r_key_V_load = load i16 %context_r_key_V

]]></Node>
<StgValue><ssdm name="context_r_key_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then3.i:8 %tmp_113_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %context_r_key_V_load, i16 %context_qp_num_V_load

]]></Node>
<StgValue><ssdm name="tmp_113_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="32">
<![CDATA[
if.then3.i:9 %zext_ln1935 = zext i32 %tmp_113_i

]]></Node>
<StgValue><ssdm name="zext_ln1935"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then3.i:10 %write_ln1935 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %if2msnTable_init, i48 %zext_ln1935

]]></Node>
<StgValue><ssdm name="write_ln1935"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="qp_fsmState_load" val="1"/>
<literal name="tmp_i_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i:12 %br_ln1937 = br void %if.end11.i

]]></Node>
<StgValue><ssdm name="br_ln1937"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
qp_interface.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
