INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sources_1/imports/lab1/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.srcs/sim_1/imports/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ViVado/CA_Lab/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
