Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 31 14:53:03 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_loop_methodology_drc_routed.rpt -pb hdmi_loop_methodology_drc_routed.pb -rpx hdmi_loop_methodology_drc_routed.rpx
| Design       : hdmi_loop
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 115
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check                              | 41         |
| SYNTH-12  | Warning  | DSP input not registered                               | 1          |
| SYNTH-13  | Warning  | combinational multiplier                               | 7          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-16 | Warning  | Large setup violation                                  | 9          |
| TIMING-18 | Warning  | Missing input or output delay                          | 29         |
| TIMING-20 | Warning  | Non-clocked latch                                      | 24         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1 input pin overlay_m1/color_b_temp1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP overlay_m1/color_b_temp1__0 input pin overlay_m1/color_b_temp1__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1 input pin overlay_m1/color_g_temp1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP overlay_m1/color_g_temp1__0 input pin overlay_m1/color_g_temp1__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP overlay_m1/color_r_temp1 input pin overlay_m1/color_r_temp1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP plot_m1/addrb1 input pin plot_m1/addrb1/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance overlay_m1/color_r_temp1 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance overlay_m1/color_b_temp1.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance overlay_m1/color_b_temp1__0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance overlay_m1/color_g_temp1.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance overlay_m1/color_g_temp1__0.
Related violations: <none>

SYNTH-13#5 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance plot_m1/addrb1.
Related violations: <none>

SYNTH-13#6 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance plot_m1/distance_sq.
Related violations: <none>

SYNTH-13#7 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance plot_m1/distance_sq0.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[8]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[10]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[22]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[21]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[17]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[13]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[14]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[7]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK (clocked by vin1_clk) and overlay_m1/v_data_reg[23]/D (clocked by vin1_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) VIRTUAL_clk_out1_sys_pll
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) VIRTUAL_clk_out1_sys_pll
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on vout1_data[10] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on vout1_data[11] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on vout1_data[16] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on vout1_data[17] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on vout1_data[18] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on vout1_data[19] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on vout1_data[20] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on vout1_data[21] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on vout1_data[22] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on vout1_data[23] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on vout1_data[28] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on vout1_data[29] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vout1_data[30] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on vout1_data[31] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on vout1_data[32] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on vout1_data[33] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on vout1_data[34] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on vout1_data[35] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on vout1_data[4] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on vout1_data[5] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on vout1_data[6] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on vout1_data[7] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on vout1_data[8] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on vout1_data[9] relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on vout1_de relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on vout1_hs relative to clock(s) vin1_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on vout1_vs relative to clock(s) vin1_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][0]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][10]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][11]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][1]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][2]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][3]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][4]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][5]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][6]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][7]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][8]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch plot_m1/scale_p/x_reg[0][9]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/x_reg[0][9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][0]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][10]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][11]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][1]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][2]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][3]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][4]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][5]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][6]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][7]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][8]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch plot_m1/scale_p/y_reg[0][9]_LDC cannot be properly analyzed as its control pin plot_m1/scale_p/y_reg[0][9]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name sys_clk_p -waveform {0.000 2.500} [get_ports sys_clk_p] (Source: C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc (Line: 9))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: c:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/ip/sys_pll_1/sys_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name sys_clk_p -waveform {0.000 2.500} [get_ports sys_clk_p] (Source: C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc (Line: 9))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: c:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/ip/sys_pll_1/sys_pll.xdc (Line: 56))
Related violations: <none>


