
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'111100011101111101100011101001011110011111100011101010101001 0'
T'111100111011111000110000110011000000011111100010001001010010 1'
T'101111000111100010001000000100110111101101111110010110111101 1'
T'001111111010001111001100011101011011111010110001101010011001 1'
T'011101000100010101100001111110110110100100001001010000110111 1'
T'000110011010100111001110110011011011011111000010110001110100 1'
T'111111000101100111111110100001100001101100010000111100100100 1'
T'101010011100110110001010111011010101111111000001000001000101 1'
T'111010001100001101111011010110110011101110111001010110101111 1'
T'101000010101000011000100001101110100100100000000010101100000 1'
T'110010000011001100100100100011111100110101011110100111001110 1'
T'111111000100101001010000111100100000110000010100001001110000 1'
T'111110000010010011011011101010011110110010001001110111011010 1'
T'011110000100100100110011001101000001101000010100111100001011 1'
T'111101110100100011111001001000011011110000100101010011111000 1'
T'111010100100010110011110000110100101101101101110101011011000 1'
T'111000111001111001111101100011111001010111000101100011101100 1'
T'011010001011000001000100101001111111011110110100001011101000 1'
T'011110000010000101001100110011111000100001000010100110101110 1'
T'111010111110000110001001010111000001011100111101100011011010 1'
T'100000011010110110001100010110000101001100001100010011100000 0'
T'011111111111011100000101011011010000001101110001110101110110 1'
T'011011101010010110010001100110000000010000100011000001110101 1'
T'110111111101001111010010000100010001000101001110100111111111 1'
T'101010111011001110010011010110011011001101100010000101001000 1'
T'111110111010111101101010010001110011001101000101010011010010 1'
T'101010110010101111001100110010101100010011001110000010010111 1'
T'100011110000001000001001010100001101100101001111011111001011 1'
T'000110010011001100101011011100001001010010111111101100001111 0'
T'101110101110000110101101100111001010010101101111011111101011 1'
T'011100011111110101111000111000000001110111000001110001010111 0'
T'011111110011100110011110011001010101100001100100101110111001 1'
T'110001110110001011011110100010001111011000011110101010010010 0'
T'001011110000101010111111111000100000001101110011111000011111 0'
T'110001110100001101011100110101101000010100101011010101100110 0'
T'101110110011111111011001011100001001111111001100101001011101 0'
T'111111011011010100010111100101101001101101110100000101001100 1'
T'011001100001001111010010001100010100010000100011110101000110 0'
T'111101111111110110001000101101000101011101010010010110110101 0'
T'001111100111110111010101100111010110101001100111010000000010 0'
T'011110001110101101000001100000001001100101010001110101111010 1'
T'110010001010110101111000111111100011111101001001110101101110 1'
T'011110111111010001110000110001011011100101111011000101001010 1'
T'111111111011100110110111000000000000010101110000101011010100 1'
T'111011011110000110110001110000011100010100000000111011100100 1'
T'010101011011111100110011111001101001010010000110000100110101 1'
T'110110000011001000101001110101011010111011100100110011100100 0'
T'000111011001010001110011100000001010110111110110010011010100 1'
T'100111101011010110000000110010111111110111110010000011001010 1'
T'110010010010110100001111110011100000101110010110100100010111 0'
T'010000011011111010001001100110111000100010000010100100011110 1'
T'101011100011101101001011011001110010000111110110110011010110 0'
T'010000010011010111101100011000111000011111011010100000111101 1'
T'001001111011111010001101011100001101000110011100100000010111 1'
T'110111011100011110101001000101010011100111001110110101001001 1'
T'011001010111100110011100100011011110010111101011110000010011 1'
T'011111111000011101111100100001010010100001001011001011011001 1'
T'101110011101110101111011110011011010110001110001000101001000 0'
T'111011111011000010100101101100110101000110101001010000100011 0'
T'000110010010111111000101010010101100110101100101110000000000 1'
T'011001011010010011011011110101000111000111010111010000000001 1'
T'001110001000010100000110001110011000110000010111110000110101 1'
T'111010011010010101010100100010000001010010101101010101000101 1'
T'100111011011110100011111010000110101001101010111100101011000 1'
T'101110111010101010010100111010110110100111000100001101010110 1'
T'010011011110011111010010110100111001011100111101110001011010 1'
T'100111011110011001010000101100000010101101001011010011100010 1'
T'101110001010101110000111010001000010000100100010000111101100 1'
T'010110111010011101111000111001011110101101111100000110001010 1'
T'010111001010110000100101100000001111100111111101110110101010 1'
T'011010011111101101001000001101001010111110111110110101011010 1'
T'000111011011011111100000111000001000000110100100010110011000 1'
T'100110001111010000111000000100011100010110110110001010010100 1'
T'101110011011011010110010000100000010110101000010100010000010 1'
T'100011111110010110101100000000101110110101000001001011000100 1'
T'011111011010001010011011100010100110010100110001100011011100 1'
T'100010011111101101011001101010010011100100010001000101100010 1'
T'100110001010110001011101001100011001010100101010000010000100 0'
T'000011101011101010101010000110001101001111101010000000110100 0'
T'010101110011100001100010010010110011100011111010100100000000 1'
T'011111011110100100100101100000110101000111011010110000100010 0'
T'010111011000110111111011110100110001001010111011000100000010 0'
T'101010000001111001010011001110001010100111111101010000100000 1'
T'001111110101110101011000100000000111011100001111000000110100 0'
T'100111101111011001111111010010010100011100111100100111110101 1'
T'111001000001111111100100000101110010101011001011010000110001 1'
T'000101001000111100010010000010000000010101000111100100100010 0'
T'100110111010111100111010010001110010010101000011010011100000 1'
T'110111101111000110111010111111110011000101001100010111011100 1'
T'100111101010000111001011000000011011111100010101100101010000 1'
T'010011111011100101100001110110010001000101111111000001111100 1'
T'001110110101100111101100101011011001111000101001110110100010 1'
T'011110001011111000000001100111011001001101001001110001100100 1'
T'010110111110111111011001101011001000101101011000110101001100 1'
T'100010011110111100011011100000111101011100100110100011100010 1'
T'100110101010011010010111110000000110001101001101000101011111 1'
T'101111111011111110000100111011111111110110010101000011001000 1'
T'000110111110011100011010111001100111111101000000110111101000 1'
T'110010101111011000000101000100110011001101101001110001100100 1'
T'101011000011100000011011011101010000110101110010001111111011 0'
T'111101011011000110000011000011000011000001110011010111111010 1'
T'000010111010110101100011101001000110001100111101000010001100 1'
T'101111011010111001100000011000011101001110111111101110100000 1'
T'100110001111001110010100100111101011101101001110010001010010 1'
T'011110011011101001010110100000101110110100100100000001000100 1'
T'111110100001110011010010010101001001010001011110010110100110 1'
T'011110001010110111010000111001101011010111001110100010001110 1'
T'010101101110110010110001011000110101011100001111001110010110 1'
T'110010010111110111111101000111000011010111001000110001001110 1'
T'110110011100001110110110000011000001001000010100100111010100 1'
T'000110100011100010111010010101111111100100101000110001011110 0'
T'111110001010110000110011010101010110100101101001001010001000 0'
T'000100100001110101111100010110001000111100110111010111100010 0'
T'000000110010101100011110010101111100001101010110000010110001 0'
T'001101011000110011010110010001110010100001101110001000001101 0'
T'011100011000110100110100010011111100111101111101011100001001 1'
T'010110111110101011010111101100000111000010110100011000111101 0'
T'000111101001110100011101101111001000110110000110011000011001 0'
T'110100010100001100110100000010110011011010001000011100101010 1'
T'000111110100101100111000000011011100010000001010101100000001 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 120
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1003
#total gate fault coverage = 47.67%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 997
#equivalent gate fault coverage = 49.80%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 0.6s 0.6s
