/*
 * amsung EXYNOS FIMC-IS2 (Imaging Subsystem) driver
 *
 *  Copyright (C) 2015 Samsung Electronics Co., Ltd.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#ifndef FIMC_IS_SFR_MCSC_V122_123_H
#define FIMC_IS_SFR_MCSC_V122_123_H

#include "fimc-is-hw-api-common.h"

enum fimc_is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,
	MCSC_HWFC_MODE_REGION_A_PORT,
};

enum fimc_is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420,
};

enum fimc_is_mcsc_reg_name {
	MCSC_R_SC_GCTRL_0,
	MCSC_R_TRIGGER_CTRL_0,
	MCSC_R_READ_SHADOW_REG_CTRL,
	MCSC_R_STOP_REQ_POST_EN_CTRL_0,
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_SC_RESET_CTRL_0,
	MCSC_R_I_FORMATTER_0_CLK_GATE_CTRL,
	MCSC_R_POLY_SC0_CLK_GATE_CTRL,
	MCSC_R_POST_CHAIN0_CLK_GATE_CTRL,
	MCSC_R_INPUT_SRC0_CTRL,
	MCSC_R_POLY_SC0_IMG_SIZE,
	MCSC_R_POLY_SC0_FIFO_STATUS,
	MCSC_R_POLY_SC0_P0_CTRL,
	MCSC_R_POLY_SC0_P0_SRC_POS,
	MCSC_R_POLY_SC0_P0_SRC_SIZE,
	MCSC_R_POLY_SC0_P0_DST_SIZE,
	MCSC_R_POLY_SC0_P0_H_RATIO,
	MCSC_R_POLY_SC0_P0_V_RATIO,
	MCSC_R_POLY_SC0_P0_H_INIT_PHASE_OFFSET,
	MCSC_R_POLY_SC0_P0_V_INIT_PHASE_OFFSET,
	MCSC_R_POLY_SC0_P0_ROUND_MODE,
	MCSC_R_POLY_SC0_P0_COEFF_CTRL,
	MCSC_R_POST_CHAIN0_POST_SC_CTRL,
	MCSC_R_POST_CHAIN0_POST_SC_IMG_SIZE,
	MCSC_R_POST_CHAIN0_POST_SC_DST_SIZE,
	MCSC_R_POST_CHAIN0_POST_SC_H_RATIO,
	MCSC_R_POST_CHAIN0_POST_SC_V_RATIO,
	MCSC_R_POST_CHAIN0_CONV420_CTRL,
	MCSC_R_POST_CHAIN0_BCHS_CTRL,
	MCSC_R_POST_CHAIN0_BCHS_BC,
	MCSC_R_POST_CHAIN0_BCHS_HS1,
	MCSC_R_POST_CHAIN0_BCHS_HS2,
	MCSC_R_POST_CHAIN0_BCHS_CLAMP,
	MCSC_R_POST_CHAIN0_DMA_OUT_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER__RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_INPUT_STATUS_0,
	MCSC_R_SCALER_INTERRUPT_MASK_0,
	MCSC_R_SCALER_INTERRUPT_0,
	MCSC_R_SCALER_VERSION,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_RDMA_DATA_FORMAT,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_RDMA_SWAP_TABLE,
	MCSC_R_WDMA0_SWAP_TABLE,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_RDMA_CLK_EN,
	MCSC_R_WDMA0_CLK_EN,
	MCSC_R_RDMA_CLK_GATE_DISABLE,
	MCSC_R_RDMA_BASE_ADDR00,
	MCSC_R_RDMA_BASE_ADDR01,
	MCSC_R_RDMA_BASE_ADDR02,
	MCSC_R_RDMA_BASE_ADDR03,
	MCSC_R_RDMA_BASE_ADDR04,
	MCSC_R_RDMA_BASE_ADDR05,
	MCSC_R_RDMA_BASE_ADDR06,
	MCSC_R_RDMA_BASE_ADDR07,
	MCSC_R_RDMA_BASE_ADDR10,
	MCSC_R_RDMA_BASE_ADDR11,
	MCSC_R_RDMA_BASE_ADDR12,
	MCSC_R_RDMA_BASE_ADDR13,
	MCSC_R_RDMA_BASE_ADDR14,
	MCSC_R_RDMA_BASE_ADDR15,
	MCSC_R_RDMA_BASE_ADDR16,
	MCSC_R_RDMA_BASE_ADDR17,
	MCSC_R_RDMA_BASE_ADDR20,
	MCSC_R_RDMA_BASE_ADDR21,
	MCSC_R_RDMA_BASE_ADDR22,
	MCSC_R_RDMA_BASE_ADDR23,
	MCSC_R_RDMA_BASE_ADDR24,
	MCSC_R_RDMA_BASE_ADDR25,
	MCSC_R_RDMA_BASE_ADDR26,
	MCSC_R_RDMA_BASE_ADDR27,
	MCSC_R_RDMA_WIDTH,
	MCSC_R_RDMA_HEIGHT,
	MCSC_R_RDMA_STRIDE,
	MCSC_R_RDMA_BASE_ADDR_EN,
	MCSC_R_RDMA_FRAME_CNT,
	MCSC_R_WDMA0_CLK_GATE_DISABLE,
	MCSC_R_WDMA0_BASE_ADDR00,
	MCSC_R_WDMA0_BASE_ADDR01,
	MCSC_R_WDMA0_BASE_ADDR02,
	MCSC_R_WDMA0_BASE_ADDR03,
	MCSC_R_WDMA0_BASE_ADDR04,
	MCSC_R_WDMA0_BASE_ADDR05,
	MCSC_R_WDMA0_BASE_ADDR06,
	MCSC_R_WDMA0_BASE_ADDR07,
	MCSC_R_WDMA0_BASE_ADDR10,
	MCSC_R_WDMA0_BASE_ADDR11,
	MCSC_R_WDMA0_BASE_ADDR12,
	MCSC_R_WDMA0_BASE_ADDR13,
	MCSC_R_WDMA0_BASE_ADDR14,
	MCSC_R_WDMA0_BASE_ADDR15,
	MCSC_R_WDMA0_BASE_ADDR16,
	MCSC_R_WDMA0_BASE_ADDR17,
	MCSC_R_WDMA0_BASE_ADDR20,
	MCSC_R_WDMA0_BASE_ADDR21,
	MCSC_R_WDMA0_BASE_ADDR22,
	MCSC_R_WDMA0_BASE_ADDR23,
	MCSC_R_WDMA0_BASE_ADDR24,
	MCSC_R_WDMA0_BASE_ADDR25,
	MCSC_R_WDMA0_BASE_ADDR26,
	MCSC_R_WDMA0_BASE_ADDR27,
	MCSC_R_WDMA0_WIDTH,
	MCSC_R_WDMA0_HEIGHT,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA0_BASE_ADDR_EN,
	MCSC_R_WDMA0_FRAME_CNT,
	MCSC_REG_CNT
};

static const struct fimc_is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_GCTRL_0"},
	{0x0008, "TRIGGER_CTRL_0"},
	{0x0014, "READ_SHADOW_REG_CTRL"},
	{0x0018, "STOP_REQ_POST_EN_CTRL_0"},
	{0x0020, "SC_RESET_CTRL_GLOBAL"},
	{0x0024, "SC_RESET_CTRL_0"},
	{0x0030, "I_FORMATTER_0_CLK_GATE_CTRL"},
	{0x0040, "POLY_SC0_CLK_GATE_CTRL"},
	{0x0048, "POST_CHAIN0_CLK_GATE_CTRL"},
	{0x0060, "INPUT_SRC0_CTRL"},
	{0x0090, "POLY_SC0_IMG_SIZE"},
	{0x0094, "POLY_SC0_FIFO_STATUS"},
	{0x00A0, "POLY_SC0_P0_CTRL"},
	{0x00A4, "POLY_SC0_P0_SRC_POS"},
	{0x00A8, "POLY_SC0_P0_SRC_SIZE"},
	{0x00AC, "POLY_SC0_P0_DST_SIZE"},
	{0x00B0, "POLY_SC0_P0_H_RATIO"},
	{0x00B4, "POLY_SC0_P0_V_RATIO"},
	{0x00B8, "POLY_SC0_P0_H_INIT_PHASE_OFFSET"},
	{0x00BC, "POLY_SC0_P0_V_INIT_PHASE_OFFSET"},
	{0x00C0, "POLY_SC0_P0_ROUND_MODE"},
	{0x00C4, "POLY_SC0_P0_COEFF_CTRL"},
	{0x0600, "POST_CHAIN0_POST_SC_CTRL"},
	{0x0604, "POST_CHAIN0_POST_SC_IMG_SIZE"},
	{0x0608, "POST_CHAIN0_POST_SC_DST_SIZE"},
	{0x060C, "POST_CHAIN0_POST_SC_H_RATIO"},
	{0x0610, "POST_CHAIN0_POST_SC_V_RATIO"},
	{0x0620, "POST_CHAIN0_CONV420_CTRL"},
	{0x0630, "POST_CHAIN0_BCHS_CTRL"},
	{0x0634, "POST_CHAIN0_BCHS_BC"},
	{0x0638, "POST_CHAIN0_BCHS_HS1"},
	{0x063C, "POST_CHAIN0_BCHS_HS2"},
	{0x0640, "POST_CHAIN0_BCHS_CLAMP"},
	{0x0648, "POST_CHAIN0_DMA_OUT_CTRL"},
	{0x0790, "SCALER_RESET_STATUS"},
	{0x0794, "SCALER__RUNNING_STATUS"},
	{0x0798, "DMA_RUNNING_STATUS"},
	{0x079C, "SCALER_INPUT_STATUS_0"},
	{0x07A4, "SCALER_INTERRUPT_MASK_0"},
	{0x07AC, "SCALER_INTERRUPT_0"},
	{0x07B4, "SCALER_VERSION"},
	{0x0800, "HWFC_SWRESET"},
	{0x0804, "HWFC_MODE"},
	{0x0808, "HWFC_REGION_IDX_BIN"},
	{0x080C, "HWFC_REGION_IDX_GRAY"},
	{0x0810, "HWFC_CURR_REGION"},
	{0x0814, "HWFC_CONFIG_IMAGE_A"},
	{0x0818, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x081C, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x0820, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x0824, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x0828, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x082C, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x0850, "HWFC_INDEX_RESET"},
	{0x0854, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x1000, "RDMA_DATA_FORMAT"},
	{0x1004, "WDMA0_DATA_FORMAT"},
	{0x1018, "RDMA_SWAP_TABLE"},
	{0x101c, "WDMA0_SWAP_TABLE"},
	{0x1040, "WDMA0_CRC_RESULT0"},
	{0x1044, "WDMA0_CRC_RESULT1"},
	{0x1048, "WDMA0_CRC_RESULT2"},
	{0x107C, "WDMA0_FLIP_CONTROL"},
	{0x1090, "RDMA_CLK_EN"},
	{0x1094, "WDMA0_CLK_EN"},
	{0x10A8, "RDMA_CLK_GATE_DISABLE"},
	{0x1200, "RDMA_BASE_ADDR00"},
	{0x1204, "RDMA_BASE_ADDR01"},
	{0x1208, "RDMA_BASE_ADDR02"},
	{0x120C, "RDMA_BASE_ADDR03"},
	{0x1210, "RDMA_BASE_ADDR04"},
	{0x1214, "RDMA_BASE_ADDR05"},
	{0x1218, "RDMA_BASE_ADDR06"},
	{0x121C, "RDMA_BASE_ADDR07"},
	{0x1220, "RDMA_BASE_ADDR10"},
	{0x1224, "RDMA_BASE_ADDR11"},
	{0x1228, "RDMA_BASE_ADDR12"},
	{0x122C, "RDMA_BASE_ADDR13"},
	{0x1230, "RDMA_BASE_ADDR14"},
	{0x1234, "RDMA_BASE_ADDR15"},
	{0x1238, "RDMA_BASE_ADDR16"},
	{0x123C, "RDMA_BASE_ADDR17"},
	{0x1240, "RDMA_BASE_ADDR20"},
	{0x1244, "RDMA_BASE_ADDR21"},
	{0x1248, "RDMA_BASE_ADDR22"},
	{0x124C, "RDMA_BASE_ADDR23"},
	{0x1250, "RDMA_BASE_ADDR24"},
	{0x1254, "RDMA_BASE_ADDR25"},
	{0x1258, "RDMA_BASE_ADDR26"},
	{0x125C, "RDMA_BASE_ADDR27"},
	{0x1260, "RDMA_WIDTH"},
	{0x1264, "RDMA_HEIGHT"},
	{0x1268, "RDMA_STRIDE"},
	{0x126C, "RDMA_BASE_ADDR_EN"},
	{0x1270, "RDMA_FRAME_CNT"},
	{0x10AC, "WDMA0_CLK_GATE_DISABLE"},
	{0x1300, "WDMA0_BASE_ADDR00"},
	{0x1304, "WDMA0_BASE_ADDR01"},
	{0x1308, "WDMA0_BASE_ADDR02"},
	{0x130C, "WDMA0_BASE_ADDR03"},
	{0x1310, "WDMA0_BASE_ADDR04"},
	{0x1314, "WDMA0_BASE_ADDR05"},
	{0x1318, "WDMA0_BASE_ADDR06"},
	{0x131C, "WDMA0_BASE_ADDR07"},
	{0x1320, "WDMA0_BASE_ADDR10"},
	{0x1324, "WDMA0_BASE_ADDR11"},
	{0x1328, "WDMA0_BASE_ADDR12"},
	{0x132C, "WDMA0_BASE_ADDR13"},
	{0x1330, "WDMA0_BASE_ADDR14"},
	{0x1334, "WDMA0_BASE_ADDR15"},
	{0x1338, "WDMA0_BASE_ADDR16"},
	{0x133C, "WDMA0_BASE_ADDR17"},
	{0x1340, "WDMA0_BASE_ADDR20"},
	{0x1344, "WDMA0_BASE_ADDR21"},
	{0x1348, "WDMA0_BASE_ADDR22"},
	{0x134C, "WDMA0_BASE_ADDR23"},
	{0x1350, "WDMA0_BASE_ADDR24"},
	{0x1354, "WDMA0_BASE_ADDR25"},
	{0x1358, "WDMA0_BASE_ADDR26"},
	{0x135C, "WDMA0_BASE_ADDR27"},
	{0x1360, "WDMA0_WIDTH"},
	{0x1364, "WDMA0_HEIGHT"},
	{0x1368, "WDMA0_STRIDE"},
	{0x136C, "WDMA0_BASE_ADDR_EN"},
	{0x1370, "WDMA0_FRAME_CNT"},
};

enum fimc_is_mcsc_reg_field {
	MCSC_F_SCALER_ENABLE_0,
	MCSC_F_SHADOWING_DISABLE_0,
	MCSC_F_SW_TRIGGER_0,
	MCSC_F_READ_SHADOW_REG,
	MCSC_F_STOP_REQ_POST_EN_CTRL_TYPE_0,
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_PARTIAL_RESET_ENABLE_0,
	MCSC_F_SW_RESET_0,
	MCSC_F_I_FORMATTER_0_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_P0_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_POLY_SC0_FIFO_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_POST_CHAIN0_POST_SC_CLK_GATE_DISABLE,
	MCSC_F_INPUT_SRC0_FORMAT,
	MCSC_F_POLY_SC0_IMG_HSIZE,
	MCSC_F_POLY_SC0_IMG_VSIZE,
	MCSC_F_POLY_SC0_PEAK_FIFO_CNT,
	MCSC_F_POLY_SC0_CUR_FIFO_CNT,
	MCSC_F_POLY_SC0_P0_BYPASS,
	MCSC_F_POLY_SC0_P0_ENABLE,
	MCSC_F_POLY_SC0_P0_SRC_HPOS,
	MCSC_F_POLY_SC0_P0_SRC_VPOS,
	MCSC_F_POLY_SC0_P0_SRC_HSIZE,
	MCSC_F_POLY_SC0_P0_SRC_VSIZE,
	MCSC_F_POLY_SC0_P0_DST_HSIZE,
	MCSC_F_POLY_SC0_P0_DST_VSIZE,
	MCSC_F_POLY_SC0_P0_H_RATIO,
	MCSC_F_POLY_SC0_P0_V_RATIO,
	MCSC_F_POLY_SC0_P0_H_INIT_PHASE_OFFSET,
	MCSC_F_POLY_SC0_P0_V_INIT_PHASE_OFFSET,
	MCSC_F_POLY_SC0_P0_ROUND_MODE,
	MCSC_F_POLY_SC0_P0_V_COEFF_SEL,
	MCSC_F_POLY_SC0_P0_H_COEFF_SEL,
	MCSC_F_POST_CHAIN0_POST_SC_ENABLE,
	MCSC_F_POST_CHAIN0_POST_SC_IMG_HSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_IMG_VSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_DST_HSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_DST_VSIZE,
	MCSC_F_POST_CHAIN0_POST_SC_H_RATIO,
	MCSC_F_POST_CHAIN0_POST_SC_V_RATIO,
	MCSC_F_POST_CHAIN0_CONV420_ENABLE,
	MCSC_F_POST_CHAIN0_BCHS_ENABLE,
	MCSC_F_POST_CHAIN0_BCHS_YOFFSET,
	MCSC_F_POST_CHAIN0_BCHS_YGAIN,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_01,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_00,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_11,
	MCSC_F_POST_CHAIN0_BCHS_C_GAIN_10,
	MCSC_F_POST_CHAIN0_BCHS_Y_CLAMP_MAX,
	MCSC_F_POST_CHAIN0_BCHS_Y_CLAMP_MIN,
	MCSC_F_POST_CHAIN0_BCHS_C_CLAMP_MAX,
	MCSC_F_POST_CHAIN0_BCHS_C_CLAMP_MIN,
	MCSC_F_POST_CHAIN0_DMA_OUT_ENABLE,
	MCSC_F_SW_RESET_0_STATUS,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_POST_CHAIN0_BCHS_RUNNING,
	MCSC_F_POST_CHAIN0_CONV420_RUNNING,
	MCSC_F_POST_CHAIN0_POST_SC_RUNNING,
	MCSC_F_POLY_SC0_P0_RUNNING,
	MCSC_F_POLY_SC0_LB_CTRL_RUNNING,
	MCSC_F_POLY_SC0_FIFO_RUNNING,
	MCSC_F_I_FORMATTER_0_RUNNING,
	MCSC_F_SCALER_IDLE_0,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_CUR_VERTICAL_CNT_0,
	MCSC_F_CUR_HORIZONTAL_CNT_0,
	MCSC_F_SCALER_OVERFLOW_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0_MASK,
	MCSC_F_INPUT_PROTOCOL_ERR_INT_0_MASK,
	MCSC_F_SHADOW_TRIGGER_INT_0_MASK,
	MCSC_F_SHADOW_HW_TRIGGER_INT_0_MASK,
	MCSC_F_CORE_FINISH_INT_0_MASK,
	MCSC_F_WDMA_FINISH_INT_0_MASK,
	MCSC_F_FRAME_START_INT_0_MASK,
	MCSC_F_FRAME_END_INT_0_MASK,
	MCSC_F_SCALER_OVERFLOW_INT_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_INPUT_PROTOCOL_ERR_INT_0,
	MCSC_F_SHADOW_TRIGGER_INT_0,
	MCSC_F_SHADOW_HW_TRIGGER_INT_0,
	MCSC_F_CORE_FINISH_INT_0,
	MCSC_F_WDMA_FINISH_INT_0,
	MCSC_F_FRAME_START_INT_0,
	MCSC_F_FRAME_END_INT_0,
	MCSC_F_SCALER_VERSION,
	MCSC_F_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_REGION_IDX_BIN_A,
	MCSC_F_REGION_IDX_GRAY_A,
	MCSC_F_CURR_REGION_A,
	MCSC_F_FORMAT_A,
	MCSC_F_ID2_A,
	MCSC_F_ID1_A,
	MCSC_F_ID0_A,
	MCSC_F_PLANE_A,
	MCSC_F_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_RDMA_DATA_FORMAT,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_RDMA_SWAP_TABLE,
	MCSC_F_WDMA0_SWAP_TABLE,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_RDMA_CLK_EN,
	MCSC_F_WDMA0_CLK_EN,
	MCSC_F_RDMA_CLK_GATE_DISABLE,
	MCSC_F_RDMA_BASE_ADDR00,
	MCSC_F_RDMA_BASE_ADDR01,
	MCSC_F_RDMA_BASE_ADDR02,
	MCSC_F_RDMA_BASE_ADDR03,
	MCSC_F_RDMA_BASE_ADDR04,
	MCSC_F_RDMA_BASE_ADDR05,
	MCSC_F_RDMA_BASE_ADDR06,
	MCSC_F_RDMA_BASE_ADDR07,
	MCSC_F_RDMA_BASE_ADDR10,
	MCSC_F_RDMA_BASE_ADDR11,
	MCSC_F_RDMA_BASE_ADDR12,
	MCSC_F_RDMA_BASE_ADDR13,
	MCSC_F_RDMA_BASE_ADDR14,
	MCSC_F_RDMA_BASE_ADDR15,
	MCSC_F_RDMA_BASE_ADDR16,
	MCSC_F_RDMA_BASE_ADDR17,
	MCSC_F_RDMA_BASE_ADDR20,
	MCSC_F_RDMA_BASE_ADDR21,
	MCSC_F_RDMA_BASE_ADDR22,
	MCSC_F_RDMA_BASE_ADDR23,
	MCSC_F_RDMA_BASE_ADDR24,
	MCSC_F_RDMA_BASE_ADDR25,
	MCSC_F_RDMA_BASE_ADDR26,
	MCSC_F_RDMA_BASE_ADDR27,
	MCSC_F_RDMA_WIDTH,
	MCSC_F_RDMA_HEIGHT,
	MCSC_F_RDMA_C_STRIDE,
	MCSC_F_RDMA_Y_STRIDE,
	MCSC_F_RDMA_BASE_ADDR_EN7,
	MCSC_F_RDMA_BASE_ADDR_EN6,
	MCSC_F_RDMA_BASE_ADDR_EN5,
	MCSC_F_RDMA_BASE_ADDR_EN4,
	MCSC_F_RDMA_BASE_ADDR_EN3,
	MCSC_F_RDMA_BASE_ADDR_EN2,
	MCSC_F_RDMA_BASE_ADDR_EN1,
	MCSC_F_RDMA_BASE_ADDR_EN0,
	MCSC_F_RDMA_FRAME_CNT_PRESENT,
	MCSC_F_RDMA_FRAME_CNT_BEFORE,
	MCSC_F_WDMA0_CLK_GATE_DISABLE,
	MCSC_F_WDMA0_BASE_ADDR00,
	MCSC_F_WDMA0_BASE_ADDR01,
	MCSC_F_WDMA0_BASE_ADDR02,
	MCSC_F_WDMA0_BASE_ADDR03,
	MCSC_F_WDMA0_BASE_ADDR04,
	MCSC_F_WDMA0_BASE_ADDR05,
	MCSC_F_WDMA0_BASE_ADDR06,
	MCSC_F_WDMA0_BASE_ADDR07,
	MCSC_F_WDMA0_BASE_ADDR10,
	MCSC_F_WDMA0_BASE_ADDR11,
	MCSC_F_WDMA0_BASE_ADDR12,
	MCSC_F_WDMA0_BASE_ADDR13,
	MCSC_F_WDMA0_BASE_ADDR14,
	MCSC_F_WDMA0_BASE_ADDR15,
	MCSC_F_WDMA0_BASE_ADDR16,
	MCSC_F_WDMA0_BASE_ADDR17,
	MCSC_F_WDMA0_BASE_ADDR20,
	MCSC_F_WDMA0_BASE_ADDR21,
	MCSC_F_WDMA0_BASE_ADDR22,
	MCSC_F_WDMA0_BASE_ADDR23,
	MCSC_F_WDMA0_BASE_ADDR24,
	MCSC_F_WDMA0_BASE_ADDR25,
	MCSC_F_WDMA0_BASE_ADDR26,
	MCSC_F_WDMA0_BASE_ADDR27,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA0_BASE_ADDR_EN7,
	MCSC_F_WDMA0_BASE_ADDR_EN6,
	MCSC_F_WDMA0_BASE_ADDR_EN5,
	MCSC_F_WDMA0_BASE_ADDR_EN4,
	MCSC_F_WDMA0_BASE_ADDR_EN3,
	MCSC_F_WDMA0_BASE_ADDR_EN2,
	MCSC_F_WDMA0_BASE_ADDR_EN1,
	MCSC_F_WDMA0_BASE_ADDR_EN0,
	MCSC_F_WDMA0_FRAME_CNT_PRESENT,
	MCSC_F_WDMA0_FRAME_CNT_BEFORE,
	MCSC_REG_FIELD_CNT
};

static const struct fimc_is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	/* 1. register name 2. bit start 3. bit width 4. access type 5. reset */
	{"SCALER_ENABLE_0",	0,	1,	RW,	0},
	{"SHADOWING_DISABLE_0",	1,	1,	RW,	0},
	{"SW_TRIGGER_0",	0,	1,	WO,	0},
	{"READ_SHADOW_REG",	0,	1,	RW,	0},
	{"STOP_REQ_POST_EN_CTRL_TYPE_0",	0,	2,	RW,	0},
	{"SW_RESET_GLOBAL",	0,	1,	WO,	0},
	{"PARTIAL_RESET_ENABLE_0",	1,	1,	RWI,	1},
	{"SW_RESET_0",	0,	1,	WO,	0},
	{"I_FORMATTER_0_CLK_GATE_DISABLE",	0,	1,	RWI,	0},
	{"POLY_SC0_P0_CLK_GATE_DISABLE",	2,	1,	RWI,	0},
	{"POLY_SC0_LB_CTRL_CLK_GATE_DISABLE",	1,	1,	RWI,	0},
	{"POLY_SC0_FIFO_CLK_GATE_DISABLE",	0,	1,	RWI,	0},
	{"POST_CHAIN0_BCHS_CLK_GATE_DISABLE",	2,	1,	RWI,	0},
	{"POST_CHAIN0_CONV420_CLK_GATE_DISABLE",	1,	1,	RWI,	0},
	{"POST_CHAIN0_POST_SC_CLK_GATE_DISABLE",	0,	1,	RWI,	0},
	{"INPUT_SRC0_FORMAT",	1,	2,	RWI,	1},
	{"POLY_SC0_IMG_HSIZE",	16,	14,	RWI,	0x10},
	{"POLY_SC0_IMG_VSIZE",	0,	14,	RWI,	0x10},
	{"POLY_SC0_PEAK_FIFO_CNT",	16,	14,	RO,	0},
	{"POLY_SC0_CUR_FIFO_CNT",	0,	14,	RO,	0},
	{"POLY_SC0_P0_BYPASS",	1,	1,	RWI,	0},
	{"POLY_SC0_P0_ENABLE",	0,	1,	RWI,	0},
	{"POLY_SC0_P0_SRC_HPOS",	16,	14,	RWI,	0},
	{"POLY_SC0_P0_SRC_VPOS",	0,	14,	RWI,	0},
	{"POLY_SC0_P0_SRC_HSIZE",	16,	14,	RWI,	0x10},
	{"POLY_SC0_P0_SRC_VSIZE",	0,	14,	RWI,	0x10},
	{"POLY_SC0_P0_DST_HSIZE",	16,	14,	RWI,	0x10},
	{"POLY_SC0_P0_DST_VSIZE",	0,	14,	RWI,	0x10},
	{"POLY_SC0_P0_H_RATIO",	0,	24,	RWI,	0x100000},
	{"POLY_SC0_P0_V_RATIO",	0,	24,	RWI,	0x100000},
	{"POLY_SC0_P0_H_INIT_PHASE_OFFSET",	0,	20,	RWI,	0},
	{"POLY_SC0_P0_V_INIT_PHASE_OFFSET",	0,	20,	RWI,	0},
	{"POLY_SC0_P0_ROUND_MODE",	0,	1,	RWI,	1},
	{"POLY_SC0_P0_V_COEFF_SEL",	16,	3,	RWI,	0},
	{"POLY_SC0_P0_H_COEFF_SEL",	0,	3,	RWI,	0},
	{"POST_CHAIN0_POST_SC_ENABLE",	0,	1,	RWI,	0},
	{"POST_CHAIN0_POST_SC_IMG_HSIZE",	16,	14,	RWI,	0x10},
	{"POST_CHAIN0_POST_SC_IMG_VSIZE",	0,	14,	RWI,	0x10},
	{"POST_CHAIN0_POST_SC_DST_HSIZE",	16,	14,	RWI,	0x10},
	{"POST_CHAIN0_POST_SC_DST_VSIZE",	0,	14,	RWI,	0x10},
	{"POST_CHAIN0_POST_SC_H_RATIO",	0,	24,	RWI,	0x100000},
	{"POST_CHAIN0_POST_SC_V_RATIO",	0,	24,	RWI,	0x100000},
	{"POST_CHAIN0_CONV420_ENABLE",	0,	1,	RWI,	1},
	{"POST_CHAIN0_BCHS_ENABLE",	0,	1,	RWI,	0},
	{"POST_CHAIN0_BCHS_YOFFSET",	16,	8,	RWI,	0},
	{"POST_CHAIN0_BCHS_YGAIN",	0,	12,	RWI,	0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_01",	16,	13,	RWI,	0},
	{"POST_CHAIN0_BCHS_C_GAIN_00",	0,	13,	RWI,	0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_11",	16,	13,	RWI,	0x100},
	{"POST_CHAIN0_BCHS_C_GAIN_10",	0,	13,	RWI,	0},
	{"POST_CHAIN0_BCHS_Y_CLAMP_MAX",	24,	8,	RWI,	0xFF},
	{"POST_CHAIN0_BCHS_Y_CLAMP_MIN",	24,	8,	RWI,	0xFF},
	{"POST_CHAIN0_BCHS_C_CLAMP_MAX",	24,	8,	RWI,	0xFF},
	{"POST_CHAIN0_BCHS_C_CLAMP_MIN",	24,	8,	RWI,	0xFF},
	{"POST_CHAIN0_DMA_OUT_ENABLE",	0,	1,	RWI,	0},
	{"SW_RESET_0_STATUS",	2,	1,	RO,	0},
	{"SW_RESET_GLOBAL_STATUS",	0,	1,	RO,	0},
	{"POST_CHAIN0_BCHS_RUNNING",	18,	1,	RO,	0},
	{"POST_CHAIN0_CONV420_RUNNING",	17,	1,	RO,	0},
	{"POST_CHAIN0_POST_SC_RUNNING",	16,	1,	RO,	0},
	{"POLY_SC0_P0_RUNNING",	9,	1,	RO,	0},
	{"POLY_SC0_LB_CTRL_RUNNING",	8,	1,	RO,	0},
	{"POLY_SC0_FIFO_RUNNING",	7,	1,	RO,	0},
	{"I_FORMATTER_0_RUNNING",	3,	1,	RO,	0},
	{"SCALER_IDLE_0",	0,	1,	RO,	1},
	{"WDMA0_BUSY",	1,	1,	RO,	0},
	{"CUR_VERTICAL_CNT_0",	16,	14,	RO,	0},
	{"CUR_HORIZONTAL_CNT_0",	0,	14,	RO,	0},
	{"SCALER_OVERFLOW_INT_0_MASK",	13,	1,	RWI,	1},
	{"INPUT_VERTICAL_UNF_INT_0_MASK",	11,	1,	RWI,	1},
	{"INPUT_VERTICAL_OVF_INT_0_MASK",	10,	1,	RWI,	1},
	{"INPUT_HORIZONTAL_UNF_INT_0_MASK",	9,	1,	RWI,	1},
	{"INPUT_HORIZONTAL_OVF_INT_0_MASK",	8,	1,	RWI,	1},
	{"INPUT_PROTOCOL_ERR_INT_0_MASK",	7,	1,	RWI,	1},
	{"SHADOW_TRIGGER_INT_0_MASK",	6,	1,	RWI,	1},
	{"SHADOW_HW_TRIGGER_INT_0_MASK",	5,	1,	RWI,	1},
	{"CORE_FINISH_INT_0_MASK",	4,	1,	RWI,	1},
	{"WDMA_FINISH_INT_0_MASK",	3,	1,	RWI,	1},
	{"FRAME_START_INT_0_MASK",	1,	1,	RWI,	1},
	{"FRAME_END_INT_0_MASK",	0,	1,	RWI,	1},
	{"SCALER_OVERFLOW_INT_0",	13,	1,	RO,	0},
	{"INPUT_VERTICAL_UNF_INT_0",	11,	1,	RO,	0},
	{"INPUT_VERTICAL_OVF_INT_0",	10,	1,	RO,	0},
	{"INPUT_HORIZONTAL_UNF_INT_0",	9,	1,	RO,	0},
	{"INPUT_HORIZONTAL_OVF_INT_0",	8,	1,	RO,	0},
	{"INPUT_PROTOCOL_ERR_INT_0",	7,	1,	RO,	0},
	{"SHADOW_TRIGGER_INT_0",	6,	1,	RO,	0},
	{"SHADOW_HW_TRIGGER_INT_0",	5,	1,	RO,	0},
	{"CORE_FINISH_INT_0",	4,	1,	RO,	0},
	{"WDMA_FINISH_INT_0",	3,	1,	RO,	0},
	{"FRAME_START_INT_0",	1,	1,	RO,	0},
	{"FRAME_END_INT_0",	0,	1,	RO,	0},
	{"SCALER_VERSION",	0,	32,	RO,	0x01230000},
	{"SWRESET",	0,	1,	WO,	0},
	{"HWFC_MODE",	0,	3,	RW,	0},
	{"REGION_IDX_BIN_A",	0,	12,	RO,	0},
	{"REGION_IDX_GRAY_A",	0,	12,	RO,	0},
	{"CURR_REGION_A",	0,	12,	RO,	0},
	{"FORMAT_A",	16,	1,	RW,	1},
	{"ID2_A",	12,	4,	RW,	0},
	{"ID1_A",	8,	4,	RW,	0},
	{"ID0_A",	4,	4,	RW,	0},
	{"PLANE_A",	0,	2,	RW,	0},
	{"TOTAL_IMAGE_BYTE0_A",	0,	28,	RW,	0},
	{"TOTAL_WIDTH_BYTE0_A",	0,	15,	RW,	0},
	{"TOTAL_IMAGE_BYTE1_A",	0,	28,	RW,	0},
	{"TOTAL_WIDTH_BYTE1_A",	0,	15,	RW,	0},
	{"TOTAL_IMAGE_BYTE2_A",	0,	28,	RW,	0},
	{"TOTAL_WIDTH_BYTE2_A",	0,	15,	RW,	0},
	{"INDEX_RESET",	0,	1,	WO,	0},
	{"HWFC_ENABLE_AUTO_CLEAR",	0,	1,	RW,	0},
	{"RDMA_DATA_FORMAT",	0,	3,	WRI,	0},
	{"WDMA0_DATA_FORMAT",	0,	4,	WRI,	0},
	{"RDMA_SWAP_TABLE",	0,	1,	WRI,	0},
	{"WDMA0_SWAP_TABLE",	0,	1,	WRI,	0},
	{"WDMA0_CRC_RESULT0",	0,	32,	RO,	0xffffffff},
	{"WDMA0_CRC_RESULT1",	0,	32,	RO,	0xffffffff},
	{"WDMA0_CRC_RESULT2",	0,	32,	RO,	0xffffffff},
	{"WDMA0_FLIP_CONTROL",	0,	2,	WRI,	0},
	{"RDMA_CLK_EN",	0,	1,	WRI,	1},
	{"WDMA0_CLK_EN",	0,	1,	WRI,	1},
	{"RDMA_CLK_GATE_DISABLE",	0,	1,	WRI,	0},
	{"RDMA_BASE_ADDR00",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR01",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR02",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR03",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR04",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR05",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR06",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR07",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR10",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR11",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR12",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR13",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR14",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR15",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR16",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR17",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR20",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR21",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR22",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR23",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR24",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR25",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR26",	0,	32,	WRI,	0},
	{"RDMA_BASE_ADDR27",	0,	32,	WRI,	0},
	{"RDMA_WIDTH",	0,	14,	WRI,	0x0010},
	{"RDMA_HEIGHT",	0,	14,	WRI,	0x0010},
	{"RDMA_C_STRIDE",	16,	14,	WRI,	0x0020},
	{"RDMA_Y_STRIDE",	0,	15,	WRI,	0x0020},
	{"RDMA_BASE_ADDR_EN7",	7,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN6",	6,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN5",	5,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN4",	4,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN3",	3,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN2",	2,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN1",	1,	1,	WRI,	0},
	{"RDMA_BASE_ADDR_EN0",	0,	1,	WRI,	1},
	{"RDMA_FRAME_CNT_PRESENT",	4,	4,	RO,	0},
	{"RDMA_FRAME_CNT_BEFORE",	0,	4,	RO,	0},
	{"WDMA0_CLK_GATE_DISABLE",	0,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR00",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR01",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR02",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR03",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR04",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR05",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR06",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR07",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR10",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR11",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR12",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR13",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR14",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR15",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR16",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR17",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR20",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR21",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR22",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR23",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR24",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR25",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR26",	0,	32,	WRI,	0},
	{"WDMA0_BASE_ADDR27",	0,	32,	WRI,	0},
	{"WDMA0_WIDTH",	0,	14,	WRI,	0x0010},
	{"WDMA0_HEIGHT",	0,	14,	WRI,	0x0010},
	{"WDMA0_C_STRIDE",	16,	14,	WRI,	0x0010},
	{"WDMA0_Y_STRIDE",	0,	15,	WRI,	0x0010},
	{"WDMA0_BASE_ADDR_EN7",	7,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN6",	6,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN5",	5,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN4",	4,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN3",	3,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN2",	2,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN1",	1,	1,	WRI,	0},
	{"WDMA0_BASE_ADDR_EN0",	0,	1,	WRI,	1},
	{"WDMA0_FRAME_CNT_PRESENT",	4,	4,	RO,	0},
	{"WDMA0_FRAME_CNT_BEFORE",	0,	4,	RO,	0},
};

#endif
