<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='68' type='llvm::LiveRegMatrix *'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='64' u='w' c='_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='101' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='144' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<offset>320</offset>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='152' u='r' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='170' u='r' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='217' u='r' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='240' u='r' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='268' u='r' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='272' u='r' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='640' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='658' u='r' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='769' u='r' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='818' u='r' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='827' u='r' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='884' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='902' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='985' u='r' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalENS1_10MCRegisterENS1_9SlotIndexES5_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1070' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1088' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1105' u='r' c='_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEN4llvm10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1555' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2157' u='r' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2169' u='r' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2249' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2314' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2478' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2523' u='r' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2633' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2664' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2670' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2683' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2692' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2711' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2713' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2754' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplINSB_8Reg16486957'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2936' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2963' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2964' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3030' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3255' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
