$date
	Sun Oct 23 02:32:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#483328
b1010 !
1"
#483330
b1010 &
b1010 %
1$
#483331
0"
#483334
b101 &
b101 %
#483338
b10000 &
b10000 %
#483342
b1000 &
b1000 %
#483346
b100 &
b100 %
#483350
b10 &
b10 %
#483354
b1 &
b1 %
1#
#483358
b0 &
0#
b0 %
0$
#1538793
b1011 !
1"
#1538794
b1011 &
b1011 %
1$
#1538795
0"
#1538798
b100010 &
b100010 %
#1538802
b10001 &
b10001 %
#1538806
b110100 &
b110100 %
#1538810
b11010 &
b11010 %
#1538814
b1101 &
b1101 %
#1538818
b101000 &
b101000 %
#1538822
b10100 &
b10100 %
#1538826
b1010 &
b1010 %
#1538830
b101 &
b101 %
#1538834
b10000 &
b10000 %
#1538838
b1000 &
b1000 %
#1538842
b100 &
b100 %
#1538846
b10 &
b10 %
#1538850
b1 &
b1 %
1#
#1538854
b0 &
0#
b0 %
0$
#2532258
b1100 &
b1100 %
1$
b1100 !
1"
#2532259
0"
#2532262
b110 &
b110 %
#2532266
b11 &
b11 %
#2532270
b1010 &
b1010 %
#2532274
b101 &
b101 %
#2532278
b10000 &
b10000 %
#2532282
b1000 &
b1000 %
#2532286
b100 &
b100 %
#2532290
b10 &
b10 %
#2532294
b1 &
1#
b1 %
#2532298
b0 &
b0 %
0#
0$
#4500012
