<stg><name>convolution2</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="13" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="13" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="21" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="29" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="40" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="42" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln46 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %d_5 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln46 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="5">
<![CDATA[
:2 %zext_ln46_1 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln46 = icmp_eq  i5 %d_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %add_ln46 = add i5 %d_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln46 = br i1 %icmp_ln46, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %secondBias_addr = getelementptr i32 %secondBias, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="secondBias_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="5">
<![CDATA[
.split10:2 %empty_47 = trunc i5 %d_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %secondBias_load = load i4 %secondBias_addr

]]></Node>
<StgValue><ssdm name="secondBias_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
:0 %ret_ln77 = ret

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split10:3 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_47, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:4 %arrayidx17_sum1 = or i9 %tmp_10, i9 8

]]></Node>
<StgValue><ssdm name="arrayidx17_sum1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:5 %arrayidx61_sum2 = or i9 %tmp_10, i9 16

]]></Node>
<StgValue><ssdm name="arrayidx61_sum2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:6 %arrayidx74_sum3 = or i9 %tmp_10, i9 24

]]></Node>
<StgValue><ssdm name="arrayidx74_sum3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %secondBias_load = load i4 %secondBias_addr

]]></Node>
<StgValue><ssdm name="secondBias_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split10:8 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %indvars_iv_next63, void %._crit_edge19, i6 0, void %.split10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %exitcond669 = icmp_eq  i6 %i, i6 42

]]></Node>
<StgValue><ssdm name="exitcond669"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %indvars_iv_next63 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next63"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln48 = br i1 %exitcond669, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split8:1 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split8:2 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:3 %add_ln53 = add i10 %tmp_11, i10 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
.split8:4 %zext_ln53 = zext i10 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:5 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split8:6 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln46 = store i5 %add_ln46, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %h = phi i4 %add_ln54, void %.split, i4 0, void %.split8

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_49 = phi i32 %add, void %.split, i32 %secondBias_load, void %.split8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="4">
<![CDATA[
:2 %zext_ln54 = zext i4 %h

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln54 = icmp_eq  i4 %h, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln54 = add i4 %h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln54 = br i1 %icmp_ln54, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:1 %add_ln55 = add i9 %zext_ln54, i9 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
.split:2 %zext_ln55 = zext i9 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %m_0_addr = getelementptr i32 %m_0, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="m_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
.split:4 %m_0_load = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:5 %add_ln55_1 = add i9 %zext_ln54, i9 %arrayidx17_sum1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
.split:6 %zext_ln55_1 = zext i9 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %secondKernel_addr = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
.split:8 %secondKernel_load = load i9 %secondKernel_addr

]]></Node>
<StgValue><ssdm name="secondKernel_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %empty_51 = add i6 %i, i6 2

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %cmp27 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="cmp27"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %cmp51 = icmp_ult  i6 %empty_51, i6 42

]]></Node>
<StgValue><ssdm name="cmp51"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %cmp89 = icmp_ult  i6 %indvars_iv_next63, i6 42

]]></Node>
<StgValue><ssdm name="cmp89"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:4 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next63, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:5 %tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_51, i3 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6 %store_ln55 = store i32 %empty_49, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln58 = br i1 %cmp27, void %.preheader9.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln59 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
.split:4 %m_0_load = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
.split:8 %secondKernel_load = load i9 %secondKernel_addr

]]></Node>
<StgValue><ssdm name="secondKernel_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %h_1 = phi i4 %add_ln59, void %.split2, i4 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader9:1 %empty_52 = phi i32 %add1, void %.split2, i32 %empty_49, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:2 %icmp_ln59 = icmp_eq  i4 %h_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:4 %add_ln59 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln59 = br i1 %icmp_ln59, void %.split2, void %.loopexit51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:1 %xor_ln60 = xor i4 %h_1, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="4">
<![CDATA[
.split2:2 %sext_ln60 = sext i4 %xor_ln60

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:3 %add_ln60 = add i9 %sext_ln60, i9 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.split2:4 %zext_ln60 = zext i9 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %m_0_addr_1 = getelementptr i32 %m_0, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="m_0_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
.split2:6 %m_0_load_1 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="m_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="1" op_3_bw="4">
<![CDATA[
.split2:7 %add_ln60_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i1.i4, i4 %empty_47, i1 0, i4 %h_1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
.split2:8 %zext_ln60_1 = zext i9 %add_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %secondKernel_addr_1 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
.split2:10 %secondKernel_load_1 = load i9 %secondKernel_addr_1

]]></Node>
<StgValue><ssdm name="secondKernel_load_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit51:0 %store_ln60 = store i32 %empty_52, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.loopexit51:1 %br_ln63 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0 %arrayidx8524_promoted = phi i32 %empty_52, void %.loopexit51, i32 %empty_49, void

]]></Node>
<StgValue><ssdm name="arrayidx8524_promoted"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln63 = br i1 %cmp51, void, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln67 = br i1 %cmp89, void %._crit_edge18, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln68 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln64 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
.split2:6 %m_0_load_1 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="m_0_load_1"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
.split2:10 %secondKernel_load_1 = load i9 %secondKernel_addr_1

]]></Node>
<StgValue><ssdm name="secondKernel_load_1"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="143" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split2:13 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %h_3 = phi i4 %add_ln68, void %.split4, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1 %empty_56 = phi i32 %add4, void %.split4, i32 %arrayidx8524_promoted, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="4">
<![CDATA[
.preheader:2 %zext_ln68 = zext i4 %h_3

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln68 = icmp_eq  i4 %h_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %add_ln68 = add i4 %h_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln68 = br i1 %icmp_ln68, void %.split4, void %.loopexit50

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:1 %add_ln69 = add i9 %zext_ln68, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
.split4:2 %zext_ln69 = zext i9 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %m_0_addr_4 = getelementptr i32 %m_0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m_0_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
.split4:4 %m_0_load_4 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="m_0_load_4"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:5 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split4:6 %add_ln69_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %h_3

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="9">
<![CDATA[
.split4:7 %zext_ln69_1 = zext i9 %add_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %secondKernel_addr_4 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
.split4:9 %secondKernel_load_4 = load i9 %secondKernel_addr_4

]]></Node>
<StgValue><ssdm name="secondKernel_load_4"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit50:0 %store_ln69 = store i32 %empty_56, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.loopexit50:1 %br_ln0 = br void %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
.split4:4 %m_0_load_4 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="m_0_load_4"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
.split4:9 %secondKernel_load_4 = load i9 %secondKernel_addr_4

]]></Node>
<StgValue><ssdm name="secondKernel_load_4"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="170" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.split4:12 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %h_2 = phi i4 %add_ln64, void %.split6, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:1 %empty_54 = phi i32 %add3, void %.split6, i32 %arrayidx8524_promoted, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="4">
<![CDATA[
.preheader7:2 %zext_ln64 = zext i4 %h_2

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:3 %icmp_ln64 = icmp_eq  i4 %h_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:5 %add_ln64 = add i4 %h_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln64 = br i1 %icmp_ln64, void %.split6, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:1 %add_ln65 = add i9 %zext_ln64, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
.split6:2 %zext_ln65 = zext i9 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %m_0_addr_2 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="m_0_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
.split6:4 %m_0_load_2 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="m_0_load_2"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:5 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split6:6 %add_ln65_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 %h_2

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
.split6:7 %zext_ln65_1 = zext i9 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:8 %secondKernel_addr_2 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
.split6:9 %secondKernel_load_2 = load i9 %secondKernel_addr_2

]]></Node>
<StgValue><ssdm name="secondKernel_load_2"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:11 %add_ln65_2 = add i9 %zext_ln64, i9 %tmp_14

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
.split6:12 %zext_ln65_2 = zext i9 %add_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %m_0_addr_3 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="m_0_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="9">
<![CDATA[
.split6:14 %m_0_load_3 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="m_0_load_3"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:15 %add_ln65_3 = add i9 %zext_ln64, i9 %arrayidx74_sum3

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
.split6:16 %zext_ln65_3 = zext i9 %add_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:17 %secondKernel_addr_3 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="secondKernel_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
.split6:18 %secondKernel_load_3 = load i9 %secondKernel_addr_3

]]></Node>
<StgValue><ssdm name="secondKernel_load_3"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit:0 %store_ln65 = store i32 %empty_54, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1 %br_ln73 = br void %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="202" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
.split6:4 %m_0_load_2 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="m_0_load_2"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
.split6:9 %secondKernel_load_2 = load i9 %secondKernel_addr_2

]]></Node>
<StgValue><ssdm name="secondKernel_load_2"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="9">
<![CDATA[
.split6:14 %m_0_load_3 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="m_0_load_3"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
.split6:18 %secondKernel_load_3 = load i9 %secondKernel_addr_3

]]></Node>
<StgValue><ssdm name="secondKernel_load_3"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="208" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="210" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="212" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="213" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="214" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="215" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="216" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="217" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="218" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split6:22 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge18:0 %empty_58 = phi i32 %empty_54, void %.loopexit, i32 %empty_56, void %.loopexit50, i32 %arrayidx8524_promoted, void

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18:1 %bitcast_ln73 = bitcast i32 %empty_58

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge18:2 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge18:3 %trunc_ln73 = trunc i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge18:4 %icmp_ln73 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge18:5 %icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:7 %tmp_9 = fcmp_olt  i32 %empty_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="229" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18:6 %or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:7 %tmp_9 = fcmp_olt  i32 %empty_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18:8 %and_ln73 = and i1 %or_ln73, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18:9 %br_ln73 = br i1 %and_ln73, void %._crit_edge19, void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %store_ln73 = store i32 0, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln73 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
