
*** Running vivado
    with args -log ROM_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_blk_mem_gen_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ROM_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 361.270 ; gain = 81.035
INFO: [Synth 8-638] synthesizing module 'ROM_blk_mem_gen_0_0' [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_blk_mem_gen_0_0/synth/ROM_blk_mem_gen_0_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ROM_blk_mem_gen_0_0' (9#1) [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_blk_mem_gen_0_0/synth/ROM_blk_mem_gen_0_0.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 567.629 ; gain = 287.395
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 567.629 ; gain = 287.395
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 622.629 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 622.629 ; gain = 342.395
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 622.629 ; gain = 342.395
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 622.629 ; gain = 342.395
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 622.629 ; gain = 342.395
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 622.629 ; gain = 342.395
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 648.938 ; gain = 368.703
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 648.938 ; gain = 368.703
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 659.078 ; gain = 378.844
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 672.605 ; gain = 392.371
