$date
	Sat Oct 22 23:19:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#704228
b1110 !
1"
#704230
b1110 &
b1110 %
1$
#704231
0"
#704234
b111 &
b111 %
#704238
b10110 &
b10110 %
#704242
b1011 &
b1011 %
#704246
b100010 &
b100010 %
#704250
b10001 &
b10001 %
#704254
b110100 &
b110100 %
#704258
b11010 &
b11010 %
#704262
b1101 &
b1101 %
#704266
b101000 &
b101000 %
#704270
b10100 &
b10100 %
#704274
b1010 &
b1010 %
#704278
b101 &
b101 %
#704282
b10000 &
b10000 %
#704286
b1000 &
b1000 %
#704290
b100 &
b100 %
#704294
b10 &
b10 %
#704298
b1 &
b1 %
1#
#704302
b0 &
0#
b0 %
0$
#1634649
b10001 !
1"
#1634650
b10001 &
b10001 %
1$
#1634651
0"
#1634654
b110100 &
b110100 %
#1634658
b11010 &
b11010 %
#1634662
b1101 &
b1101 %
#1634666
b101000 &
b101000 %
#1634670
b10100 &
b10100 %
#1634674
b1010 &
b1010 %
#1634678
b101 &
b101 %
#1634682
b10000 &
b10000 %
#1634686
b1000 &
b1000 %
#1634690
b100 &
b100 %
#1634694
b10 &
b10 %
#1634698
b1 &
b1 %
1#
#1634702
b0 &
0#
b0 %
0$
#2690046
b10000 &
b10000 %
1$
b10000 !
1"
#2690047
0"
#2690050
b1000 &
b1000 %
#2690054
b100 &
b100 %
#2690058
b10 &
b10 %
#2690062
b1 &
1#
b1 %
#2690066
b0 &
b0 %
0#
0$
#4500012
