// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/06/2024 11:32:24"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ATCONV (
	clk,
	reset,
	busy,
	ready,
	iaddr,
	idata,
	cwr,
	caddr_wr,
	cdata_wr,
	crd,
	caddr_rd,
	cdata_rd,
	csel);
input 	clk;
input 	reset;
output 	busy;
input 	ready;
output 	[11:0] iaddr;
input 	[12:0] idata;
output 	cwr;
output 	[11:0] caddr_wr;
output 	[12:0] cdata_wr;
output 	crd;
output 	[11:0] caddr_rd;
input 	[12:0] cdata_rd;
output 	csel;

// Design Ports Information
// busy	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[1]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[4]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[9]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[11]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cwr	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[2]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[3]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[7]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[8]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[9]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[10]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_wr[11]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[9]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_wr[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// crd	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[3]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[8]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[10]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// caddr_rd[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// csel	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[12]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[9]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cdata_rd[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[7]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[9]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[11]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[12]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("u_TPA_7_1200mv_125c_v_slow.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \Mult0|auto_generated|mac_out2~4 ;
wire \Mult0|auto_generated|mac_out2~5 ;
wire \Mult0|auto_generated|mac_out2~6 ;
wire \Mult0|auto_generated|mac_out2~7 ;
wire \Mult0|auto_generated|mac_out2~8 ;
wire \Mult0|auto_generated|mac_out2~9 ;
wire \Mult0|auto_generated|mac_out2~10 ;
wire \Mult0|auto_generated|mac_out2~11 ;
wire \Mult0|auto_generated|mac_out2~12 ;
wire \Mult0|auto_generated|mac_out2~13 ;
wire \Mult0|auto_generated|mac_out2~14 ;
wire \Mult0|auto_generated|mac_out2~15 ;
wire \Mult0|auto_generated|mac_out2~16 ;
wire \busy~output_o ;
wire \iaddr[0]~output_o ;
wire \iaddr[1]~output_o ;
wire \iaddr[2]~output_o ;
wire \iaddr[3]~output_o ;
wire \iaddr[4]~output_o ;
wire \iaddr[5]~output_o ;
wire \iaddr[6]~output_o ;
wire \iaddr[7]~output_o ;
wire \iaddr[8]~output_o ;
wire \iaddr[9]~output_o ;
wire \iaddr[10]~output_o ;
wire \iaddr[11]~output_o ;
wire \cwr~output_o ;
wire \caddr_wr[0]~output_o ;
wire \caddr_wr[1]~output_o ;
wire \caddr_wr[2]~output_o ;
wire \caddr_wr[3]~output_o ;
wire \caddr_wr[4]~output_o ;
wire \caddr_wr[5]~output_o ;
wire \caddr_wr[6]~output_o ;
wire \caddr_wr[7]~output_o ;
wire \caddr_wr[8]~output_o ;
wire \caddr_wr[9]~output_o ;
wire \caddr_wr[10]~output_o ;
wire \caddr_wr[11]~output_o ;
wire \cdata_wr[0]~output_o ;
wire \cdata_wr[1]~output_o ;
wire \cdata_wr[2]~output_o ;
wire \cdata_wr[3]~output_o ;
wire \cdata_wr[4]~output_o ;
wire \cdata_wr[5]~output_o ;
wire \cdata_wr[6]~output_o ;
wire \cdata_wr[7]~output_o ;
wire \cdata_wr[8]~output_o ;
wire \cdata_wr[9]~output_o ;
wire \cdata_wr[10]~output_o ;
wire \cdata_wr[11]~output_o ;
wire \cdata_wr[12]~output_o ;
wire \crd~output_o ;
wire \caddr_rd[0]~output_o ;
wire \caddr_rd[1]~output_o ;
wire \caddr_rd[2]~output_o ;
wire \caddr_rd[3]~output_o ;
wire \caddr_rd[4]~output_o ;
wire \caddr_rd[5]~output_o ;
wire \caddr_rd[6]~output_o ;
wire \caddr_rd[7]~output_o ;
wire \caddr_rd[8]~output_o ;
wire \caddr_rd[9]~output_o ;
wire \caddr_rd[10]~output_o ;
wire \caddr_rd[11]~output_o ;
wire \csel~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \center[0]~12_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \caddr_wr[1]~reg0_q ;
wire \caddr_wr[2]~reg0feeder_combout ;
wire \caddr_wr[2]~reg0_q ;
wire \caddr_wr[3]~reg0_q ;
wire \caddr_wr[0]~reg0_q ;
wire \Equal3~2_combout ;
wire \caddr_wr[5]~reg0feeder_combout ;
wire \caddr_wr[5]~reg0_q ;
wire \caddr_wr[6]~reg0feeder_combout ;
wire \caddr_wr[6]~reg0_q ;
wire \caddr_wr[7]~reg0_q ;
wire \caddr_wr[4]~reg0_q ;
wire \Equal3~1_combout ;
wire \Selector2~1_combout ;
wire \ready~input_o ;
wire \Selector0~0_combout ;
wire \state.INIT~q ;
wire \cwr~1_combout ;
wire \Selector38~0_combout ;
wire \Selector37~0_combout ;
wire \Selector36~4_combout ;
wire \iaddr[6]~37_combout ;
wire \Selector35~0_combout ;
wire \state_next.LAYER0_WRITERELU~0_combout ;
wire \Selector1~0_combout ;
wire \Equal1~1_combout ;
wire \center[10]~33 ;
wire \center[11]~34_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Selector1~1_combout ;
wire \state.ATCONV_PADDING~q ;
wire \state_next.LAYER0_WRITERELU~1_combout ;
wire \state.LAYER0_WRITERELU~q ;
wire \state_next.LAYER1_WRITECEILING~0_combout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \state.MAXPOOING~q ;
wire \state_next.LAYER1_WRITECEILING~1_combout ;
wire \state.LAYER1_WRITECEILING~q ;
wire \cwr~0_combout ;
wire \center[0]~13 ;
wire \center[1]~14_combout ;
wire \center[1]~15 ;
wire \center[2]~16_combout ;
wire \center[2]~17 ;
wire \center[3]~18_combout ;
wire \center[3]~19 ;
wire \center[4]~20_combout ;
wire \center[4]~21 ;
wire \center[5]~22_combout ;
wire \center[5]~23 ;
wire \center[6]~24_combout ;
wire \center[6]~25 ;
wire \center[7]~26_combout ;
wire \center[7]~27 ;
wire \center[8]~28_combout ;
wire \center[8]~29 ;
wire \center[9]~30_combout ;
wire \center[9]~31 ;
wire \center[10]~32_combout ;
wire \caddr_wr[10]~reg0_q ;
wire \caddr_wr[9]~reg0_q ;
wire \caddr_wr[11]~reg0_q ;
wire \caddr_wr[8]~reg0_q ;
wire \Equal3~0_combout ;
wire \state_next.FINISH~0_combout ;
wire \state.FINISH~q ;
wire \Selector5~0_combout ;
wire \busy~reg0_q ;
wire \iaddr[0]~11_combout ;
wire \iaddr[0]~12_combout ;
wire \iaddr~10_combout ;
wire \iaddr[0]~13_combout ;
wire \iaddr[6]~14_combout ;
wire \iaddr[6]~15_combout ;
wire \iaddr[0]~reg0_q ;
wire \iaddr[1]~16_combout ;
wire \iaddr[3]~19_combout ;
wire \iaddr[3]~18_combout ;
wire \Mux14~0_combout ;
wire \iaddr[3]~20_combout ;
wire \iaddr[3]~21_combout ;
wire \iaddr[1]~reg0_q ;
wire \Add2~0_combout ;
wire \iaddr[1]~17 ;
wire \iaddr[2]~22_combout ;
wire \Mux13~0_combout ;
wire \iaddr[2]~reg0_q ;
wire \iaddr[2]~23 ;
wire \iaddr[3]~24_combout ;
wire \Mux12~0_combout ;
wire \iaddr[3]~reg0_q ;
wire \iaddr[3]~25 ;
wire \iaddr[4]~26_combout ;
wire \Mux11~0_combout ;
wire \iaddr[4]~reg0_q ;
wire \iaddr[4]~27 ;
wire \iaddr[5]~28_combout ;
wire \Mux10~0_combout ;
wire \iaddr[5]~reg0_q ;
wire \iaddr~30_combout ;
wire \iaddr[6]~31_combout ;
wire \iaddr[6]~32_combout ;
wire \iaddr[9]~33_combout ;
wire \iaddr[6]~34_combout ;
wire \iaddr[6]~reg0_q ;
wire \iaddr[7]~35_combout ;
wire \Mux8~0_combout ;
wire \iaddr[9]~38_combout ;
wire \iaddr[9]~39_combout ;
wire \iaddr[9]~40_combout ;
wire \iaddr[7]~reg0_q ;
wire \Add0~0_combout ;
wire \iaddr[7]~36 ;
wire \iaddr[8]~41_combout ;
wire \Mux7~0_combout ;
wire \iaddr[8]~reg0_q ;
wire \iaddr[8]~42 ;
wire \iaddr[9]~43_combout ;
wire \Mux6~0_combout ;
wire \iaddr[9]~reg0_q ;
wire \iaddr[9]~44 ;
wire \iaddr[10]~45_combout ;
wire \Mux5~0_combout ;
wire \iaddr[10]~reg0_q ;
wire \iaddr[10]~46 ;
wire \iaddr[11]~47_combout ;
wire \Mux4~0_combout ;
wire \iaddr[11]~reg0_q ;
wire \Selector8~4_combout ;
wire \cwr~reg0_q ;
wire \idata[0]~input_o ;
wire \idata[1]~input_o ;
wire \idata[2]~input_o ;
wire \idata[3]~input_o ;
wire \idata[4]~input_o ;
wire \idata[5]~input_o ;
wire \idata[6]~input_o ;
wire \idata[7]~input_o ;
wire \idata[8]~input_o ;
wire \idata[9]~input_o ;
wire \idata[10]~input_o ;
wire \idata[11]~input_o ;
wire \idata[12]~input_o ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \iaddr[3]~49_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_mult1~4 ;
wire \Mult0|auto_generated|mac_mult1~5 ;
wire \Mult0|auto_generated|mac_mult1~6 ;
wire \Mult0|auto_generated|mac_mult1~7 ;
wire \Mult0|auto_generated|mac_mult1~8 ;
wire \Mult0|auto_generated|mac_mult1~9 ;
wire \Mult0|auto_generated|mac_mult1~10 ;
wire \Mult0|auto_generated|mac_mult1~11 ;
wire \Mult0|auto_generated|mac_mult1~12 ;
wire \Mult0|auto_generated|mac_mult1~13 ;
wire \Mult0|auto_generated|mac_mult1~14 ;
wire \Mult0|auto_generated|mac_mult1~15 ;
wire \Mult0|auto_generated|mac_mult1~16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Add4~0_combout ;
wire \Selector34~0_combout ;
wire \Equal12~0_combout ;
wire \conv_res[8]~0_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \Selector33~0_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \Selector32~0_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \Selector31~0_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \Selector30~0_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \Selector29~0_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Selector28~0_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \Selector27~0_combout ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \Selector26~0_combout ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \Selector25~0_combout ;
wire \Add4~19 ;
wire \Add4~20_combout ;
wire \Selector24~0_combout ;
wire \Add4~21 ;
wire \Add4~22_combout ;
wire \Selector23~0_combout ;
wire \Add4~23 ;
wire \Add4~24_combout ;
wire \Selector22~0_combout ;
wire \Add4~25 ;
wire \Add4~26_combout ;
wire \Selector21~0_combout ;
wire \Add4~27 ;
wire \Add4~28_combout ;
wire \Selector20~0_combout ;
wire \Add4~29 ;
wire \Add4~30_combout ;
wire \Selector19~0_combout ;
wire \Add4~31 ;
wire \Add4~32_combout ;
wire \Selector18~0_combout ;
wire \Add4~33 ;
wire \Add4~34_combout ;
wire \Selector17~0_combout ;
wire \Add4~35 ;
wire \Add4~36_combout ;
wire \Selector16~0_combout ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \Selector15~0_combout ;
wire \Add4~39 ;
wire \Add4~40_combout ;
wire \Selector14~0_combout ;
wire \Add4~41 ;
wire \Add4~42_combout ;
wire \Selector13~0_combout ;
wire \Add4~43 ;
wire \Add4~44_combout ;
wire \Selector12~0_combout ;
wire \Add4~45 ;
wire \Add4~46_combout ;
wire \Selector11~0_combout ;
wire \Add4~47 ;
wire \Add4~48_combout ;
wire \Selector10~0_combout ;
wire \Add4~49 ;
wire \Add4~50_combout ;
wire \Selector9~0_combout ;
wire \Selector51~1_combout ;
wire \Selector51~0_combout ;
wire \cdata_rd[0]~input_o ;
wire \Selector47~1_combout ;
wire \cdata_rd[10]~input_o ;
wire \Selector41~0_combout ;
wire \cdata_rd[6]~input_o ;
wire \Selector45~0_combout ;
wire \cdata_rd[4]~input_o ;
wire \Selector47~0_combout ;
wire \Selector50~0_combout ;
wire \cdata_rd[3]~input_o ;
wire \Selector48~0_combout ;
wire \cdata_wr[1]~0_combout ;
wire \cdata_wr[1]~1_combout ;
wire \cdata_wr[3]~reg0_q ;
wire \cdata_rd[1]~input_o ;
wire \Selector50~1_combout ;
wire \cdata_wr[1]~reg0_q ;
wire \cdata_rd[2]~input_o ;
wire \Selector49~0_combout ;
wire \cdata_wr[2]~reg0_q ;
wire \WideOr5~0_combout ;
wire \Add7~0_combout ;
wire \Selector47~2_combout ;
wire \cdata_wr[4]~reg0_q ;
wire \Add7~1 ;
wire \Add7~2_combout ;
wire \cdata_rd[5]~input_o ;
wire \Selector46~0_combout ;
wire \Selector46~1_combout ;
wire \cdata_wr[5]~reg0_q ;
wire \Add7~3 ;
wire \Add7~4_combout ;
wire \Selector45~1_combout ;
wire \cdata_wr[6]~reg0_q ;
wire \Add7~5 ;
wire \Add7~6_combout ;
wire \cdata_rd[7]~input_o ;
wire \Selector44~0_combout ;
wire \Selector44~1_combout ;
wire \cdata_wr[7]~reg0_q ;
wire \Add7~7 ;
wire \Add7~8_combout ;
wire \cdata_rd[8]~input_o ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \cdata_wr[8]~reg0_q ;
wire \Add7~9 ;
wire \Add7~10_combout ;
wire \cdata_rd[9]~input_o ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \cdata_wr[9]~reg0_q ;
wire \Add7~11 ;
wire \Add7~12_combout ;
wire \Selector41~1_combout ;
wire \cdata_wr[10]~reg0_q ;
wire \Add7~13 ;
wire \Add7~14_combout ;
wire \cdata_rd[11]~input_o ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \cdata_wr[11]~reg0_q ;
wire \Add7~15 ;
wire \Add7~16_combout ;
wire \cdata_rd[12]~input_o ;
wire \Selector39~0_combout ;
wire \Selector39~1_combout ;
wire \cdata_wr[12]~reg0_q ;
wire \LessThan1~1_cout ;
wire \LessThan1~3_cout ;
wire \LessThan1~5_cout ;
wire \LessThan1~7_cout ;
wire \LessThan1~9_cout ;
wire \LessThan1~11_cout ;
wire \LessThan1~13_cout ;
wire \LessThan1~15_cout ;
wire \LessThan1~17_cout ;
wire \LessThan1~19_cout ;
wire \LessThan1~21_cout ;
wire \LessThan1~23_cout ;
wire \LessThan1~24_combout ;
wire \Selector51~2_combout ;
wire \Selector51~3_combout ;
wire \cdata_wr[0]~reg0_q ;
wire \Selector7~0_combout ;
wire \crd~reg0_q ;
wire \caddr_rd[0]~reg0feeder_combout ;
wire \caddr_rd[6]~0_combout ;
wire \caddr_rd[0]~reg0_q ;
wire \caddr_rd[1]~reg0_q ;
wire \caddr_rd[2]~reg0_q ;
wire \caddr_rd[3]~reg0feeder_combout ;
wire \caddr_rd[3]~reg0_q ;
wire \caddr_rd[4]~reg0feeder_combout ;
wire \caddr_rd[4]~reg0_q ;
wire \caddr_rd[5]~reg0feeder_combout ;
wire \caddr_rd[5]~reg0_q ;
wire \caddr_rd[6]~reg0feeder_combout ;
wire \caddr_rd[6]~reg0_q ;
wire \caddr_rd[7]~reg0feeder_combout ;
wire \caddr_rd[7]~reg0_q ;
wire \caddr_rd[8]~reg0feeder_combout ;
wire \caddr_rd[8]~reg0_q ;
wire \caddr_rd[9]~reg0feeder_combout ;
wire \caddr_rd[9]~reg0_q ;
wire \caddr_rd[10]~reg0feeder_combout ;
wire \caddr_rd[10]~reg0_q ;
wire \caddr_rd[11]~reg0feeder_combout ;
wire \caddr_rd[11]~reg0_q ;
wire \Selector6~0_combout ;
wire \csel~reg0_q ;
wire [11:0] center;
wire [3:0] counter;
wire [25:0] conv_res;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT17  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X66_Y53_N23
cycloneive_io_obuf \busy~output (
	.i(\busy~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy~output_o ),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \iaddr[0]~output (
	.i(\iaddr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[0]~output .bus_hold = "false";
defparam \iaddr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \iaddr[1]~output (
	.i(\iaddr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[1]~output .bus_hold = "false";
defparam \iaddr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneive_io_obuf \iaddr[2]~output (
	.i(\iaddr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[2]~output .bus_hold = "false";
defparam \iaddr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \iaddr[3]~output (
	.i(\iaddr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[3]~output .bus_hold = "false";
defparam \iaddr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneive_io_obuf \iaddr[4]~output (
	.i(\iaddr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[4]~output .bus_hold = "false";
defparam \iaddr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N23
cycloneive_io_obuf \iaddr[5]~output (
	.i(\iaddr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[5]~output .bus_hold = "false";
defparam \iaddr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N2
cycloneive_io_obuf \iaddr[6]~output (
	.i(\iaddr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[6]~output .bus_hold = "false";
defparam \iaddr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N9
cycloneive_io_obuf \iaddr[7]~output (
	.i(\iaddr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[7]~output .bus_hold = "false";
defparam \iaddr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \iaddr[8]~output (
	.i(\iaddr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[8]~output .bus_hold = "false";
defparam \iaddr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N16
cycloneive_io_obuf \iaddr[9]~output (
	.i(\iaddr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[9]~output .bus_hold = "false";
defparam \iaddr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneive_io_obuf \iaddr[10]~output (
	.i(\iaddr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[10]~output .bus_hold = "false";
defparam \iaddr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \iaddr[11]~output (
	.i(\iaddr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[11]~output .bus_hold = "false";
defparam \iaddr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N16
cycloneive_io_obuf \cwr~output (
	.i(\cwr~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cwr~output_o ),
	.obar());
// synopsys translate_off
defparam \cwr~output .bus_hold = "false";
defparam \cwr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \caddr_wr[0]~output (
	.i(\caddr_wr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[0]~output .bus_hold = "false";
defparam \caddr_wr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneive_io_obuf \caddr_wr[1]~output (
	.i(\caddr_wr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[1]~output .bus_hold = "false";
defparam \caddr_wr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \caddr_wr[2]~output (
	.i(\caddr_wr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[2]~output .bus_hold = "false";
defparam \caddr_wr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \caddr_wr[3]~output (
	.i(\caddr_wr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[3]~output .bus_hold = "false";
defparam \caddr_wr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \caddr_wr[4]~output (
	.i(\caddr_wr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[4]~output .bus_hold = "false";
defparam \caddr_wr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N23
cycloneive_io_obuf \caddr_wr[5]~output (
	.i(\caddr_wr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[5]~output .bus_hold = "false";
defparam \caddr_wr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N9
cycloneive_io_obuf \caddr_wr[6]~output (
	.i(\caddr_wr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[6]~output .bus_hold = "false";
defparam \caddr_wr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N16
cycloneive_io_obuf \caddr_wr[7]~output (
	.i(\caddr_wr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[7]~output .bus_hold = "false";
defparam \caddr_wr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneive_io_obuf \caddr_wr[8]~output (
	.i(\caddr_wr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[8]~output .bus_hold = "false";
defparam \caddr_wr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \caddr_wr[9]~output (
	.i(\caddr_wr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[9]~output .bus_hold = "false";
defparam \caddr_wr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N23
cycloneive_io_obuf \caddr_wr[10]~output (
	.i(\caddr_wr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[10]~output .bus_hold = "false";
defparam \caddr_wr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \caddr_wr[11]~output (
	.i(\caddr_wr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_wr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_wr[11]~output .bus_hold = "false";
defparam \caddr_wr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \cdata_wr[0]~output (
	.i(\cdata_wr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[0]~output .bus_hold = "false";
defparam \cdata_wr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \cdata_wr[1]~output (
	.i(\cdata_wr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[1]~output .bus_hold = "false";
defparam \cdata_wr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \cdata_wr[2]~output (
	.i(\cdata_wr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[2]~output .bus_hold = "false";
defparam \cdata_wr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N9
cycloneive_io_obuf \cdata_wr[3]~output (
	.i(\cdata_wr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[3]~output .bus_hold = "false";
defparam \cdata_wr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N2
cycloneive_io_obuf \cdata_wr[4]~output (
	.i(\cdata_wr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[4]~output .bus_hold = "false";
defparam \cdata_wr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneive_io_obuf \cdata_wr[5]~output (
	.i(\cdata_wr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[5]~output .bus_hold = "false";
defparam \cdata_wr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \cdata_wr[6]~output (
	.i(\cdata_wr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[6]~output .bus_hold = "false";
defparam \cdata_wr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \cdata_wr[7]~output (
	.i(\cdata_wr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[7]~output .bus_hold = "false";
defparam \cdata_wr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \cdata_wr[8]~output (
	.i(\cdata_wr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[8]~output .bus_hold = "false";
defparam \cdata_wr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N2
cycloneive_io_obuf \cdata_wr[9]~output (
	.i(\cdata_wr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[9]~output .bus_hold = "false";
defparam \cdata_wr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \cdata_wr[10]~output (
	.i(\cdata_wr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[10]~output .bus_hold = "false";
defparam \cdata_wr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \cdata_wr[11]~output (
	.i(\cdata_wr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[11]~output .bus_hold = "false";
defparam \cdata_wr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneive_io_obuf \cdata_wr[12]~output (
	.i(\cdata_wr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cdata_wr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cdata_wr[12]~output .bus_hold = "false";
defparam \cdata_wr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N23
cycloneive_io_obuf \crd~output (
	.i(!\crd~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\crd~output_o ),
	.obar());
// synopsys translate_off
defparam \crd~output .bus_hold = "false";
defparam \crd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \caddr_rd[0]~output (
	.i(\caddr_rd[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[0]~output .bus_hold = "false";
defparam \caddr_rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N23
cycloneive_io_obuf \caddr_rd[1]~output (
	.i(\caddr_rd[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[1]~output .bus_hold = "false";
defparam \caddr_rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N16
cycloneive_io_obuf \caddr_rd[2]~output (
	.i(\caddr_rd[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[2]~output .bus_hold = "false";
defparam \caddr_rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \caddr_rd[3]~output (
	.i(\caddr_rd[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[3]~output .bus_hold = "false";
defparam \caddr_rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N9
cycloneive_io_obuf \caddr_rd[4]~output (
	.i(\caddr_rd[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[4]~output .bus_hold = "false";
defparam \caddr_rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N2
cycloneive_io_obuf \caddr_rd[5]~output (
	.i(\caddr_rd[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[5]~output .bus_hold = "false";
defparam \caddr_rd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneive_io_obuf \caddr_rd[6]~output (
	.i(\caddr_rd[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[6]~output .bus_hold = "false";
defparam \caddr_rd[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneive_io_obuf \caddr_rd[7]~output (
	.i(\caddr_rd[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[7]~output .bus_hold = "false";
defparam \caddr_rd[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneive_io_obuf \caddr_rd[8]~output (
	.i(\caddr_rd[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[8]~output .bus_hold = "false";
defparam \caddr_rd[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \caddr_rd[9]~output (
	.i(\caddr_rd[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[9]~output .bus_hold = "false";
defparam \caddr_rd[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \caddr_rd[10]~output (
	.i(\caddr_rd[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[10]~output .bus_hold = "false";
defparam \caddr_rd[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N23
cycloneive_io_obuf \caddr_rd[11]~output (
	.i(\caddr_rd[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\caddr_rd[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \caddr_rd[11]~output .bus_hold = "false";
defparam \caddr_rd[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneive_io_obuf \csel~output (
	.i(\csel~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\csel~output_o ),
	.obar());
// synopsys translate_off
defparam \csel~output .bus_hold = "false";
defparam \csel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N4
cycloneive_lcell_comb \center[0]~12 (
// Equation(s):
// \center[0]~12_combout  = center[0] $ (VCC)
// \center[0]~13  = CARRY(center[0])

	.dataa(gnd),
	.datab(center[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\center[0]~12_combout ),
	.cout(\center[0]~13 ));
// synopsys translate_off
defparam \center[0]~12 .lut_mask = 16'h33CC;
defparam \center[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X73_Y43_N7
dffeas \caddr_wr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[1]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N28
cycloneive_lcell_comb \caddr_wr[2]~reg0feeder (
// Equation(s):
// \caddr_wr[2]~reg0feeder_combout  = center[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[2]),
	.cin(gnd),
	.combout(\caddr_wr[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_wr[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_wr[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N29
dffeas \caddr_wr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_wr[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[2]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N15
dffeas \caddr_wr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[3]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N1
dffeas \caddr_wr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[0]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N14
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\caddr_wr[1]~reg0_q  & (\caddr_wr[2]~reg0_q  & (\caddr_wr[3]~reg0_q  & \caddr_wr[0]~reg0_q )))

	.dataa(\caddr_wr[1]~reg0_q ),
	.datab(\caddr_wr[2]~reg0_q ),
	.datac(\caddr_wr[3]~reg0_q ),
	.datad(\caddr_wr[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h8000;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N22
cycloneive_lcell_comb \caddr_wr[5]~reg0feeder (
// Equation(s):
// \caddr_wr[5]~reg0feeder_combout  = center[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[5]),
	.cin(gnd),
	.combout(\caddr_wr[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_wr[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_wr[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N23
dffeas \caddr_wr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_wr[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[5]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N24
cycloneive_lcell_comb \caddr_wr[6]~reg0feeder (
// Equation(s):
// \caddr_wr[6]~reg0feeder_combout  = center[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[6]),
	.cin(gnd),
	.combout(\caddr_wr[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_wr[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_wr[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N25
dffeas \caddr_wr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_wr[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[6]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N19
dffeas \caddr_wr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[7]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N17
dffeas \caddr_wr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[4]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N18
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\caddr_wr[5]~reg0_q  & (\caddr_wr[6]~reg0_q  & (\caddr_wr[7]~reg0_q  & \caddr_wr[4]~reg0_q )))

	.dataa(\caddr_wr[5]~reg0_q ),
	.datab(\caddr_wr[6]~reg0_q ),
	.datac(\caddr_wr[7]~reg0_q ),
	.datad(\caddr_wr[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h8000;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N20
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\state.LAYER1_WRITECEILING~q  & (((!\Equal3~1_combout ) # (!\Equal3~2_combout )) # (!\Equal3~0_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\state.LAYER1_WRITECEILING~q ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h70F0;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y27_N8
cycloneive_io_ibuf \ready~input (
	.i(ready),
	.ibar(gnd),
	.o(\ready~input_o ));
// synopsys translate_off
defparam \ready~input .bus_hold = "false";
defparam \ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\state.FINISH~q  & ((\state.INIT~q ) # (\ready~input_o )))

	.dataa(\state.FINISH~q ),
	.datab(gnd),
	.datac(\state.INIT~q ),
	.datad(\ready~input_o ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h5550;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \state.INIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT .is_wysiwyg = "true";
defparam \state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \cwr~1 (
// Equation(s):
// \cwr~1_combout  = (\state.INIT~q  & !\state.FINISH~q )

	.dataa(gnd),
	.datab(\state.INIT~q ),
	.datac(gnd),
	.datad(\state.FINISH~q ),
	.cin(gnd),
	.combout(\cwr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cwr~1 .lut_mask = 16'h00CC;
defparam \cwr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (counter[0] & (((!\cwr~1_combout )))) # (!counter[0] & ((\state.ATCONV_PADDING~q ) # ((\state.MAXPOOING~q ))))

	.dataa(\state.ATCONV_PADDING~q ),
	.datab(\cwr~1_combout ),
	.datac(counter[0]),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'h3F3A;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (!\state.LAYER1_WRITECEILING~q  & (!\state.LAYER0_WRITERELU~q  & (counter[0] $ (counter[1]))))

	.dataa(counter[0]),
	.datab(\state.LAYER1_WRITECEILING~q ),
	.datac(counter[1]),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h0012;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N27
dffeas \counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = (!\cwr~0_combout  & (counter[2] $ (((counter[0] & counter[1])))))

	.dataa(counter[0]),
	.datab(counter[1]),
	.datac(counter[2]),
	.datad(\cwr~0_combout ),
	.cin(gnd),
	.combout(\Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~4 .lut_mask = 16'h0078;
defparam \Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \iaddr[6]~37 (
// Equation(s):
// \iaddr[6]~37_combout  = (counter[0] & counter[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[0]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\iaddr[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~37 .lut_mask = 16'hF000;
defparam \iaddr[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (!\cwr~0_combout  & (counter[3] $ (((counter[2] & \iaddr[6]~37_combout )))))

	.dataa(counter[2]),
	.datab(\iaddr[6]~37_combout ),
	.datac(counter[3]),
	.datad(\cwr~0_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'h0078;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N24
cycloneive_lcell_comb \state_next.LAYER0_WRITERELU~0 (
// Equation(s):
// \state_next.LAYER0_WRITERELU~0_combout  = (!counter[1] & (counter[0] & (!counter[2] & counter[3])))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\state_next.LAYER0_WRITERELU~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.LAYER0_WRITERELU~0 .lut_mask = 16'h0400;
defparam \state_next.LAYER0_WRITERELU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.ATCONV_PADDING~q  & (((!\state.INIT~q  & \ready~input_o )) # (!\state_next.LAYER0_WRITERELU~0_combout ))) # (!\state.ATCONV_PADDING~q  & (!\state.INIT~q  & ((\ready~input_o ))))

	.dataa(\state.ATCONV_PADDING~q ),
	.datab(\state.INIT~q ),
	.datac(\state_next.LAYER0_WRITERELU~0_combout ),
	.datad(\ready~input_o ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h3B0A;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N6
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (center[10] & (center[9] & (center[7] & center[8])))

	.dataa(center[10]),
	.datab(center[9]),
	.datac(center[7]),
	.datad(center[8]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N24
cycloneive_lcell_comb \center[10]~32 (
// Equation(s):
// \center[10]~32_combout  = (center[10] & (\center[9]~31  $ (GND))) # (!center[10] & (!\center[9]~31  & VCC))
// \center[10]~33  = CARRY((center[10] & !\center[9]~31 ))

	.dataa(gnd),
	.datab(center[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[9]~31 ),
	.combout(\center[10]~32_combout ),
	.cout(\center[10]~33 ));
// synopsys translate_off
defparam \center[10]~32 .lut_mask = 16'hC30C;
defparam \center[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
cycloneive_lcell_comb \center[11]~34 (
// Equation(s):
// \center[11]~34_combout  = center[11] $ (\center[10]~33 )

	.dataa(center[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\center[10]~33 ),
	.combout(\center[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \center[11]~34 .lut_mask = 16'h5A5A;
defparam \center[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N27
dffeas \center[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[11]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[11]),
	.prn(vcc));
// synopsys translate_off
defparam \center[11] .is_wysiwyg = "true";
defparam \center[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N8
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (center[3] & (center[4] & (center[1] & center[2])))

	.dataa(center[3]),
	.datab(center[4]),
	.datac(center[1]),
	.datad(center[2]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N12
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Equal1~1_combout  & (center[11] & (\Equal1~0_combout  & center[5])))

	.dataa(\Equal1~1_combout ),
	.datab(center[11]),
	.datac(\Equal1~0_combout ),
	.datad(center[5]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h8000;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N30
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Equal1~2_combout  & (center[0] & center[6]))

	.dataa(\Equal1~2_combout ),
	.datab(gnd),
	.datac(center[0]),
	.datad(center[6]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'hA000;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\state.LAYER0_WRITERELU~q  & !\Equal1~3_combout ))

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(\Selector1~0_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hF0FC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \state.ATCONV_PADDING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ATCONV_PADDING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ATCONV_PADDING .is_wysiwyg = "true";
defparam \state.ATCONV_PADDING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \state_next.LAYER0_WRITERELU~1 (
// Equation(s):
// \state_next.LAYER0_WRITERELU~1_combout  = (\state.ATCONV_PADDING~q  & \state_next.LAYER0_WRITERELU~0_combout )

	.dataa(\state.ATCONV_PADDING~q ),
	.datab(gnd),
	.datac(\state_next.LAYER0_WRITERELU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_next.LAYER0_WRITERELU~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.LAYER0_WRITERELU~1 .lut_mask = 16'hA0A0;
defparam \state_next.LAYER0_WRITERELU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \state.LAYER0_WRITERELU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_next.LAYER0_WRITERELU~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LAYER0_WRITERELU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LAYER0_WRITERELU .is_wysiwyg = "true";
defparam \state.LAYER0_WRITERELU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N14
cycloneive_lcell_comb \state_next.LAYER1_WRITECEILING~0 (
// Equation(s):
// \state_next.LAYER1_WRITECEILING~0_combout  = (!counter[1] & (!counter[0] & (counter[2] & !counter[3])))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\state_next.LAYER1_WRITECEILING~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.LAYER1_WRITECEILING~0 .lut_mask = 16'h0010;
defparam \state_next.LAYER1_WRITECEILING~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.MAXPOOING~q  & !\state_next.LAYER1_WRITECEILING~0_combout )

	.dataa(\state.MAXPOOING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_next.LAYER1_WRITECEILING~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h00AA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Selector2~1_combout ) # ((\Selector2~0_combout ) # ((\state.LAYER0_WRITERELU~q  & \Equal1~3_combout )))

	.dataa(\Selector2~1_combout ),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(\Selector2~0_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hFEFA;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \state.MAXPOOING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.MAXPOOING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.MAXPOOING .is_wysiwyg = "true";
defparam \state.MAXPOOING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \state_next.LAYER1_WRITECEILING~1 (
// Equation(s):
// \state_next.LAYER1_WRITECEILING~1_combout  = (\state.MAXPOOING~q  & \state_next.LAYER1_WRITECEILING~0_combout )

	.dataa(\state.MAXPOOING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_next.LAYER1_WRITECEILING~0_combout ),
	.cin(gnd),
	.combout(\state_next.LAYER1_WRITECEILING~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.LAYER1_WRITECEILING~1 .lut_mask = 16'hAA00;
defparam \state_next.LAYER1_WRITECEILING~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \state.LAYER1_WRITECEILING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_next.LAYER1_WRITECEILING~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LAYER1_WRITECEILING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LAYER1_WRITECEILING .is_wysiwyg = "true";
defparam \state.LAYER1_WRITECEILING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \cwr~0 (
// Equation(s):
// \cwr~0_combout  = (\state.LAYER1_WRITECEILING~q ) # (\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(\state.LAYER1_WRITECEILING~q ),
	.datac(gnd),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\cwr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cwr~0 .lut_mask = 16'hFFCC;
defparam \cwr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N5
dffeas \center[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[0]),
	.prn(vcc));
// synopsys translate_off
defparam \center[0] .is_wysiwyg = "true";
defparam \center[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N6
cycloneive_lcell_comb \center[1]~14 (
// Equation(s):
// \center[1]~14_combout  = (center[1] & (!\center[0]~13 )) # (!center[1] & ((\center[0]~13 ) # (GND)))
// \center[1]~15  = CARRY((!\center[0]~13 ) # (!center[1]))

	.dataa(center[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[0]~13 ),
	.combout(\center[1]~14_combout ),
	.cout(\center[1]~15 ));
// synopsys translate_off
defparam \center[1]~14 .lut_mask = 16'h5A5F;
defparam \center[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N7
dffeas \center[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[1]),
	.prn(vcc));
// synopsys translate_off
defparam \center[1] .is_wysiwyg = "true";
defparam \center[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
cycloneive_lcell_comb \center[2]~16 (
// Equation(s):
// \center[2]~16_combout  = (center[2] & (\center[1]~15  $ (GND))) # (!center[2] & (!\center[1]~15  & VCC))
// \center[2]~17  = CARRY((center[2] & !\center[1]~15 ))

	.dataa(center[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[1]~15 ),
	.combout(\center[2]~16_combout ),
	.cout(\center[2]~17 ));
// synopsys translate_off
defparam \center[2]~16 .lut_mask = 16'hA50A;
defparam \center[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N9
dffeas \center[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[2]),
	.prn(vcc));
// synopsys translate_off
defparam \center[2] .is_wysiwyg = "true";
defparam \center[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N10
cycloneive_lcell_comb \center[3]~18 (
// Equation(s):
// \center[3]~18_combout  = (center[3] & (!\center[2]~17 )) # (!center[3] & ((\center[2]~17 ) # (GND)))
// \center[3]~19  = CARRY((!\center[2]~17 ) # (!center[3]))

	.dataa(center[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[2]~17 ),
	.combout(\center[3]~18_combout ),
	.cout(\center[3]~19 ));
// synopsys translate_off
defparam \center[3]~18 .lut_mask = 16'h5A5F;
defparam \center[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N11
dffeas \center[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[3]),
	.prn(vcc));
// synopsys translate_off
defparam \center[3] .is_wysiwyg = "true";
defparam \center[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N12
cycloneive_lcell_comb \center[4]~20 (
// Equation(s):
// \center[4]~20_combout  = (center[4] & (\center[3]~19  $ (GND))) # (!center[4] & (!\center[3]~19  & VCC))
// \center[4]~21  = CARRY((center[4] & !\center[3]~19 ))

	.dataa(center[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[3]~19 ),
	.combout(\center[4]~20_combout ),
	.cout(\center[4]~21 ));
// synopsys translate_off
defparam \center[4]~20 .lut_mask = 16'hA50A;
defparam \center[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N13
dffeas \center[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[4]),
	.prn(vcc));
// synopsys translate_off
defparam \center[4] .is_wysiwyg = "true";
defparam \center[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N14
cycloneive_lcell_comb \center[5]~22 (
// Equation(s):
// \center[5]~22_combout  = (center[5] & (!\center[4]~21 )) # (!center[5] & ((\center[4]~21 ) # (GND)))
// \center[5]~23  = CARRY((!\center[4]~21 ) # (!center[5]))

	.dataa(gnd),
	.datab(center[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[4]~21 ),
	.combout(\center[5]~22_combout ),
	.cout(\center[5]~23 ));
// synopsys translate_off
defparam \center[5]~22 .lut_mask = 16'h3C3F;
defparam \center[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N15
dffeas \center[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[5]),
	.prn(vcc));
// synopsys translate_off
defparam \center[5] .is_wysiwyg = "true";
defparam \center[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N16
cycloneive_lcell_comb \center[6]~24 (
// Equation(s):
// \center[6]~24_combout  = (center[6] & (\center[5]~23  $ (GND))) # (!center[6] & (!\center[5]~23  & VCC))
// \center[6]~25  = CARRY((center[6] & !\center[5]~23 ))

	.dataa(center[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[5]~23 ),
	.combout(\center[6]~24_combout ),
	.cout(\center[6]~25 ));
// synopsys translate_off
defparam \center[6]~24 .lut_mask = 16'hA50A;
defparam \center[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N17
dffeas \center[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[6]),
	.prn(vcc));
// synopsys translate_off
defparam \center[6] .is_wysiwyg = "true";
defparam \center[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N18
cycloneive_lcell_comb \center[7]~26 (
// Equation(s):
// \center[7]~26_combout  = (center[7] & (!\center[6]~25 )) # (!center[7] & ((\center[6]~25 ) # (GND)))
// \center[7]~27  = CARRY((!\center[6]~25 ) # (!center[7]))

	.dataa(gnd),
	.datab(center[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[6]~25 ),
	.combout(\center[7]~26_combout ),
	.cout(\center[7]~27 ));
// synopsys translate_off
defparam \center[7]~26 .lut_mask = 16'h3C3F;
defparam \center[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N19
dffeas \center[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[7]),
	.prn(vcc));
// synopsys translate_off
defparam \center[7] .is_wysiwyg = "true";
defparam \center[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneive_lcell_comb \center[8]~28 (
// Equation(s):
// \center[8]~28_combout  = (center[8] & (\center[7]~27  $ (GND))) # (!center[8] & (!\center[7]~27  & VCC))
// \center[8]~29  = CARRY((center[8] & !\center[7]~27 ))

	.dataa(center[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[7]~27 ),
	.combout(\center[8]~28_combout ),
	.cout(\center[8]~29 ));
// synopsys translate_off
defparam \center[8]~28 .lut_mask = 16'hA50A;
defparam \center[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N21
dffeas \center[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[8]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[8]),
	.prn(vcc));
// synopsys translate_off
defparam \center[8] .is_wysiwyg = "true";
defparam \center[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
cycloneive_lcell_comb \center[9]~30 (
// Equation(s):
// \center[9]~30_combout  = (center[9] & (!\center[8]~29 )) # (!center[9] & ((\center[8]~29 ) # (GND)))
// \center[9]~31  = CARRY((!\center[8]~29 ) # (!center[9]))

	.dataa(center[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\center[8]~29 ),
	.combout(\center[9]~30_combout ),
	.cout(\center[9]~31 ));
// synopsys translate_off
defparam \center[9]~30 .lut_mask = 16'h5A5F;
defparam \center[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N23
dffeas \center[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[9]),
	.prn(vcc));
// synopsys translate_off
defparam \center[9] .is_wysiwyg = "true";
defparam \center[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N25
dffeas \center[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\center[10]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(center[10]),
	.prn(vcc));
// synopsys translate_off
defparam \center[10] .is_wysiwyg = "true";
defparam \center[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N31
dffeas \caddr_wr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[10]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N3
dffeas \caddr_wr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[9]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[9]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N29
dffeas \caddr_wr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[11]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N1
dffeas \caddr_wr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cwr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_wr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_wr[8]~reg0 .is_wysiwyg = "true";
defparam \caddr_wr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\caddr_wr[10]~reg0_q  & (\caddr_wr[9]~reg0_q  & (!\caddr_wr[11]~reg0_q  & \caddr_wr[8]~reg0_q )))

	.dataa(\caddr_wr[10]~reg0_q ),
	.datab(\caddr_wr[9]~reg0_q ),
	.datac(\caddr_wr[11]~reg0_q ),
	.datad(\caddr_wr[8]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0400;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N4
cycloneive_lcell_comb \state_next.FINISH~0 (
// Equation(s):
// \state_next.FINISH~0_combout  = (\Equal3~0_combout  & (\Equal3~2_combout  & (\state.LAYER1_WRITECEILING~q  & \Equal3~1_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\state.LAYER1_WRITECEILING~q ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\state_next.FINISH~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.FINISH~0 .lut_mask = 16'h8000;
defparam \state_next.FINISH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N5
dffeas \state.FINISH (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_next.FINISH~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.FINISH .is_wysiwyg = "true";
defparam \state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.INIT~q  & (!\state.FINISH~q  & (\busy~reg0_q ))) # (!\state.INIT~q  & (((\busy~reg0_q ) # (\ready~input_o ))))

	.dataa(\state.FINISH~q ),
	.datab(\state.INIT~q ),
	.datac(\busy~reg0_q ),
	.datad(\ready~input_o ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h7370;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \busy~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\busy~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \busy~reg0 .is_wysiwyg = "true";
defparam \busy~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N16
cycloneive_lcell_comb \iaddr[0]~11 (
// Equation(s):
// \iaddr[0]~11_combout  = (counter[2] & ((center[5] & (!counter[1] & counter[0])) # (!center[5] & ((counter[0]) # (!counter[1]))))) # (!counter[2] & ((counter[1] & ((!counter[0]))) # (!counter[1] & (!center[5] & counter[0]))))

	.dataa(center[5]),
	.datab(counter[2]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\iaddr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[0]~11 .lut_mask = 16'h4D34;
defparam \iaddr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N10
cycloneive_lcell_comb \iaddr[0]~12 (
// Equation(s):
// \iaddr[0]~12_combout  = (center[5] & (\Equal1~0_combout  & ((counter[3]) # (\iaddr[0]~11_combout )))) # (!center[5] & ((counter[3]) # ((\iaddr[0]~11_combout ))))

	.dataa(center[5]),
	.datab(counter[3]),
	.datac(\iaddr[0]~11_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\iaddr[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[0]~12 .lut_mask = 16'hFC54;
defparam \iaddr[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N26
cycloneive_lcell_comb \iaddr~10 (
// Equation(s):
// \iaddr~10_combout  = (center[3]) # ((center[4]) # ((center[1]) # (center[2])))

	.dataa(center[3]),
	.datab(center[4]),
	.datac(center[1]),
	.datad(center[2]),
	.cin(gnd),
	.combout(\iaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr~10 .lut_mask = 16'hFFFE;
defparam \iaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N28
cycloneive_lcell_comb \iaddr[0]~13 (
// Equation(s):
// \iaddr[0]~13_combout  = (\iaddr[0]~12_combout  & (((center[0]) # (center[5])))) # (!\iaddr[0]~12_combout  & (center[0] & ((\iaddr~10_combout ) # (center[5]))))

	.dataa(\iaddr[0]~12_combout ),
	.datab(\iaddr~10_combout ),
	.datac(center[0]),
	.datad(center[5]),
	.cin(gnd),
	.combout(\iaddr[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[0]~13 .lut_mask = 16'hFAE0;
defparam \iaddr[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N4
cycloneive_lcell_comb \iaddr[6]~14 (
// Equation(s):
// \iaddr[6]~14_combout  = ((!counter[1] & (!counter[0] & !counter[2]))) # (!counter[3])

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\iaddr[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~14 .lut_mask = 16'h01FF;
defparam \iaddr[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \iaddr[6]~15 (
// Equation(s):
// \iaddr[6]~15_combout  = (\state.ATCONV_PADDING~q  & \iaddr[6]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ATCONV_PADDING~q ),
	.datad(\iaddr[6]~14_combout ),
	.cin(gnd),
	.combout(\iaddr[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~15 .lut_mask = 16'hF000;
defparam \iaddr[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N29
dffeas \iaddr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[0]~reg0 .is_wysiwyg = "true";
defparam \iaddr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N16
cycloneive_lcell_comb \iaddr[1]~16 (
// Equation(s):
// \iaddr[1]~16_combout  = center[1] $ (VCC)
// \iaddr[1]~17  = CARRY(center[1])

	.dataa(gnd),
	.datab(center[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iaddr[1]~16_combout ),
	.cout(\iaddr[1]~17 ));
// synopsys translate_off
defparam \iaddr[1]~16 .lut_mask = 16'h33CC;
defparam \iaddr[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N14
cycloneive_lcell_comb \iaddr[3]~19 (
// Equation(s):
// \iaddr[3]~19_combout  = (counter[1] & (counter[0] & counter[2])) # (!counter[1] & ((counter[0]) # (counter[2])))

	.dataa(counter[1]),
	.datab(gnd),
	.datac(counter[0]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\iaddr[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[3]~19 .lut_mask = 16'hF550;
defparam \iaddr[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N12
cycloneive_lcell_comb \iaddr[3]~18 (
// Equation(s):
// \iaddr[3]~18_combout  = (counter[2] & (!counter[1] & (counter[0]))) # (!counter[2] & (!counter[0] & ((counter[1]) # (counter[3]))))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[0]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\iaddr[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[3]~18 .lut_mask = 16'h4342;
defparam \iaddr[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N8
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\iaddr[3]~18_combout ) # ((center[1] & \iaddr[3]~19_combout ))

	.dataa(gnd),
	.datab(center[1]),
	.datac(\iaddr[3]~19_combout ),
	.datad(\iaddr[3]~18_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hFFC0;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N2
cycloneive_lcell_comb \iaddr[3]~20 (
// Equation(s):
// \iaddr[3]~20_combout  = (!\iaddr[3]~18_combout  & (!\iaddr[3]~19_combout  & ((\iaddr~10_combout ) # (center[5]))))

	.dataa(\iaddr[3]~18_combout ),
	.datab(\iaddr~10_combout ),
	.datac(\iaddr[3]~19_combout ),
	.datad(center[5]),
	.cin(gnd),
	.combout(\iaddr[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[3]~20 .lut_mask = 16'h0504;
defparam \iaddr[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N0
cycloneive_lcell_comb \iaddr[3]~21 (
// Equation(s):
// \iaddr[3]~21_combout  = (!\iaddr[3]~20_combout  & (((center[5] & \Equal1~0_combout )) # (!\iaddr[3]~18_combout )))

	.dataa(center[5]),
	.datab(\iaddr[3]~20_combout ),
	.datac(\iaddr[3]~18_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\iaddr[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[3]~21 .lut_mask = 16'h2303;
defparam \iaddr[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N17
dffeas \iaddr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[1]~16_combout ),
	.asdata(\Mux14~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[3]~21_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[1]~reg0 .is_wysiwyg = "true";
defparam \iaddr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N6
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (counter[3]) # ((counter[1] & (counter[2] $ (!counter[0]))) # (!counter[1] & ((counter[2]) # (counter[0]))))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[0]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hFFD6;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N18
cycloneive_lcell_comb \iaddr[2]~22 (
// Equation(s):
// \iaddr[2]~22_combout  = (\Add2~0_combout  & ((center[2] & (!\iaddr[1]~17 )) # (!center[2] & ((\iaddr[1]~17 ) # (GND))))) # (!\Add2~0_combout  & ((center[2] & (\iaddr[1]~17  & VCC)) # (!center[2] & (!\iaddr[1]~17 ))))
// \iaddr[2]~23  = CARRY((\Add2~0_combout  & ((!\iaddr[1]~17 ) # (!center[2]))) # (!\Add2~0_combout  & (!center[2] & !\iaddr[1]~17 )))

	.dataa(\Add2~0_combout ),
	.datab(center[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[1]~17 ),
	.combout(\iaddr[2]~22_combout ),
	.cout(\iaddr[2]~23 ));
// synopsys translate_off
defparam \iaddr[2]~22 .lut_mask = 16'h692B;
defparam \iaddr[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N26
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\iaddr[3]~18_combout ) # ((center[2] & \iaddr[3]~19_combout ))

	.dataa(gnd),
	.datab(center[2]),
	.datac(\iaddr[3]~19_combout ),
	.datad(\iaddr[3]~18_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hFFC0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N19
dffeas \iaddr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[2]~22_combout ),
	.asdata(\Mux13~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[3]~21_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[2]~reg0 .is_wysiwyg = "true";
defparam \iaddr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N20
cycloneive_lcell_comb \iaddr[3]~24 (
// Equation(s):
// \iaddr[3]~24_combout  = ((\Add2~0_combout  $ (center[3] $ (\iaddr[2]~23 )))) # (GND)
// \iaddr[3]~25  = CARRY((\Add2~0_combout  & (center[3] & !\iaddr[2]~23 )) # (!\Add2~0_combout  & ((center[3]) # (!\iaddr[2]~23 ))))

	.dataa(\Add2~0_combout ),
	.datab(center[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[2]~23 ),
	.combout(\iaddr[3]~24_combout ),
	.cout(\iaddr[3]~25 ));
// synopsys translate_off
defparam \iaddr[3]~24 .lut_mask = 16'h964D;
defparam \iaddr[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N10
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\iaddr[3]~18_combout ) # ((\iaddr[3]~19_combout  & center[3]))

	.dataa(\iaddr[3]~19_combout ),
	.datab(gnd),
	.datac(\iaddr[3]~18_combout ),
	.datad(center[3]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFAF0;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N21
dffeas \iaddr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[3]~24_combout ),
	.asdata(\Mux12~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[3]~21_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[3]~reg0 .is_wysiwyg = "true";
defparam \iaddr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N22
cycloneive_lcell_comb \iaddr[4]~26 (
// Equation(s):
// \iaddr[4]~26_combout  = (\Add2~0_combout  & ((center[4] & (!\iaddr[3]~25 )) # (!center[4] & ((\iaddr[3]~25 ) # (GND))))) # (!\Add2~0_combout  & ((center[4] & (\iaddr[3]~25  & VCC)) # (!center[4] & (!\iaddr[3]~25 ))))
// \iaddr[4]~27  = CARRY((\Add2~0_combout  & ((!\iaddr[3]~25 ) # (!center[4]))) # (!\Add2~0_combout  & (!center[4] & !\iaddr[3]~25 )))

	.dataa(\Add2~0_combout ),
	.datab(center[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[3]~25 ),
	.combout(\iaddr[4]~26_combout ),
	.cout(\iaddr[4]~27 ));
// synopsys translate_off
defparam \iaddr[4]~26 .lut_mask = 16'h692B;
defparam \iaddr[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N4
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\iaddr[3]~18_combout ) # ((center[4] & \iaddr[3]~19_combout ))

	.dataa(gnd),
	.datab(center[4]),
	.datac(\iaddr[3]~19_combout ),
	.datad(\iaddr[3]~18_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hFFC0;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N23
dffeas \iaddr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[4]~26_combout ),
	.asdata(\Mux11~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[3]~21_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[4]~reg0 .is_wysiwyg = "true";
defparam \iaddr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N24
cycloneive_lcell_comb \iaddr[5]~28 (
// Equation(s):
// \iaddr[5]~28_combout  = \Add2~0_combout  $ (\iaddr[4]~27  $ (center[5]))

	.dataa(\Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(center[5]),
	.cin(\iaddr[4]~27 ),
	.combout(\iaddr[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[5]~28 .lut_mask = 16'hA55A;
defparam \iaddr[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N30
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\iaddr[3]~18_combout ) # ((center[5] & \iaddr[3]~19_combout ))

	.dataa(center[5]),
	.datab(gnd),
	.datac(\iaddr[3]~19_combout ),
	.datad(\iaddr[3]~18_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hFFA0;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N25
dffeas \iaddr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[5]~28_combout ),
	.asdata(\Mux10~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[3]~21_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[5]~reg0 .is_wysiwyg = "true";
defparam \iaddr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
cycloneive_lcell_comb \iaddr~30 (
// Equation(s):
// \iaddr~30_combout  = (center[9]) # ((center[10]) # ((center[8]) # (center[7])))

	.dataa(center[9]),
	.datab(center[10]),
	.datac(center[8]),
	.datad(center[7]),
	.cin(gnd),
	.combout(\iaddr~30_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr~30 .lut_mask = 16'hFFFE;
defparam \iaddr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N14
cycloneive_lcell_comb \iaddr[6]~31 (
// Equation(s):
// \iaddr[6]~31_combout  = (counter[2]) # ((counter[3]) # ((counter[1] & counter[0])))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\iaddr[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~31 .lut_mask = 16'hFEFC;
defparam \iaddr[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N10
cycloneive_lcell_comb \iaddr[6]~32 (
// Equation(s):
// \iaddr[6]~32_combout  = (center[6] & ((center[11]) # ((\iaddr~30_combout ) # (\iaddr[6]~31_combout ))))

	.dataa(center[6]),
	.datab(center[11]),
	.datac(\iaddr~30_combout ),
	.datad(\iaddr[6]~31_combout ),
	.cin(gnd),
	.combout(\iaddr[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~32 .lut_mask = 16'hAAA8;
defparam \iaddr[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N12
cycloneive_lcell_comb \iaddr[9]~33 (
// Equation(s):
// \iaddr[9]~33_combout  = (counter[3]) # ((counter[2] & counter[1]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\iaddr[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[9]~33 .lut_mask = 16'hFAAA;
defparam \iaddr[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N24
cycloneive_lcell_comb \iaddr[6]~34 (
// Equation(s):
// \iaddr[6]~34_combout  = (\iaddr[6]~32_combout ) # ((center[11] & (\Equal1~1_combout  & \iaddr[9]~33_combout )))

	.dataa(\iaddr[6]~32_combout ),
	.datab(center[11]),
	.datac(\Equal1~1_combout ),
	.datad(\iaddr[9]~33_combout ),
	.cin(gnd),
	.combout(\iaddr[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[6]~34 .lut_mask = 16'hEAAA;
defparam \iaddr[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N25
dffeas \iaddr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[6]~reg0 .is_wysiwyg = "true";
defparam \iaddr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N14
cycloneive_lcell_comb \iaddr[7]~35 (
// Equation(s):
// \iaddr[7]~35_combout  = center[7] $ (VCC)
// \iaddr[7]~36  = CARRY(center[7])

	.dataa(center[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iaddr[7]~35_combout ),
	.cout(\iaddr[7]~36 ));
// synopsys translate_off
defparam \iaddr[7]~35 .lut_mask = 16'h55AA;
defparam \iaddr[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N8
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\iaddr[9]~33_combout ) # ((center[7] & ((\iaddr[6]~37_combout ) # (counter[2]))))

	.dataa(\iaddr[9]~33_combout ),
	.datab(\iaddr[6]~37_combout ),
	.datac(counter[2]),
	.datad(center[7]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hFEAA;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N24
cycloneive_lcell_comb \iaddr[9]~38 (
// Equation(s):
// \iaddr[9]~38_combout  = (!counter[2] & (!counter[3] & ((!counter[0]) # (!counter[1]))))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\iaddr[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[9]~38 .lut_mask = 16'h0103;
defparam \iaddr[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneive_lcell_comb \iaddr[9]~39 (
// Equation(s):
// \iaddr[9]~39_combout  = (\iaddr[9]~38_combout  & ((center[11]) # (\iaddr~30_combout )))

	.dataa(center[11]),
	.datab(\iaddr~30_combout ),
	.datac(gnd),
	.datad(\iaddr[9]~38_combout ),
	.cin(gnd),
	.combout(\iaddr[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[9]~39 .lut_mask = 16'hEE00;
defparam \iaddr[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N2
cycloneive_lcell_comb \iaddr[9]~40 (
// Equation(s):
// \iaddr[9]~40_combout  = (!\iaddr[9]~39_combout  & (((center[11] & \Equal1~1_combout )) # (!\iaddr[9]~33_combout )))

	.dataa(\iaddr[9]~33_combout ),
	.datab(center[11]),
	.datac(\Equal1~1_combout ),
	.datad(\iaddr[9]~39_combout ),
	.cin(gnd),
	.combout(\iaddr[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[9]~40 .lut_mask = 16'h00D5;
defparam \iaddr[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N15
dffeas \iaddr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[7]~35_combout ),
	.asdata(\Mux8~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[9]~40_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[7]~reg0 .is_wysiwyg = "true";
defparam \iaddr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (counter[2]) # (counter[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hFFF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N16
cycloneive_lcell_comb \iaddr[8]~41 (
// Equation(s):
// \iaddr[8]~41_combout  = (center[8] & ((\Add0~0_combout  & (!\iaddr[7]~36 )) # (!\Add0~0_combout  & (\iaddr[7]~36  & VCC)))) # (!center[8] & ((\Add0~0_combout  & ((\iaddr[7]~36 ) # (GND))) # (!\Add0~0_combout  & (!\iaddr[7]~36 ))))
// \iaddr[8]~42  = CARRY((center[8] & (\Add0~0_combout  & !\iaddr[7]~36 )) # (!center[8] & ((\Add0~0_combout ) # (!\iaddr[7]~36 ))))

	.dataa(center[8]),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[7]~36 ),
	.combout(\iaddr[8]~41_combout ),
	.cout(\iaddr[8]~42 ));
// synopsys translate_off
defparam \iaddr[8]~41 .lut_mask = 16'h694D;
defparam \iaddr[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N4
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\iaddr[9]~33_combout ) # ((center[8] & ((counter[2]) # (\iaddr[6]~37_combout ))))

	.dataa(counter[2]),
	.datab(\iaddr[6]~37_combout ),
	.datac(center[8]),
	.datad(\iaddr[9]~33_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hFFE0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N17
dffeas \iaddr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[8]~41_combout ),
	.asdata(\Mux7~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[9]~40_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[8]~reg0 .is_wysiwyg = "true";
defparam \iaddr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N18
cycloneive_lcell_comb \iaddr[9]~43 (
// Equation(s):
// \iaddr[9]~43_combout  = ((\Add0~0_combout  $ (center[9] $ (\iaddr[8]~42 )))) # (GND)
// \iaddr[9]~44  = CARRY((\Add0~0_combout  & (center[9] & !\iaddr[8]~42 )) # (!\Add0~0_combout  & ((center[9]) # (!\iaddr[8]~42 ))))

	.dataa(\Add0~0_combout ),
	.datab(center[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[8]~42 ),
	.combout(\iaddr[9]~43_combout ),
	.cout(\iaddr[9]~44 ));
// synopsys translate_off
defparam \iaddr[9]~43 .lut_mask = 16'h964D;
defparam \iaddr[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N26
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\iaddr[9]~33_combout ) # ((center[9] & ((counter[2]) # (\iaddr[6]~37_combout ))))

	.dataa(\iaddr[9]~33_combout ),
	.datab(center[9]),
	.datac(counter[2]),
	.datad(\iaddr[6]~37_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hEEEA;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N19
dffeas \iaddr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[9]~43_combout ),
	.asdata(\Mux6~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[9]~40_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[9]~reg0 .is_wysiwyg = "true";
defparam \iaddr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N20
cycloneive_lcell_comb \iaddr[10]~45 (
// Equation(s):
// \iaddr[10]~45_combout  = (center[10] & ((\Add0~0_combout  & (!\iaddr[9]~44 )) # (!\Add0~0_combout  & (\iaddr[9]~44  & VCC)))) # (!center[10] & ((\Add0~0_combout  & ((\iaddr[9]~44 ) # (GND))) # (!\Add0~0_combout  & (!\iaddr[9]~44 ))))
// \iaddr[10]~46  = CARRY((center[10] & (\Add0~0_combout  & !\iaddr[9]~44 )) # (!center[10] & ((\Add0~0_combout ) # (!\iaddr[9]~44 ))))

	.dataa(center[10]),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\iaddr[9]~44 ),
	.combout(\iaddr[10]~45_combout ),
	.cout(\iaddr[10]~46 ));
// synopsys translate_off
defparam \iaddr[10]~45 .lut_mask = 16'h694D;
defparam \iaddr[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N28
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\iaddr[9]~33_combout ) # ((center[10] & ((\iaddr[6]~37_combout ) # (counter[2]))))

	.dataa(\iaddr[9]~33_combout ),
	.datab(\iaddr[6]~37_combout ),
	.datac(counter[2]),
	.datad(center[10]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFEAA;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N21
dffeas \iaddr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[10]~45_combout ),
	.asdata(\Mux5~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[9]~40_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[10]~reg0 .is_wysiwyg = "true";
defparam \iaddr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N22
cycloneive_lcell_comb \iaddr[11]~47 (
// Equation(s):
// \iaddr[11]~47_combout  = \Add0~0_combout  $ (\iaddr[10]~46  $ (center[11]))

	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(center[11]),
	.cin(\iaddr[10]~46 ),
	.combout(\iaddr[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[11]~47 .lut_mask = 16'hC33C;
defparam \iaddr[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N30
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\iaddr[9]~33_combout ) # ((center[11] & ((counter[2]) # (\iaddr[6]~37_combout ))))

	.dataa(\iaddr[9]~33_combout ),
	.datab(center[11]),
	.datac(counter[2]),
	.datad(\iaddr[6]~37_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hEEEA;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N23
dffeas \iaddr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iaddr[11]~47_combout ),
	.asdata(\Mux4~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iaddr[9]~40_combout ),
	.ena(\iaddr[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iaddr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iaddr[11]~reg0 .is_wysiwyg = "true";
defparam \iaddr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\state.LAYER1_WRITECEILING~q ) # ((\state.LAYER0_WRITERELU~q ) # ((!\cwr~1_combout  & \cwr~reg0_q )))

	.dataa(\state.LAYER1_WRITECEILING~q ),
	.datab(\cwr~1_combout ),
	.datac(\cwr~reg0_q ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'hFFBA;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \cwr~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cwr~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cwr~reg0 .is_wysiwyg = "true";
defparam \cwr~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N22
cycloneive_io_ibuf \idata[0]~input (
	.i(idata[0]),
	.ibar(gnd),
	.o(\idata[0]~input_o ));
// synopsys translate_off
defparam \idata[0]~input .bus_hold = "false";
defparam \idata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N8
cycloneive_io_ibuf \idata[1]~input (
	.i(idata[1]),
	.ibar(gnd),
	.o(\idata[1]~input_o ));
// synopsys translate_off
defparam \idata[1]~input .bus_hold = "false";
defparam \idata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y33_N8
cycloneive_io_ibuf \idata[2]~input (
	.i(idata[2]),
	.ibar(gnd),
	.o(\idata[2]~input_o ));
// synopsys translate_off
defparam \idata[2]~input .bus_hold = "false";
defparam \idata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N1
cycloneive_io_ibuf \idata[3]~input (
	.i(idata[3]),
	.ibar(gnd),
	.o(\idata[3]~input_o ));
// synopsys translate_off
defparam \idata[3]~input .bus_hold = "false";
defparam \idata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y33_N1
cycloneive_io_ibuf \idata[4]~input (
	.i(idata[4]),
	.ibar(gnd),
	.o(\idata[4]~input_o ));
// synopsys translate_off
defparam \idata[4]~input .bus_hold = "false";
defparam \idata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N8
cycloneive_io_ibuf \idata[5]~input (
	.i(idata[5]),
	.ibar(gnd),
	.o(\idata[5]~input_o ));
// synopsys translate_off
defparam \idata[5]~input .bus_hold = "false";
defparam \idata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N1
cycloneive_io_ibuf \idata[6]~input (
	.i(idata[6]),
	.ibar(gnd),
	.o(\idata[6]~input_o ));
// synopsys translate_off
defparam \idata[6]~input .bus_hold = "false";
defparam \idata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y32_N15
cycloneive_io_ibuf \idata[7]~input (
	.i(idata[7]),
	.ibar(gnd),
	.o(\idata[7]~input_o ));
// synopsys translate_off
defparam \idata[7]~input .bus_hold = "false";
defparam \idata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N15
cycloneive_io_ibuf \idata[8]~input (
	.i(idata[8]),
	.ibar(gnd),
	.o(\idata[8]~input_o ));
// synopsys translate_off
defparam \idata[8]~input .bus_hold = "false";
defparam \idata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y53_N8
cycloneive_io_ibuf \idata[9]~input (
	.i(idata[9]),
	.ibar(gnd),
	.o(\idata[9]~input_o ));
// synopsys translate_off
defparam \idata[9]~input .bus_hold = "false";
defparam \idata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N8
cycloneive_io_ibuf \idata[10]~input (
	.i(idata[10]),
	.ibar(gnd),
	.o(\idata[10]~input_o ));
// synopsys translate_off
defparam \idata[10]~input .bus_hold = "false";
defparam \idata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N1
cycloneive_io_ibuf \idata[11]~input (
	.i(idata[11]),
	.ibar(gnd),
	.o(\idata[11]~input_o ));
// synopsys translate_off
defparam \idata[11]~input .bus_hold = "false";
defparam \idata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y40_N15
cycloneive_io_ibuf \idata[12]~input (
	.i(idata[12]),
	.ibar(gnd),
	.o(\idata[12]~input_o ));
// synopsys translate_off
defparam \idata[12]~input .bus_hold = "false";
defparam \idata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (counter[0] & ((counter[1]) # (!counter[2])))

	.dataa(counter[0]),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAA0A;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((counter[0] & counter[1])) # (!counter[2])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(counter[1]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hA0FF;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \iaddr[3]~49 (
// Equation(s):
// \iaddr[3]~49_combout  = ((counter[1]) # (!counter[2])) # (!counter[0])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\iaddr[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \iaddr[3]~49 .lut_mask = 16'hFF5F;
defparam \iaddr[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X54_Y40_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\idata[12]~input_o ,\idata[11]~input_o ,\idata[10]~input_o ,\idata[9]~input_o ,\idata[8]~input_o ,\idata[7]~input_o ,\idata[6]~input_o ,\idata[5]~input_o ,\idata[4]~input_o ,\idata[3]~input_o ,\idata[2]~input_o ,\idata[1]~input_o ,\idata[0]~input_o ,gnd,gnd,gnd,gnd,gnd}),
	.datab({\iaddr[3]~49_combout ,vcc,\iaddr[3]~49_combout ,\iaddr[3]~49_combout ,\Mux2~0_combout ,\Mux3~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X54_Y40_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~16 ,\Mult0|auto_generated|mac_mult1~15 ,\Mult0|auto_generated|mac_mult1~14 ,\Mult0|auto_generated|mac_mult1~13 ,\Mult0|auto_generated|mac_mult1~12 ,\Mult0|auto_generated|mac_mult1~11 ,
\Mult0|auto_generated|mac_mult1~10 ,\Mult0|auto_generated|mac_mult1~9 ,\Mult0|auto_generated|mac_mult1~8 ,\Mult0|auto_generated|mac_mult1~7 ,\Mult0|auto_generated|mac_mult1~6 ,\Mult0|auto_generated|mac_mult1~5 ,\Mult0|auto_generated|mac_mult1~4 ,
\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\Mult0|auto_generated|mac_out2~dataout  & (conv_res[0] $ (VCC))) # (!\Mult0|auto_generated|mac_out2~dataout  & (conv_res[0] & VCC))
// \Add4~1  = CARRY((\Mult0|auto_generated|mac_out2~dataout  & conv_res[0]))

	.dataa(\Mult0|auto_generated|mac_out2~dataout ),
	.datab(conv_res[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.ATCONV_PADDING~q  & \Add4~0_combout )

	.dataa(gnd),
	.datab(\state.ATCONV_PADDING~q ),
	.datac(gnd),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hCC00;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (!counter[1] & (!counter[2] & (!counter[0] & !counter[3])))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[0]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = 16'h0001;
defparam \Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \conv_res[8]~0 (
// Equation(s):
// \conv_res[8]~0_combout  = (\state.ATCONV_PADDING~q  & (!\Equal12~0_combout )) # (!\state.ATCONV_PADDING~q  & ((\state.LAYER0_WRITERELU~q )))

	.dataa(\Equal12~0_combout ),
	.datab(gnd),
	.datac(\state.ATCONV_PADDING~q ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\conv_res[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conv_res[8]~0 .lut_mask = 16'h5F50;
defparam \conv_res[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \conv_res[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[0]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[0] .is_wysiwyg = "true";
defparam \conv_res[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT1  & ((conv_res[1] & (\Add4~1  & VCC)) # (!conv_res[1] & (!\Add4~1 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT1  & ((conv_res[1] & (!\Add4~1 )) # (!conv_res[1] & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT1  & (!conv_res[1] & !\Add4~1 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\Add4~1 ) # (!conv_res[1]))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(conv_res[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\Add4~2_combout  & \state.ATCONV_PADDING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~2_combout ),
	.datad(\state.ATCONV_PADDING~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hF000;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \conv_res[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[1]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[1] .is_wysiwyg = "true";
defparam \conv_res[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((conv_res[2] $ (\Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((conv_res[2] & ((\Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\Add4~3 ))) # (!conv_res[2] & (\Mult0|auto_generated|mac_out2~DATAOUT2  & !\Add4~3 )))

	.dataa(conv_res[2]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\Add4~4_combout  & \state.ATCONV_PADDING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~4_combout ),
	.datad(\state.ATCONV_PADDING~q ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hF000;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \conv_res[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[2]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[2] .is_wysiwyg = "true";
defparam \conv_res[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT3  & ((conv_res[3] & (\Add4~5  & VCC)) # (!conv_res[3] & (!\Add4~5 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & ((conv_res[3] & (!\Add4~5 )) # (!conv_res[3] & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT3  & (!conv_res[3] & !\Add4~5 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\Add4~5 ) # (!conv_res[3]))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(conv_res[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.ATCONV_PADDING~q  & \Add4~6_combout )

	.dataa(gnd),
	.datab(\state.ATCONV_PADDING~q ),
	.datac(gnd),
	.datad(\Add4~6_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hCC00;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \conv_res[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[3]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[3] .is_wysiwyg = "true";
defparam \conv_res[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT4  $ (conv_res[4] $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT4  & ((conv_res[4]) # (!\Add4~7 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT4  & (conv_res[4] & !\Add4~7 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(conv_res[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\Add4~8_combout  & \state.ATCONV_PADDING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~8_combout ),
	.datad(\state.ATCONV_PADDING~q ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF000;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \conv_res[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[4]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[4] .is_wysiwyg = "true";
defparam \conv_res[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT5  & ((conv_res[5] & (\Add4~9  & VCC)) # (!conv_res[5] & (!\Add4~9 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & ((conv_res[5] & (!\Add4~9 )) # (!conv_res[5] & ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT5  & (!conv_res[5] & !\Add4~9 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\Add4~9 ) # (!conv_res[5]))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(conv_res[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\state.ATCONV_PADDING~q  & \Add4~10_combout )

	.dataa(gnd),
	.datab(\state.ATCONV_PADDING~q ),
	.datac(gnd),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hCC00;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \conv_res[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[5]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[5] .is_wysiwyg = "true";
defparam \conv_res[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((conv_res[6] $ (\Mult0|auto_generated|mac_out2~DATAOUT6  $ (\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((conv_res[6] & (\Mult0|auto_generated|mac_out2~DATAOUT6  & !\Add4~11 )) # (!conv_res[6] & ((\Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Add4~11 ))))

	.dataa(conv_res[6]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h964D;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(\Add4~12_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h000F;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \conv_res[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[6]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[6] .is_wysiwyg = "true";
defparam \conv_res[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT7  & ((conv_res[7] & (\Add4~13  & VCC)) # (!conv_res[7] & (!\Add4~13 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((conv_res[7] & (!\Add4~13 )) # (!conv_res[7] & ((\Add4~13 ) # (GND)))))
// \Add4~15  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT7  & (!conv_res[7] & !\Add4~13 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\Add4~13 ) # (!conv_res[7]))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(conv_res[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h9617;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Add4~14_combout  & \state.ATCONV_PADDING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~14_combout ),
	.datad(\state.ATCONV_PADDING~q ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF000;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \conv_res[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[7]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[7] .is_wysiwyg = "true";
defparam \conv_res[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT8  $ (conv_res[8] $ (\Add4~15 )))) # (GND)
// \Add4~17  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT8  & ((!\Add4~15 ) # (!conv_res[8]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT8  & (!conv_res[8] & !\Add4~15 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(conv_res[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h962B;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h000F;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \conv_res[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[8]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[8] .is_wysiwyg = "true";
defparam \conv_res[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (conv_res[9] & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Add4~17 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Add4~17 ) # (GND))))) # (!conv_res[9] & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & (\Add4~17  & VCC)) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Add4~17 ))))
// \Add4~19  = CARRY((conv_res[9] & ((!\Add4~17 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!conv_res[9] & (!\Mult0|auto_generated|mac_out2~DATAOUT9  & !\Add4~17 )))

	.dataa(conv_res[9]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h692B;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h000F;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \conv_res[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[9]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[9] .is_wysiwyg = "true";
defparam \conv_res[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = ((conv_res[10] $ (\Mult0|auto_generated|mac_out2~DATAOUT10  $ (\Add4~19 )))) # (GND)
// \Add4~21  = CARRY((conv_res[10] & (\Mult0|auto_generated|mac_out2~DATAOUT10  & !\Add4~19 )) # (!conv_res[10] & ((\Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Add4~19 ))))

	.dataa(conv_res[10]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h964D;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(\Add4~20_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h000F;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \conv_res[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[10]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[10] .is_wysiwyg = "true";
defparam \conv_res[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (conv_res[11] & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Add4~21 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Add4~21 ) # (GND))))) # (!conv_res[11] & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (\Add4~21  & VCC)) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Add4~21 ))))
// \Add4~23  = CARRY((conv_res[11] & ((!\Add4~21 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT11 ))) # (!conv_res[11] & (!\Mult0|auto_generated|mac_out2~DATAOUT11  & !\Add4~21 )))

	.dataa(conv_res[11]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h692B;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(\Add4~22_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h000F;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \conv_res[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[11]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[11] .is_wysiwyg = "true";
defparam \conv_res[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = ((conv_res[12] $ (\Mult0|auto_generated|mac_out2~DATAOUT12  $ (\Add4~23 )))) # (GND)
// \Add4~25  = CARRY((conv_res[12] & (\Mult0|auto_generated|mac_out2~DATAOUT12  & !\Add4~23 )) # (!conv_res[12] & ((\Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\Add4~23 ))))

	.dataa(conv_res[12]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h964D;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~24_combout )

	.dataa(\state.LAYER0_WRITERELU~q ),
	.datab(gnd),
	.datac(\Add4~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h0505;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \conv_res[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[12]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[12] .is_wysiwyg = "true";
defparam \conv_res[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (conv_res[13] & ((\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Add4~25 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Add4~25 ) # (GND))))) # (!conv_res[13] & ((\Mult0|auto_generated|mac_out2~DATAOUT13  & (\Add4~25  & VCC)) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Add4~25 ))))
// \Add4~27  = CARRY((conv_res[13] & ((!\Add4~25 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT13 ))) # (!conv_res[13] & (!\Mult0|auto_generated|mac_out2~DATAOUT13  & !\Add4~25 )))

	.dataa(conv_res[13]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h692B;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (!\Add4~26_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~26_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h000F;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \conv_res[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[13]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[13] .is_wysiwyg = "true";
defparam \conv_res[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = ((conv_res[14] $ (\Mult0|auto_generated|mac_out2~DATAOUT14  $ (\Add4~27 )))) # (GND)
// \Add4~29  = CARRY((conv_res[14] & (\Mult0|auto_generated|mac_out2~DATAOUT14  & !\Add4~27 )) # (!conv_res[14] & ((\Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Add4~27 ))))

	.dataa(conv_res[14]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h964D;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~28_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h0033;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \conv_res[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[14]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[14] .is_wysiwyg = "true";
defparam \conv_res[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT15  & ((conv_res[15] & (!\Add4~29 )) # (!conv_res[15] & (\Add4~29  & VCC)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & ((conv_res[15] & ((\Add4~29 ) # (GND))) # (!conv_res[15] & (!\Add4~29 
// ))))
// \Add4~31  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT15  & (conv_res[15] & !\Add4~29 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & ((conv_res[15]) # (!\Add4~29 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(conv_res[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h694D;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~30_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~30_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h0033;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \conv_res[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[15]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[15] .is_wysiwyg = "true";
defparam \conv_res[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = ((conv_res[16] $ (\Mult0|auto_generated|mac_out2~DATAOUT16  $ (\Add4~31 )))) # (GND)
// \Add4~33  = CARRY((conv_res[16] & (\Mult0|auto_generated|mac_out2~DATAOUT16  & !\Add4~31 )) # (!conv_res[16] & ((\Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Add4~31 ))))

	.dataa(conv_res[16]),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'h964D;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~32_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~32_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h0033;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \conv_res[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[16]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[16] .is_wysiwyg = "true";
defparam \conv_res[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT17  & ((conv_res[17] & (!\Add4~33 )) # (!conv_res[17] & (\Add4~33  & VCC)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & ((conv_res[17] & ((\Add4~33 ) # (GND))) # (!conv_res[17] & (!\Add4~33 
// ))))
// \Add4~35  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT17  & (conv_res[17] & !\Add4~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & ((conv_res[17]) # (!\Add4~33 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(conv_res[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h694D;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (!\Add4~34_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~34_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h000F;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \conv_res[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[17]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[17] .is_wysiwyg = "true";
defparam \conv_res[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT18  $ (conv_res[18] $ (\Add4~35 )))) # (GND)
// \Add4~37  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & ((!\Add4~35 ) # (!conv_res[18]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (!conv_res[18] & !\Add4~35 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'h962B;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!\Add4~36_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~36_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h000F;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \conv_res[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[18]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[18] .is_wysiwyg = "true";
defparam \conv_res[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[19] & (!\Add4~37 )) # (!conv_res[19] & (\Add4~37  & VCC)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[19] & ((\Add4~37 ) # (GND))) # (!conv_res[19] & (!\Add4~37 
// ))))
// \Add4~39  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & (conv_res[19] & !\Add4~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[19]) # (!\Add4~37 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h694D;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~38_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h0033;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \conv_res[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[19]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[19] .is_wysiwyg = "true";
defparam \conv_res[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT18  $ (conv_res[20] $ (\Add4~39 )))) # (GND)
// \Add4~41  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & ((!\Add4~39 ) # (!conv_res[20]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (!conv_res[20] & !\Add4~39 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~39 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h962B;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\Add4~40_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~40_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h000F;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \conv_res[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[20]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[20] .is_wysiwyg = "true";
defparam \conv_res[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[21] & (!\Add4~41 )) # (!conv_res[21] & (\Add4~41  & VCC)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[21] & ((\Add4~41 ) # (GND))) # (!conv_res[21] & (!\Add4~41 
// ))))
// \Add4~43  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & (conv_res[21] & !\Add4~41 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[21]) # (!\Add4~41 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~42_combout ),
	.cout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'h694D;
defparam \Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~42_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h0033;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \conv_res[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[21]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[21] .is_wysiwyg = "true";
defparam \conv_res[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT18  $ (conv_res[22] $ (\Add4~43 )))) # (GND)
// \Add4~45  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & ((!\Add4~43 ) # (!conv_res[22]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (!conv_res[22] & !\Add4~43 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~43 ),
	.combout(\Add4~44_combout ),
	.cout(\Add4~45 ));
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'h962B;
defparam \Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~44_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~44_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h0033;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \conv_res[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[22]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[22] .is_wysiwyg = "true";
defparam \conv_res[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[23] & (!\Add4~45 )) # (!conv_res[23] & (\Add4~45  & VCC)))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[23] & ((\Add4~45 ) # (GND))) # (!conv_res[23] & (!\Add4~45 
// ))))
// \Add4~47  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & (conv_res[23] & !\Add4~45 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & ((conv_res[23]) # (!\Add4~45 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~45 ),
	.combout(\Add4~46_combout ),
	.cout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'h694D;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\Add4~46_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~46_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h000F;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \conv_res[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[23]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[23] .is_wysiwyg = "true";
defparam \conv_res[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \Add4~48 (
// Equation(s):
// \Add4~48_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT18  $ (conv_res[24] $ (\Add4~47 )))) # (GND)
// \Add4~49  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & ((!\Add4~47 ) # (!conv_res[24]))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (!conv_res[24] & !\Add4~47 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~47 ),
	.combout(\Add4~48_combout ),
	.cout(\Add4~49 ));
// synopsys translate_off
defparam \Add4~48 .lut_mask = 16'h962B;
defparam \Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\Add4~48_combout  & !\state.LAYER0_WRITERELU~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~48_combout ),
	.datad(\state.LAYER0_WRITERELU~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h000F;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \conv_res[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[24]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[24] .is_wysiwyg = "true";
defparam \conv_res[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \Add4~50 (
// Equation(s):
// \Add4~50_combout  = \Mult0|auto_generated|mac_out2~DATAOUT18  $ (conv_res[25] $ (!\Add4~49 ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(conv_res[25]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~49 ),
	.combout(\Add4~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~50 .lut_mask = 16'h6969;
defparam \Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\state.LAYER0_WRITERELU~q  & !\Add4~50_combout )

	.dataa(gnd),
	.datab(\state.LAYER0_WRITERELU~q ),
	.datac(gnd),
	.datad(\Add4~50_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h0033;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \conv_res[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv_res[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_res[25]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_res[25] .is_wysiwyg = "true";
defparam \conv_res[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = (conv_res[25] & (\state.LAYER0_WRITERELU~q  & conv_res[4]))

	.dataa(gnd),
	.datab(conv_res[25]),
	.datac(\state.LAYER0_WRITERELU~q ),
	.datad(conv_res[4]),
	.cin(gnd),
	.combout(\Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~1 .lut_mask = 16'hC000;
defparam \Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\cdata_wr[0]~reg0_q  & ((\state.FINISH~q ) # ((\state.ATCONV_PADDING~q ) # (!\state.INIT~q ))))

	.dataa(\state.FINISH~q ),
	.datab(\state.ATCONV_PADDING~q ),
	.datac(\state.INIT~q ),
	.datad(\cdata_wr[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hEF00;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N8
cycloneive_io_ibuf \cdata_rd[0]~input (
	.i(cdata_rd[0]),
	.ibar(gnd),
	.o(\cdata_rd[0]~input_o ));
// synopsys translate_off
defparam \cdata_rd[0]~input .bus_hold = "false";
defparam \cdata_rd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = (\state.LAYER1_WRITECEILING~q ) # ((\state.MAXPOOING~q  & ((\Equal12~0_combout ))) # (!\state.MAXPOOING~q  & (!conv_res[25])))

	.dataa(\state.LAYER1_WRITECEILING~q ),
	.datab(conv_res[25]),
	.datac(\Equal12~0_combout ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~1 .lut_mask = 16'hFABB;
defparam \Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y53_N22
cycloneive_io_ibuf \cdata_rd[10]~input (
	.i(cdata_rd[10]),
	.ibar(gnd),
	.o(\cdata_rd[10]~input_o ));
// synopsys translate_off
defparam \cdata_rd[10]~input .bus_hold = "false";
defparam \cdata_rd[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[10]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[14]))

	.dataa(conv_res[14]),
	.datab(gnd),
	.datac(\cdata_rd[10]~input_o ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hF055;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N22
cycloneive_io_ibuf \cdata_rd[6]~input (
	.i(cdata_rd[6]),
	.ibar(gnd),
	.o(\cdata_rd[6]~input_o ));
// synopsys translate_off
defparam \cdata_rd[6]~input .bus_hold = "false";
defparam \cdata_rd[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[6]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[10]))

	.dataa(gnd),
	.datab(conv_res[10]),
	.datac(\cdata_rd[6]~input_o ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hF033;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N22
cycloneive_io_ibuf \cdata_rd[4]~input (
	.i(cdata_rd[4]),
	.ibar(gnd),
	.o(\cdata_rd[4]~input_o ));
// synopsys translate_off
defparam \cdata_rd[4]~input .bus_hold = "false";
defparam \cdata_rd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[4]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[8]))

	.dataa(conv_res[8]),
	.datab(gnd),
	.datac(\cdata_rd[4]~input_o ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hF055;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\state.MAXPOOING~q  & (\Equal12~0_combout )) # (!\state.MAXPOOING~q  & ((!conv_res[25])))

	.dataa(\Equal12~0_combout ),
	.datab(gnd),
	.datac(conv_res[25]),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hAA0F;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N15
cycloneive_io_ibuf \cdata_rd[3]~input (
	.i(cdata_rd[3]),
	.ibar(gnd),
	.o(\cdata_rd[3]~input_o ));
// synopsys translate_off
defparam \cdata_rd[3]~input .bus_hold = "false";
defparam \cdata_rd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (!\Selector50~0_combout  & ((\state.MAXPOOING~q  & ((\cdata_rd[3]~input_o ))) # (!\state.MAXPOOING~q  & (conv_res[7]))))

	.dataa(\Selector50~0_combout ),
	.datab(\state.MAXPOOING~q ),
	.datac(conv_res[7]),
	.datad(\cdata_rd[3]~input_o ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'h5410;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \cdata_wr[1]~0 (
// Equation(s):
// \cdata_wr[1]~0_combout  = (\state.ATCONV_PADDING~q ) # ((\state.FINISH~q ) # (!\state.INIT~q ))

	.dataa(gnd),
	.datab(\state.ATCONV_PADDING~q ),
	.datac(\state.INIT~q ),
	.datad(\state.FINISH~q ),
	.cin(gnd),
	.combout(\cdata_wr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cdata_wr[1]~0 .lut_mask = 16'hFFCF;
defparam \cdata_wr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \cdata_wr[1]~1 (
// Equation(s):
// \cdata_wr[1]~1_combout  = (!\cdata_wr[1]~0_combout  & (((\Equal12~0_combout ) # (\LessThan1~24_combout )) # (!\state.MAXPOOING~q )))

	.dataa(\cdata_wr[1]~0_combout ),
	.datab(\state.MAXPOOING~q ),
	.datac(\Equal12~0_combout ),
	.datad(\LessThan1~24_combout ),
	.cin(gnd),
	.combout(\cdata_wr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cdata_wr[1]~1 .lut_mask = 16'h5551;
defparam \cdata_wr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \cdata_wr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\state.LAYER1_WRITECEILING~q ),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[3]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N15
cycloneive_io_ibuf \cdata_rd[1]~input (
	.i(cdata_rd[1]),
	.ibar(gnd),
	.o(\cdata_rd[1]~input_o ));
// synopsys translate_off
defparam \cdata_rd[1]~input .bus_hold = "false";
defparam \cdata_rd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = (!\Selector50~0_combout  & ((\state.MAXPOOING~q  & ((\cdata_rd[1]~input_o ))) # (!\state.MAXPOOING~q  & (conv_res[5]))))

	.dataa(conv_res[5]),
	.datab(\state.MAXPOOING~q ),
	.datac(\cdata_rd[1]~input_o ),
	.datad(\Selector50~0_combout ),
	.cin(gnd),
	.combout(\Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~1 .lut_mask = 16'h00E2;
defparam \Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \cdata_wr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector50~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\state.LAYER1_WRITECEILING~q ),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[1]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N15
cycloneive_io_ibuf \cdata_rd[2]~input (
	.i(cdata_rd[2]),
	.ibar(gnd),
	.o(\cdata_rd[2]~input_o ));
// synopsys translate_off
defparam \cdata_rd[2]~input .bus_hold = "false";
defparam \cdata_rd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (!\Selector50~0_combout  & ((\state.MAXPOOING~q  & ((\cdata_rd[2]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[6]))))

	.dataa(conv_res[6]),
	.datab(\state.MAXPOOING~q ),
	.datac(\cdata_rd[2]~input_o ),
	.datad(\Selector50~0_combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'h00D1;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \cdata_wr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\state.LAYER1_WRITECEILING~q ),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[2]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\cdata_wr[3]~reg0_q ) # ((\cdata_wr[1]~reg0_q ) # ((\cdata_wr[2]~reg0_q ) # (\cdata_wr[0]~reg0_q )))

	.dataa(\cdata_wr[3]~reg0_q ),
	.datab(\cdata_wr[1]~reg0_q ),
	.datac(\cdata_wr[2]~reg0_q ),
	.datad(\cdata_wr[0]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hFFFE;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (\cdata_wr[4]~reg0_q  & (\WideOr5~0_combout  $ (VCC))) # (!\cdata_wr[4]~reg0_q  & (\WideOr5~0_combout  & VCC))
// \Add7~1  = CARRY((\cdata_wr[4]~reg0_q  & \WideOr5~0_combout ))

	.dataa(\cdata_wr[4]~reg0_q ),
	.datab(\WideOr5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h6688;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = (\Selector47~0_combout  & (((\Add7~0_combout  & \state.LAYER1_WRITECEILING~q )) # (!\Selector47~1_combout ))) # (!\Selector47~0_combout  & (\Add7~0_combout  & ((\state.LAYER1_WRITECEILING~q ))))

	.dataa(\Selector47~0_combout ),
	.datab(\Add7~0_combout ),
	.datac(\Selector47~1_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~2 .lut_mask = 16'hCE0A;
defparam \Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \cdata_wr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[4]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (\cdata_wr[5]~reg0_q  & (!\Add7~1 )) # (!\cdata_wr[5]~reg0_q  & ((\Add7~1 ) # (GND)))
// \Add7~3  = CARRY((!\Add7~1 ) # (!\cdata_wr[5]~reg0_q ))

	.dataa(\cdata_wr[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h5A5F;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N22
cycloneive_io_ibuf \cdata_rd[5]~input (
	.i(cdata_rd[5]),
	.ibar(gnd),
	.o(\cdata_rd[5]~input_o ));
// synopsys translate_off
defparam \cdata_rd[5]~input .bus_hold = "false";
defparam \cdata_rd[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[5]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[9]))

	.dataa(gnd),
	.datab(conv_res[9]),
	.datac(\cdata_rd[5]~input_o ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hF033;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = (\Add7~2_combout  & ((\state.LAYER1_WRITECEILING~q ) # ((!\Selector47~1_combout  & \Selector46~0_combout )))) # (!\Add7~2_combout  & (!\Selector47~1_combout  & (\Selector46~0_combout )))

	.dataa(\Add7~2_combout ),
	.datab(\Selector47~1_combout ),
	.datac(\Selector46~0_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~1 .lut_mask = 16'hBA30;
defparam \Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \cdata_wr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[5]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = (\cdata_wr[6]~reg0_q  & (\Add7~3  $ (GND))) # (!\cdata_wr[6]~reg0_q  & (!\Add7~3  & VCC))
// \Add7~5  = CARRY((\cdata_wr[6]~reg0_q  & !\Add7~3 ))

	.dataa(\cdata_wr[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'hA50A;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = (\Selector45~0_combout  & (((\Add7~4_combout  & \state.LAYER1_WRITECEILING~q )) # (!\Selector47~1_combout ))) # (!\Selector45~0_combout  & (\Add7~4_combout  & ((\state.LAYER1_WRITECEILING~q ))))

	.dataa(\Selector45~0_combout ),
	.datab(\Add7~4_combout ),
	.datac(\Selector47~1_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~1 .lut_mask = 16'hCE0A;
defparam \Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \cdata_wr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[6]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (\cdata_wr[7]~reg0_q  & (!\Add7~5 )) # (!\cdata_wr[7]~reg0_q  & ((\Add7~5 ) # (GND)))
// \Add7~7  = CARRY((!\Add7~5 ) # (!\cdata_wr[7]~reg0_q ))

	.dataa(gnd),
	.datab(\cdata_wr[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'h3C3F;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N22
cycloneive_io_ibuf \cdata_rd[7]~input (
	.i(cdata_rd[7]),
	.ibar(gnd),
	.o(\cdata_rd[7]~input_o ));
// synopsys translate_off
defparam \cdata_rd[7]~input .bus_hold = "false";
defparam \cdata_rd[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\state.MAXPOOING~q  & (\cdata_rd[7]~input_o )) # (!\state.MAXPOOING~q  & ((!conv_res[11])))

	.dataa(\cdata_rd[7]~input_o ),
	.datab(conv_res[11]),
	.datac(gnd),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hAA33;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = (\Add7~6_combout  & ((\state.LAYER1_WRITECEILING~q ) # ((!\Selector47~1_combout  & \Selector44~0_combout )))) # (!\Add7~6_combout  & (!\Selector47~1_combout  & (\Selector44~0_combout )))

	.dataa(\Add7~6_combout ),
	.datab(\Selector47~1_combout ),
	.datac(\Selector44~0_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~1 .lut_mask = 16'hBA30;
defparam \Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N1
dffeas \cdata_wr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[7]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = (\cdata_wr[8]~reg0_q  & (\Add7~7  $ (GND))) # (!\cdata_wr[8]~reg0_q  & (!\Add7~7  & VCC))
// \Add7~9  = CARRY((\cdata_wr[8]~reg0_q  & !\Add7~7 ))

	.dataa(\cdata_wr[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout(\Add7~9 ));
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'hA50A;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X59_Y53_N8
cycloneive_io_ibuf \cdata_rd[8]~input (
	.i(cdata_rd[8]),
	.ibar(gnd),
	.o(\cdata_rd[8]~input_o ));
// synopsys translate_off
defparam \cdata_rd[8]~input .bus_hold = "false";
defparam \cdata_rd[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[8]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[12]))

	.dataa(conv_res[12]),
	.datab(\cdata_rd[8]~input_o ),
	.datac(gnd),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hCC55;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = (\Selector47~1_combout  & (\Add7~8_combout  & ((\state.LAYER1_WRITECEILING~q )))) # (!\Selector47~1_combout  & ((\Selector43~0_combout ) # ((\Add7~8_combout  & \state.LAYER1_WRITECEILING~q ))))

	.dataa(\Selector47~1_combout ),
	.datab(\Add7~8_combout ),
	.datac(\Selector43~0_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~1 .lut_mask = 16'hDC50;
defparam \Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \cdata_wr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[8]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (\cdata_wr[9]~reg0_q  & (!\Add7~9 )) # (!\cdata_wr[9]~reg0_q  & ((\Add7~9 ) # (GND)))
// \Add7~11  = CARRY((!\Add7~9 ) # (!\cdata_wr[9]~reg0_q ))

	.dataa(gnd),
	.datab(\cdata_wr[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~9 ),
	.combout(\Add7~10_combout ),
	.cout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~10 .lut_mask = 16'h3C3F;
defparam \Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N22
cycloneive_io_ibuf \cdata_rd[9]~input (
	.i(cdata_rd[9]),
	.ibar(gnd),
	.o(\cdata_rd[9]~input_o ));
// synopsys translate_off
defparam \cdata_rd[9]~input .bus_hold = "false";
defparam \cdata_rd[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N28
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[9]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[13]))

	.dataa(conv_res[13]),
	.datab(\cdata_rd[9]~input_o ),
	.datac(gnd),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hCC55;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = (\state.LAYER1_WRITECEILING~q  & ((\Add7~10_combout ) # ((!\Selector47~1_combout  & \Selector42~0_combout )))) # (!\state.LAYER1_WRITECEILING~q  & (((!\Selector47~1_combout  & \Selector42~0_combout ))))

	.dataa(\state.LAYER1_WRITECEILING~q ),
	.datab(\Add7~10_combout ),
	.datac(\Selector47~1_combout ),
	.datad(\Selector42~0_combout ),
	.cin(gnd),
	.combout(\Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~1 .lut_mask = 16'h8F88;
defparam \Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N3
dffeas \cdata_wr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[9]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \Add7~12 (
// Equation(s):
// \Add7~12_combout  = (\cdata_wr[10]~reg0_q  & (\Add7~11  $ (GND))) # (!\cdata_wr[10]~reg0_q  & (!\Add7~11  & VCC))
// \Add7~13  = CARRY((\cdata_wr[10]~reg0_q  & !\Add7~11 ))

	.dataa(gnd),
	.datab(\cdata_wr[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~11 ),
	.combout(\Add7~12_combout ),
	.cout(\Add7~13 ));
// synopsys translate_off
defparam \Add7~12 .lut_mask = 16'hC30C;
defparam \Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\state.LAYER1_WRITECEILING~q  & ((\Add7~12_combout ) # ((\Selector41~0_combout  & !\Selector47~1_combout )))) # (!\state.LAYER1_WRITECEILING~q  & (\Selector41~0_combout  & (!\Selector47~1_combout )))

	.dataa(\state.LAYER1_WRITECEILING~q ),
	.datab(\Selector41~0_combout ),
	.datac(\Selector47~1_combout ),
	.datad(\Add7~12_combout ),
	.cin(gnd),
	.combout(\Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = 16'hAE0C;
defparam \Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \cdata_wr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[10]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \Add7~14 (
// Equation(s):
// \Add7~14_combout  = (\cdata_wr[11]~reg0_q  & (!\Add7~13 )) # (!\cdata_wr[11]~reg0_q  & ((\Add7~13 ) # (GND)))
// \Add7~15  = CARRY((!\Add7~13 ) # (!\cdata_wr[11]~reg0_q ))

	.dataa(\cdata_wr[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~13 ),
	.combout(\Add7~14_combout ),
	.cout(\Add7~15 ));
// synopsys translate_off
defparam \Add7~14 .lut_mask = 16'h5A5F;
defparam \Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N15
cycloneive_io_ibuf \cdata_rd[11]~input (
	.i(cdata_rd[11]),
	.ibar(gnd),
	.o(\cdata_rd[11]~input_o ));
// synopsys translate_off
defparam \cdata_rd[11]~input .bus_hold = "false";
defparam \cdata_rd[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N30
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\state.MAXPOOING~q  & (\cdata_rd[11]~input_o )) # (!\state.MAXPOOING~q  & ((!conv_res[15])))

	.dataa(\cdata_rd[11]~input_o ),
	.datab(gnd),
	.datac(conv_res[15]),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hAA0F;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = (\state.LAYER1_WRITECEILING~q  & ((\Add7~14_combout ) # ((!\Selector47~1_combout  & \Selector40~0_combout )))) # (!\state.LAYER1_WRITECEILING~q  & (((!\Selector47~1_combout  & \Selector40~0_combout ))))

	.dataa(\state.LAYER1_WRITECEILING~q ),
	.datab(\Add7~14_combout ),
	.datac(\Selector47~1_combout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'h8F88;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N23
dffeas \cdata_wr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[11]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \Add7~16 (
// Equation(s):
// \Add7~16_combout  = \Add7~15  $ (!\cdata_wr[12]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cdata_wr[12]~reg0_q ),
	.cin(\Add7~15 ),
	.combout(\Add7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~16 .lut_mask = 16'hF00F;
defparam \Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X77_Y27_N1
cycloneive_io_ibuf \cdata_rd[12]~input (
	.i(cdata_rd[12]),
	.ibar(gnd),
	.o(\cdata_rd[12]~input_o ));
// synopsys translate_off
defparam \cdata_rd[12]~input .bus_hold = "false";
defparam \cdata_rd[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\state.MAXPOOING~q  & ((\cdata_rd[12]~input_o ))) # (!\state.MAXPOOING~q  & (!conv_res[16]))

	.dataa(gnd),
	.datab(\state.MAXPOOING~q ),
	.datac(conv_res[16]),
	.datad(\cdata_rd[12]~input_o ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hCF03;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = (\Selector47~1_combout  & (\Add7~16_combout  & ((\state.LAYER1_WRITECEILING~q )))) # (!\Selector47~1_combout  & ((\Selector39~0_combout ) # ((\Add7~16_combout  & \state.LAYER1_WRITECEILING~q ))))

	.dataa(\Selector47~1_combout ),
	.datab(\Add7~16_combout ),
	.datac(\Selector39~0_combout ),
	.datad(\state.LAYER1_WRITECEILING~q ),
	.cin(gnd),
	.combout(\Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = 16'hDC50;
defparam \Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N31
dffeas \cdata_wr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cdata_wr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[12]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N0
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_cout  = CARRY((\cdata_rd[0]~input_o  & !\cdata_wr[0]~reg0_q ))

	.dataa(\cdata_rd[0]~input_o ),
	.datab(\cdata_wr[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan1~1_cout ));
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0022;
defparam \LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N2
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_cout  = CARRY((\cdata_wr[1]~reg0_q  & ((!\LessThan1~1_cout ) # (!\cdata_rd[1]~input_o ))) # (!\cdata_wr[1]~reg0_q  & (!\cdata_rd[1]~input_o  & !\LessThan1~1_cout )))

	.dataa(\cdata_wr[1]~reg0_q ),
	.datab(\cdata_rd[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~1_cout ),
	.combout(),
	.cout(\LessThan1~3_cout ));
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h002B;
defparam \LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N4
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_cout  = CARRY((\cdata_wr[2]~reg0_q  & (\cdata_rd[2]~input_o  & !\LessThan1~3_cout )) # (!\cdata_wr[2]~reg0_q  & ((\cdata_rd[2]~input_o ) # (!\LessThan1~3_cout ))))

	.dataa(\cdata_wr[2]~reg0_q ),
	.datab(\cdata_rd[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~3_cout ),
	.combout(),
	.cout(\LessThan1~5_cout ));
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h004D;
defparam \LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N6
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_cout  = CARRY((\cdata_wr[3]~reg0_q  & ((!\LessThan1~5_cout ) # (!\cdata_rd[3]~input_o ))) # (!\cdata_wr[3]~reg0_q  & (!\cdata_rd[3]~input_o  & !\LessThan1~5_cout )))

	.dataa(\cdata_wr[3]~reg0_q ),
	.datab(\cdata_rd[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~5_cout ),
	.combout(),
	.cout(\LessThan1~7_cout ));
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h002B;
defparam \LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N8
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_cout  = CARRY((\cdata_rd[4]~input_o  & ((!\LessThan1~7_cout ) # (!\cdata_wr[4]~reg0_q ))) # (!\cdata_rd[4]~input_o  & (!\cdata_wr[4]~reg0_q  & !\LessThan1~7_cout )))

	.dataa(\cdata_rd[4]~input_o ),
	.datab(\cdata_wr[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~7_cout ),
	.combout(),
	.cout(\LessThan1~9_cout ));
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h002B;
defparam \LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N10
cycloneive_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_cout  = CARRY((\cdata_wr[5]~reg0_q  & ((!\LessThan1~9_cout ) # (!\cdata_rd[5]~input_o ))) # (!\cdata_wr[5]~reg0_q  & (!\cdata_rd[5]~input_o  & !\LessThan1~9_cout )))

	.dataa(\cdata_wr[5]~reg0_q ),
	.datab(\cdata_rd[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~9_cout ),
	.combout(),
	.cout(\LessThan1~11_cout ));
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = 16'h002B;
defparam \LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N12
cycloneive_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_cout  = CARRY((\cdata_wr[6]~reg0_q  & (\cdata_rd[6]~input_o  & !\LessThan1~11_cout )) # (!\cdata_wr[6]~reg0_q  & ((\cdata_rd[6]~input_o ) # (!\LessThan1~11_cout ))))

	.dataa(\cdata_wr[6]~reg0_q ),
	.datab(\cdata_rd[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~11_cout ),
	.combout(),
	.cout(\LessThan1~13_cout ));
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = 16'h004D;
defparam \LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N14
cycloneive_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_cout  = CARRY((\cdata_rd[7]~input_o  & (\cdata_wr[7]~reg0_q  & !\LessThan1~13_cout )) # (!\cdata_rd[7]~input_o  & ((\cdata_wr[7]~reg0_q ) # (!\LessThan1~13_cout ))))

	.dataa(\cdata_rd[7]~input_o ),
	.datab(\cdata_wr[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~13_cout ),
	.combout(),
	.cout(\LessThan1~15_cout ));
// synopsys translate_off
defparam \LessThan1~15 .lut_mask = 16'h004D;
defparam \LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N16
cycloneive_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_cout  = CARRY((\cdata_wr[8]~reg0_q  & (\cdata_rd[8]~input_o  & !\LessThan1~15_cout )) # (!\cdata_wr[8]~reg0_q  & ((\cdata_rd[8]~input_o ) # (!\LessThan1~15_cout ))))

	.dataa(\cdata_wr[8]~reg0_q ),
	.datab(\cdata_rd[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~15_cout ),
	.combout(),
	.cout(\LessThan1~17_cout ));
// synopsys translate_off
defparam \LessThan1~17 .lut_mask = 16'h004D;
defparam \LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N18
cycloneive_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_cout  = CARRY((\cdata_wr[9]~reg0_q  & ((!\LessThan1~17_cout ) # (!\cdata_rd[9]~input_o ))) # (!\cdata_wr[9]~reg0_q  & (!\cdata_rd[9]~input_o  & !\LessThan1~17_cout )))

	.dataa(\cdata_wr[9]~reg0_q ),
	.datab(\cdata_rd[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~17_cout ),
	.combout(),
	.cout(\LessThan1~19_cout ));
// synopsys translate_off
defparam \LessThan1~19 .lut_mask = 16'h002B;
defparam \LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N20
cycloneive_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_cout  = CARRY((\cdata_rd[10]~input_o  & ((!\LessThan1~19_cout ) # (!\cdata_wr[10]~reg0_q ))) # (!\cdata_rd[10]~input_o  & (!\cdata_wr[10]~reg0_q  & !\LessThan1~19_cout )))

	.dataa(\cdata_rd[10]~input_o ),
	.datab(\cdata_wr[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~19_cout ),
	.combout(),
	.cout(\LessThan1~21_cout ));
// synopsys translate_off
defparam \LessThan1~21 .lut_mask = 16'h002B;
defparam \LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N22
cycloneive_lcell_comb \LessThan1~23 (
// Equation(s):
// \LessThan1~23_cout  = CARRY((\cdata_rd[11]~input_o  & (\cdata_wr[11]~reg0_q  & !\LessThan1~21_cout )) # (!\cdata_rd[11]~input_o  & ((\cdata_wr[11]~reg0_q ) # (!\LessThan1~21_cout ))))

	.dataa(\cdata_rd[11]~input_o ),
	.datab(\cdata_wr[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~21_cout ),
	.combout(),
	.cout(\LessThan1~23_cout ));
// synopsys translate_off
defparam \LessThan1~23 .lut_mask = 16'h004D;
defparam \LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N24
cycloneive_lcell_comb \LessThan1~24 (
// Equation(s):
// \LessThan1~24_combout  = (\cdata_wr[12]~reg0_q  & (!\LessThan1~23_cout  & \cdata_rd[12]~input_o )) # (!\cdata_wr[12]~reg0_q  & ((\cdata_rd[12]~input_o ) # (!\LessThan1~23_cout )))

	.dataa(gnd),
	.datab(\cdata_wr[12]~reg0_q ),
	.datac(gnd),
	.datad(\cdata_rd[12]~input_o ),
	.cin(\LessThan1~23_cout ),
	.combout(\LessThan1~24_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~24 .lut_mask = 16'h3F03;
defparam \LessThan1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N26
cycloneive_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = (\state.MAXPOOING~q  & ((\LessThan1~24_combout  & (\cdata_rd[0]~input_o )) # (!\LessThan1~24_combout  & ((\cdata_wr[0]~reg0_q )))))

	.dataa(\cdata_rd[0]~input_o ),
	.datab(\LessThan1~24_combout ),
	.datac(\cdata_wr[0]~reg0_q ),
	.datad(\state.MAXPOOING~q ),
	.cin(gnd),
	.combout(\Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~2 .lut_mask = 16'hB800;
defparam \Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = (\Selector51~1_combout ) # ((\Selector51~0_combout ) # ((!\Equal12~0_combout  & \Selector51~2_combout )))

	.dataa(\Selector51~1_combout ),
	.datab(\Selector51~0_combout ),
	.datac(\Equal12~0_combout ),
	.datad(\Selector51~2_combout ),
	.cin(gnd),
	.combout(\Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~3 .lut_mask = 16'hEFEE;
defparam \Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N3
dffeas \cdata_wr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector51~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdata_wr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cdata_wr[0]~reg0 .is_wysiwyg = "true";
defparam \cdata_wr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\state.MAXPOOING~q  & ((\crd~reg0_q ) # ((\state.INIT~q  & !\state.FINISH~q ))))

	.dataa(\state.MAXPOOING~q ),
	.datab(\state.INIT~q ),
	.datac(\crd~reg0_q ),
	.datad(\state.FINISH~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h5054;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \crd~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crd~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crd~reg0 .is_wysiwyg = "true";
defparam \crd~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N8
cycloneive_lcell_comb \caddr_rd[0]~reg0feeder (
// Equation(s):
// \caddr_rd[0]~reg0feeder_combout  = counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\caddr_rd[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N26
cycloneive_lcell_comb \caddr_rd[6]~0 (
// Equation(s):
// \caddr_rd[6]~0_combout  = (\state.MAXPOOING~q  & (!counter[2] & !counter[3]))

	.dataa(\state.MAXPOOING~q ),
	.datab(gnd),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\caddr_rd[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[6]~0 .lut_mask = 16'h000A;
defparam \caddr_rd[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N9
dffeas \caddr_rd[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[0]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y43_N7
dffeas \caddr_rd[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[1]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y43_N1
dffeas \caddr_rd[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(center[1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[2]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N18
cycloneive_lcell_comb \caddr_rd[3]~reg0feeder (
// Equation(s):
// \caddr_rd[3]~reg0feeder_combout  = center[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[2]),
	.cin(gnd),
	.combout(\caddr_rd[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N19
dffeas \caddr_rd[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[3]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N12
cycloneive_lcell_comb \caddr_rd[4]~reg0feeder (
// Equation(s):
// \caddr_rd[4]~reg0feeder_combout  = center[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[3]),
	.cin(gnd),
	.combout(\caddr_rd[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N13
dffeas \caddr_rd[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[4]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N26
cycloneive_lcell_comb \caddr_rd[5]~reg0feeder (
// Equation(s):
// \caddr_rd[5]~reg0feeder_combout  = center[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[4]),
	.cin(gnd),
	.combout(\caddr_rd[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N27
dffeas \caddr_rd[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[5]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N20
cycloneive_lcell_comb \caddr_rd[6]~reg0feeder (
// Equation(s):
// \caddr_rd[6]~reg0feeder_combout  = counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\caddr_rd[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \caddr_rd[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N21
dffeas \caddr_rd[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[6]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N10
cycloneive_lcell_comb \caddr_rd[7]~reg0feeder (
// Equation(s):
// \caddr_rd[7]~reg0feeder_combout  = center[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[5]),
	.cin(gnd),
	.combout(\caddr_rd[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N11
dffeas \caddr_rd[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[7]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N4
cycloneive_lcell_comb \caddr_rd[8]~reg0feeder (
// Equation(s):
// \caddr_rd[8]~reg0feeder_combout  = center[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[6]),
	.cin(gnd),
	.combout(\caddr_rd[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N5
dffeas \caddr_rd[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[8]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N22
cycloneive_lcell_comb \caddr_rd[9]~reg0feeder (
// Equation(s):
// \caddr_rd[9]~reg0feeder_combout  = center[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[7]),
	.cin(gnd),
	.combout(\caddr_rd[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N23
dffeas \caddr_rd[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[9]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N28
cycloneive_lcell_comb \caddr_rd[10]~reg0feeder (
// Equation(s):
// \caddr_rd[10]~reg0feeder_combout  = center[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[8]),
	.cin(gnd),
	.combout(\caddr_rd[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N29
dffeas \caddr_rd[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[10]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N30
cycloneive_lcell_comb \caddr_rd[11]~reg0feeder (
// Equation(s):
// \caddr_rd[11]~reg0feeder_combout  = center[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(center[9]),
	.cin(gnd),
	.combout(\caddr_rd[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \caddr_rd[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \caddr_rd[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N31
dffeas \caddr_rd[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\caddr_rd[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\caddr_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\caddr_rd[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \caddr_rd[11]~reg0 .is_wysiwyg = "true";
defparam \caddr_rd[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\state.LAYER1_WRITECEILING~q ) # ((\csel~reg0_q  & ((\state.FINISH~q ) # (!\state.INIT~q ))))

	.dataa(\state.FINISH~q ),
	.datab(\state.LAYER1_WRITECEILING~q ),
	.datac(\csel~reg0_q ),
	.datad(\state.INIT~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hECFC;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \csel~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\csel~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \csel~reg0 .is_wysiwyg = "true";
defparam \csel~reg0 .power_up = "low";
// synopsys translate_on

assign busy = \busy~output_o ;

assign iaddr[0] = \iaddr[0]~output_o ;

assign iaddr[1] = \iaddr[1]~output_o ;

assign iaddr[2] = \iaddr[2]~output_o ;

assign iaddr[3] = \iaddr[3]~output_o ;

assign iaddr[4] = \iaddr[4]~output_o ;

assign iaddr[5] = \iaddr[5]~output_o ;

assign iaddr[6] = \iaddr[6]~output_o ;

assign iaddr[7] = \iaddr[7]~output_o ;

assign iaddr[8] = \iaddr[8]~output_o ;

assign iaddr[9] = \iaddr[9]~output_o ;

assign iaddr[10] = \iaddr[10]~output_o ;

assign iaddr[11] = \iaddr[11]~output_o ;

assign cwr = \cwr~output_o ;

assign caddr_wr[0] = \caddr_wr[0]~output_o ;

assign caddr_wr[1] = \caddr_wr[1]~output_o ;

assign caddr_wr[2] = \caddr_wr[2]~output_o ;

assign caddr_wr[3] = \caddr_wr[3]~output_o ;

assign caddr_wr[4] = \caddr_wr[4]~output_o ;

assign caddr_wr[5] = \caddr_wr[5]~output_o ;

assign caddr_wr[6] = \caddr_wr[6]~output_o ;

assign caddr_wr[7] = \caddr_wr[7]~output_o ;

assign caddr_wr[8] = \caddr_wr[8]~output_o ;

assign caddr_wr[9] = \caddr_wr[9]~output_o ;

assign caddr_wr[10] = \caddr_wr[10]~output_o ;

assign caddr_wr[11] = \caddr_wr[11]~output_o ;

assign cdata_wr[0] = \cdata_wr[0]~output_o ;

assign cdata_wr[1] = \cdata_wr[1]~output_o ;

assign cdata_wr[2] = \cdata_wr[2]~output_o ;

assign cdata_wr[3] = \cdata_wr[3]~output_o ;

assign cdata_wr[4] = \cdata_wr[4]~output_o ;

assign cdata_wr[5] = \cdata_wr[5]~output_o ;

assign cdata_wr[6] = \cdata_wr[6]~output_o ;

assign cdata_wr[7] = \cdata_wr[7]~output_o ;

assign cdata_wr[8] = \cdata_wr[8]~output_o ;

assign cdata_wr[9] = \cdata_wr[9]~output_o ;

assign cdata_wr[10] = \cdata_wr[10]~output_o ;

assign cdata_wr[11] = \cdata_wr[11]~output_o ;

assign cdata_wr[12] = \cdata_wr[12]~output_o ;

assign crd = \crd~output_o ;

assign caddr_rd[0] = \caddr_rd[0]~output_o ;

assign caddr_rd[1] = \caddr_rd[1]~output_o ;

assign caddr_rd[2] = \caddr_rd[2]~output_o ;

assign caddr_rd[3] = \caddr_rd[3]~output_o ;

assign caddr_rd[4] = \caddr_rd[4]~output_o ;

assign caddr_rd[5] = \caddr_rd[5]~output_o ;

assign caddr_rd[6] = \caddr_rd[6]~output_o ;

assign caddr_rd[7] = \caddr_rd[7]~output_o ;

assign caddr_rd[8] = \caddr_rd[8]~output_o ;

assign caddr_rd[9] = \caddr_rd[9]~output_o ;

assign caddr_rd[10] = \caddr_rd[10]~output_o ;

assign caddr_rd[11] = \caddr_rd[11]~output_o ;

assign csel = \csel~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
