m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/simulation/modelsim
vadder_tb
!s110 1570065123
!i10b 1
!s100 HdWVHIXR<RCk1S?XlCjJ53
IQN5N;kL:_;DSBZRo3V9lM0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1570064962
8C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005_tb.v
FC:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005_tb.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1570065123.000000
!s107 C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005_tb.v|
!i113 1
o-work work
Z3 tCvgOpt 0
vfour_bit_adder_2005
!s110 1570065098
!i10b 1
!s100 X5ZX;_4R4z^O^][[M=Y=63
IIeST4`GJHQHalnBo@bH972
R1
R0
w1569891928
8C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005.v
FC:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005.v
L0 1
R2
r1
!s85 0
31
!s108 1570065098.000000
!s107 C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005|C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005/four_bit_adder_2005.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_adder_2005
R3
