<root version="3.0">
 <sensor name="KX126" sad="30" size="8">
  <register address="0" mode="R" name="MAN_ID" size="8">
   <fields>
    <field doc='A burst read (reading using the auto-increment) of 4 bytes starting at address 00, returns the manufacturing ID: "K" "i" "o" "n" in ascii codes "0x4B" "0x69" "0x6F" "0x6E"' mask="255" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="1" mode="R" name="PART_ID" size="8">
   <fields>
    <field doc='A burst read (reading using the auto-increment) of 2 bytes starting at address 01, returns Who-Am-I value ("WAI") as the first byte (LSB) and a 2nd byte (MSB) that returns silicon specific ID.' mask="255" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="2" doc="x - hp filter output." mode="R" name="XHP_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="3" doc="msb" info="bypass" mode="R" name="XHP_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="4" doc="y - hp filter output" mode="R" name="YHP_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="5" doc="msb" info="bypass" mode="R" name="YHP_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="6" doc="z - hpfilteroutput" mode="R" name="ZHP_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="7" doc="msb" info="bypass" mode="R" name="ZHP_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="8" doc="output register x" mode="R" name="XOUT_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="9" doc="msb" info="bypass" mode="R" name="XOUT_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="10" doc="output register y" mode="R" name="YOUT_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="11" doc="msb" info="bypass" mode="R" name="YOUT_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="12" doc="output register z" mode="R" name="ZOUT_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="13" doc="msb" info="bypass" mode="R" name="ZOUT_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="14" doc="16bit pedometer step counter register" mode="R" name="PED_STP_L" order="little-endian" size="16" style="int">
   <fields>
   </fields>
  </register>
  <register address="15" doc="msb" info="bypass" mode="R" name="PED_STP_H" size="8">
   <fields>
   </fields>
  </register>
  <register address="16" doc="The Command Test Response (COTR) register is used to verify proper integrated circuit functionality" mode="R" name="COTR" por="85" size="8">
   <fields>
    <field doc="Command Test Response" mask="255" name="DCSTR" size="8" start_pos="0">
     <enums>
      <item doc="before set" name="BEFORE" value="85">
      </item>
      <item doc="after set" name="AFTER" value="170">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="17" doc="This register can be used for supplier recognition" mode="R/W" name="WHO_AM_I" por="56" size="8">
   <fields>
    <field doc="WAI value for KX126" mask="255" name="WAI" size="8" start_pos="0">
     <enums>
      <item doc="WAI value for KX126" name="ID" value="56">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="18" doc="The Tilt Status Current Position (TSCP) register reports the current tilt position." mode="R" name="TSCP" por="32" size="8">
   <fields>
    <field doc="LE - Left state X' negative (x-)" mask="32" name="LE" size="1" start_pos="5">
    </field>
    <field doc="RI - Right state X' positive (x+)" mask="16" name="RI" size="1" start_pos="4">
    </field>
    <field doc="DO - Down state Y' negative (y-)" mask="8" name="DO" size="1" start_pos="3">
    </field>
    <field doc="UP - Up state Y' positive (y+)" mask="4" name="UP" size="1" start_pos="2">
    </field>
    <field doc="FD - Face Down state Z negative (z-)" mask="2" name="FD" size="1" start_pos="1">
    </field>
    <field doc="FU - Face Up Z positive (z+)" mask="1" name="FU" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="19" doc="The Tilt Status Previous Position (TSPP) register reports previous tilt position." mode="R" name="TSPP" por="32" size="8">
   <fields>
    <field doc="LE - Left state X' negative (x-)" mask="32" name="LE" size="1" start_pos="5">
    </field>
    <field doc="RI - Right state X' positive (x+)" mask="16" name="RI" size="1" start_pos="4">
    </field>
    <field doc="DO - Down state Y' negative (y-)" mask="8" name="DO" size="1" start_pos="3">
    </field>
    <field doc="UP - Up state Y' positive (y+)" mask="4" name="UP" size="1" start_pos="2">
    </field>
    <field doc="FD - Face Down state Z negative (z-)" mask="2" name="FD" size="1" start_pos="1">
    </field>
    <field doc="FU - Face Up Z positive (z+)" mask="1" name="FU" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="20" doc="The Interrupt Source 1 (INS1) register contains 2 step counter interrupts and contains the Tap/Double-TapTM axis specific interrupts." mode="R" name="INS1" por="0" size="8">
   <fields>
    <field doc="STPOVI - Step counter Overflow interrupt" mask="128" name="STPOVI" size="1" start_pos="7">
    </field>
    <field doc="STPWMI - Step counter Watermark Interrupt" mask="64" name="STPWMI" size="1" start_pos="6">
    </field>
    <field doc="TLE - X' negative (x-)" mask="32" name="TLE" size="1" start_pos="5">
    </field>
    <field doc="TRI - X' positive (x+)" mask="16" name="TRI" size="1" start_pos="4">
    </field>
    <field doc="TDO - Y' negative (y-)" mask="8" name="TDO" size="1" start_pos="3">
    </field>
    <field doc="TUP - Y' positive (y+)" mask="4" name="TUP" size="1" start_pos="2">
    </field>
    <field doc="TFD - Z  negative (z-)" mask="2" name="TFD" size="1" start_pos="1">
    </field>
    <field doc="TFU - Z  positive (z+)" mask="1" name="TFU" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="21" doc="This Register tells witch function caused an interrupt." mode="R" name="INS2" por="0" size="8">
   <fields>
    <field doc="FFS - Freefall, 0=not in freefall state, 1=freefall is detected. FFS is released to 0 when INL is read." mask="128" name="FFS" size="1" start_pos="7">
    </field>
    <field doc="BFI - indicates buffer full interrupt.  Automatically cleared when buffer is read." mask="64" name="BFI" size="1" start_pos="6">
    </field>
    <field doc="WMI - Watermark interrupt, bit is set to one when FIFO has filled up to the value stored in the sample bits.This bit is automatically cleared when FIFO/FILO is read and the content returns to a value below the value stored in the sample bits." mask="32" name="WMI" size="1" start_pos="5">
    </field>
    <field doc="DRDY - indicates that new acceleration data((00h,06h) to (00h,0Bh)) is available.  This bit is cleared when acceleration data is read or the interrupt release register (INL (00h,17h)) is read. 0= new acceleration data not available, 1= new acceleration data available" mask="16" name="DRDY" size="1" start_pos="4">
    </field>
    <field doc="TDTS(1,0) - status of tap/double tap, bit is released when interrupt latch release register (INL (00h,17h)) is read." mask="12" name="TDTS" size="2" start_pos="2">
     <enums>
      <item doc="00 = no tap" name="NOTAP" value="0">
      </item>
      <item doc="01 = single tap" name="SINGLE" value="1">
      </item>
      <item doc="10 = double tap" name="DOUBLE" value="2">
      </item>
      <item doc="11 = does not exist" name="NA" value="3">
      </item>
     </enums>
    </field>
    <field doc="STPINCI - Step counter increment interrupt" mask="2" name="STPINCI" size="1" start_pos="1">
    </field>
    <field doc="TPS - Tilt Position status.  0=state not changed, 1=state changed.  TPS is released to 0 when INL is read." mask="1" name="TPS" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="22" doc="The Interrupt Source 3 (INS3) register reports the interrupt status of the Wake-Up and Back-to-Sleep functions, as well as the axis and direction of the Wake-Up detected motion." mode="R" name="INS3" por="0" size="8">
   <fields>
    <field doc="WUFS - Wake up, This bit is cleared when the interrupt source latch register (INL (00h,1Ah)) is read. 1=Motion has activated the interrupt,  0= No motion" mask="128" name="WUFS" size="1" start_pos="7">
    </field>
    <field doc="BTS - Back to sleep interrupt" mask="64" name="BTS" size="1" start_pos="6">
    </field>
    <field doc="XNWU - X' negative (x-)" mask="32" name="XNWU" size="1" start_pos="5">
    </field>
    <field doc="XPWU - X' positive (x+)" mask="16" name="XPWU" size="1" start_pos="4">
    </field>
    <field doc="YNWU - Y' negative (y-)" mask="8" name="YNWU" size="1" start_pos="3">
    </field>
    <field doc="YPWU - Y' positive (y+)" mask="4" name="YPWU" size="1" start_pos="2">
    </field>
    <field doc="ZNWU - Z  negative (z-)" mask="2" name="ZNWU" size="1" start_pos="1">
    </field>
    <field doc="ZPWU - Z  positive (z+)" mask="1" name="ZPWU" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="23" doc="The Status Register reports the status of whether the interrupt is present." mode="R" name="STAT" por="0" size="8">
   <fields>
    <field doc="INT - reports the combined (OR) interrupt information of all features.  0= no interrupt event, 1= interrupt event has occurred.  When BFI and WMI in INS2 are 0, the INT bit is released to 0 when INL is read.  If WMI or BFI is 1, INT bit remains at 1 until they are cleared" mask="16" name="INT" size="1" start_pos="4">
    </field>
    <field doc="wake - reports the wake or sleep state, 0=sleep , 1=wake" mask="1" name="WAKE" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="25" mode="R" name="INT_REL" por="0" size="8">
   <fields>
    <field doc="Latched interrupt source information (INS1,INS2 except WMI/BFI and STAT when WMI/BFI is zero) is cleared and physical interrupt latched pin is changed to it's inactive state when this register is read.  Read value is dummy." mask="255" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="26" doc="Control register 1. Read/write control register that controls the main feature set." mode="R/W" name="CNTL1" por="0" size="8">
   <fields>
    <field doc="PC1 - controls the operating mode.  0= stand-by mode,  1= operating mode." mask="128" name="PC1" size="1" start_pos="7">
    </field>
    <field doc="RES - enables full power mode" mask="64" name="RES" size="1" start_pos="6">
    </field>
    <field doc="DRDYE - enables the reporting of the availability of new acceleration data ((00h,06h) to (00h,0Bh)) on the interrupt pin. 0= availability of new acceleration data not reflected on interrupt pin, 1= availability of new acceleration data reflected on interrupt pin." mask="32" name="DRDYE" size="1" start_pos="5">
    </field>
    <field doc="Gsel - Selectable g-range bits" mask="24" name="GSEL" size="2" start_pos="3">
     <enums>
      <item doc="00 = +/- 2g" name="2g" value="0">
      </item>
      <item doc="01 = +/- 4g" name="4g" value="1">
      </item>
      <item doc="1X = +/- 8g" name="8g" value="2">
      </item>
      <item doc="1X = +/- 8g" name="8g_2" value="3">
      </item>
     </enums>
    </field>
    <field doc="TDTE - enables the Tap / Double Tap function. 0 = disabled, 1 = enabled." mask="4" name="TDTE" size="1" start_pos="2">
    </field>
    <field doc="PDE - enables Pedometer function" mask="2" name="PDE" size="1" start_pos="1">
    </field>
    <field doc="TPE - enables the Tilt Position function. 0=disabled, 1 = enabled" mask="1" name="TPE" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="27" doc="The Control 2 (CNTL2) register primarily controls tilt position state enabling." mode="R/W" name="CNTL2" por="63" size="8">
   <fields>
    <field doc="SRST - Soft Reset performs the POR routine. 0= no action. 1= start POR routine." mask="128" name="SRST" size="1" start_pos="7">
    </field>
    <field doc="COTC - Command test control. 0= no action, 1 sets AAh to STR @ 0Ch register, when STR register is read COTC is cleared and STR=55h." mask="64" name="COTC" size="1" start_pos="6">
    </field>
    <field doc="LEM - Tilt Left state mask" mask="32" name="LEM" size="1" start_pos="5">
    </field>
    <field doc="RIM - Tilt Right state mask" mask="16" name="RIM" size="1" start_pos="4">
    </field>
    <field doc="DOM - Tilt Down state mask" mask="8" name="DOM" size="1" start_pos="3">
    </field>
    <field doc="UPM - Tilt Up state mask" mask="4" name="UPM" size="1" start_pos="2">
    </field>
    <field doc="FDM - Tilt Face Down state mask" mask="2" name="FDM" size="1" start_pos="1">
    </field>
    <field doc="FUM - Tilt Face Up state mask" mask="1" name="FUM" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="28" doc="The Control 3 (CNTL3) register sets the output data rates for Tilt, Directional-TapTM, and the Motion Wake-Up digital engines." mode="R/W" name="CNTL3" por="152" size="8">
   <fields>
    <field doc="sets the output data rate for the Tilt Position function" mask="192" name="OTP" size="2" start_pos="6">
     <enums>
      <item doc="1.5Hz" name="1p563" value="0">
      </item>
      <item doc="6.25Hz" name="6p25" value="1">
      </item>
      <item doc="12.5Hz" name="12p5" value="2">
      </item>
      <item doc="50Hz" name="50" value="3">
      </item>
     </enums>
    </field>
    <field doc="sets the output data rate for the Directional TapTM function" mask="56" name="OTDT" size="3" start_pos="3">
     <enums>
      <item doc="50Hz" name="50" value="0">
      </item>
      <item doc="100Hz" name="100" value="1">
      </item>
      <item doc="200Hz" name="200" value="2">
      </item>
      <item doc="400Hz" name="400" value="3">
      </item>
      <item doc="12.5Hz" name="12p5" value="4">
      </item>
      <item doc="25Hz" name="25" value="5">
      </item>
      <item doc="800Hz" name="800" value="6">
      </item>
      <item doc="1600Hz" name="1600" value="7">
      </item>
     </enums>
    </field>
    <field doc="sets the output data rate for the general motion detection function and the high-pass filtered outputs" mask="7" name="OWUF" size="3" start_pos="0">
     <enums>
      <item doc="0.78Hz" name="0p781" value="0">
      </item>
      <item doc="1.563Hz" name="1p563" value="1">
      </item>
      <item doc="3.125Hz" name="3p125" value="2">
      </item>
      <item doc="6.25Hz" name="6p25" value="3">
      </item>
      <item doc="12.5Hz" name="12p5" value="4">
      </item>
      <item doc="25Hz" name="25" value="5">
      </item>
      <item doc="50Hz" name="50" value="6">
      </item>
      <item doc="100Hz" name="100" value="7">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="29" doc="The Control 4 (CNTL4) register 4 provides more feature set control" mode="R/W" name="CNTL4" por="64" size="8">
   <fields>
    <field doc="c_mode - Define debounce counter clear mode 0: clear 1: decrement" mask="128" name="C_MODE" size="1" start_pos="7">
    </field>
    <field doc="th_mode: 0: absolute threshold 1: relative threshold (default)" mask="64" name="TH_MODE" size="1" start_pos="6">
    </field>
    <field doc="WUFE - enables the Wake Up (motion detect) function that will detect a general motion event. 0= disabled, 1= enabled." mask="32" name="WUFE" size="1" start_pos="5">
    </field>
    <field doc="BTSE - enables the Back to sleep function" mask="16" name="BTSE" size="1" start_pos="4">
    </field>
    <field doc="HPE - High-pass enable" mask="8" name="HPE" size="1" start_pos="3">
    </field>
    <field doc="OBTS&lt;2:0&gt; - Back to sleep function output data rate" mask="7" name="OBTS" size="3" start_pos="0">
     <enums>
      <item doc="000 = 0.78125Hz" name="0p781" value="0">
      </item>
      <item doc="001 = 1.5625Hz" name="1p563" value="1">
      </item>
      <item doc="010 = 3.125Hz" name="3p125" value="2">
      </item>
      <item doc="011 = 6.25Hz" name="6p25" value="3">
      </item>
      <item doc="100 = 12.5Hz" name="12p5" value="4">
      </item>
      <item doc="101 = 25Hz" name="25" value="5">
      </item>
      <item doc="110 = 50Hz" name="50" value="6">
      </item>
      <item doc="111 = 100Hz" name="100" value="7">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="30" doc="The Control 5 (CNTL5) register provides additional controls for wake-sleep engine" mode="R/W" name="CNTL5" por="1" size="8">
   <fields>
    <field doc="The manual wake overwrite bit" mask="2" name="MAN_WAKE" size="1" start_pos="1">
    </field>
    <field doc="The manual sleep overwrite bit" mask="1" name="MAN_SLEEP" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="31" doc="The ODR Control (ODCNTL) register is responsible for configuring Output Data Rate (ODR) and low-pass filter settings." mode="R/W" name="ODCNTL" por="2" size="8">
   <fields>
    <field doc="IIR_BYPASS - IIR filter bypass mode for debugging averaging filter." mask="128" name="IIR_BYPASS" size="1" start_pos="7">
    </field>
    <field doc="LPRO - Low pass filter roll off control, 0=ODR/9, 1=ODR/2" mask="64" name="LPRO" size="1" start_pos="6">
    </field>
    <field doc="OSA&lt;3:0&gt; - Acceleration Output data rate.* Low power mode available, all other data rates will default to full power mode." mask="15" name="OSA" size="4" start_pos="0">
     <enums>
      <item doc="0000 = 12.5Hz Low power mode available" name="12p5" value="0">
      </item>
      <item doc="0001 = 25Hz  Low power mode available" name="25" value="1">
      </item>
      <item doc="0010 = 50Hz  Low power mode available" name="50" value="2">
      </item>
      <item doc="0011 = 100Hz  Low power mode available" name="100" value="3">
      </item>
      <item doc="0100 = 200Hz  Low power mode available" name="200" value="4">
      </item>
      <item doc="0101 = 400Hz" name="400" value="5">
      </item>
      <item doc="0110 = 800Hz" name="800" value="6">
      </item>
      <item doc="0111 = 1600Hz" name="1600" value="7">
      </item>
      <item doc="1000 = 0.781Hz  Low power mode available" name="0p781" value="8">
      </item>
      <item doc="1001 = 1.563Hz  Low power mode available" name="1p563" value="9">
      </item>
      <item doc="1010 = 3.125Hz  Low power mode available" name="3p125" value="10">
      </item>
      <item doc="1011 = 6.25Hz  Low power mode available" name="6p25" value="11">
      </item>
      <item doc="1100 = 3200Hz" name="3200" value="12">
      </item>
      <item doc="1101 = 6400Hz" name="6400" value="13">
      </item>
      <item doc="1110 = 12800Hz" name="12800" value="14">
      </item>
      <item doc="1111 = 25600Hz" name="25600" value="15">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="32" doc="The Interrupt Control 1 (INC1) register controls the settings for the physical interrupt pin INT1, the Self-test function, and 3-wire SPI interface." mode="R/W" name="INC1" por="16" size="8">
   <fields>
    <field doc="Pulse interrupt 1 width configuration." mask="192" name="PW1" size="2" start_pos="6">
     <enums>
      <item doc="0 : default width - 50us(10us when ODR&gt;1600Hz)" name="50us_10us" value="0">
      </item>
      <item doc="width 1*ODR period" name="1xODR" value="1">
      </item>
      <item doc="width 2*ODR period" name="2xODR" value="2">
      </item>
      <item doc="width 4*ODR period" name="4xODR" value="3">
      </item>
     </enums>
    </field>
    <field doc="IEN1 - Enable/disable physical interrupt pin 1, 0=disable, 1=enable." mask="32" name="IEN1" size="1" start_pos="5">
    </field>
    <field doc="IEA1 - Interrupt active level control for interrupt pin 1, 0=active low, 1=active high." mask="16" name="IEA1" size="1" start_pos="4">
    </field>
    <field doc="IEL1 - Interrupt latch control for interrupt pin 1, 0=latched, 1=one pulse" mask="8" name="IEL1" size="1" start_pos="3">
    </field>
    <field doc="STPOL - ST polarity, This bit is ignored when STNULL is set." mask="2" name="STPOL" size="1" start_pos="1">
    </field>
    <field doc="SPI3E - 3-wired SPI interface, 0=disable, 1=enable." mask="1" name="SPI3E" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="33" doc="The Interrupt Control 2 (INC2) register controls which axis and direction of detected motion can cause an interrupt." mode="R/W" name="INC2" por="63" size="8">
   <fields>
    <field doc="AOI - And-Or configuration, 0=Or combination of selected directions, 1=And combination of selected axes" mask="64" name="AOI" size="1" start_pos="6">
     <enums>
      <item doc="0=Or combination of selected directions" name="OR" value="0">
      </item>
      <item doc="1=And combination of selected axes" name="AND" value="1">
      </item>
     </enums>
    </field>
    <field doc="XNWUE - x negative (x-) mask for WUF, 0=disable, 1=enable." mask="32" name="XNWUE" size="1" start_pos="5">
    </field>
    <field doc="XPWUE - x positive (x+) mask for WUF, 0=disable, 1=enable." mask="16" name="XPWUE" size="1" start_pos="4">
    </field>
    <field doc="YNWUE - y negative (y-) mask for WUF, 0=disable, 1=enable." mask="8" name="YNWUE" size="1" start_pos="3">
    </field>
    <field doc="YPWUE - y positive (y+) mask for WUF, 0=disable, 1=enable." mask="4" name="YPWUE" size="1" start_pos="2">
    </field>
    <field doc="ZNWUE - z negative (z-) mask for WUF, 0=disable, 1=enable." mask="2" name="ZNWUE" size="1" start_pos="1">
    </field>
    <field doc="ZPWUE - z positive (z+) mask for WUF, 0=disable, 1=enable." mask="1" name="ZPWUE" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="34" doc="The Interrupt Control 3 (INC3) register controls which axis and direction of Tap/Double-TapTM can cause an interrupt." mode="R/W" name="INC3" por="63" size="8">
   <fields>
    <field doc="enables/disables alternate tap masking scheme" mask="64" name="TMEN" size="1" start_pos="6">
    </field>
    <field doc="x negative (x-): 0 = disabled, 1 = enabled" mask="32" name="TLEM" size="1" start_pos="5">
    </field>
    <field doc="x positive (x+): 0 = disabled, 1 = enabled" mask="16" name="TRIM" size="1" start_pos="4">
    </field>
    <field doc="y negative (y-): 0 = disabled, 1 = enabled" mask="8" name="TDOM" size="1" start_pos="3">
    </field>
    <field doc="y positive (y+): 0 = disabled, 1 = enabled" mask="4" name="TUPM" size="1" start_pos="2">
    </field>
    <field doc="z negative (z-): 0 = disabled, 1 = enabled" mask="2" name="TFDM" size="1" start_pos="1">
    </field>
    <field doc="z positive (z+): 0 = disabled, 1 = enabled" mask="1" name="TFUM" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="35" doc="The Interrupt Control 4 (INC4) register controls routing of an interrupt reporting to physical interrupt pin INT1." mode="R/W" name="INC4" por="0" size="8">
   <fields>
    <field doc="FFI1 - Freefall interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="128" name="FFI1" size="1" start_pos="7">
    </field>
    <field doc="BFI1 - Buffer full interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="64" name="BFI1" size="1" start_pos="6">
    </field>
    <field doc="WMI1 - Watermark interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="32" name="WMI1" size="1" start_pos="5">
    </field>
    <field doc="DRDYI1 - Data ready interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="16" name="DRDYI1" size="1" start_pos="4">
    </field>
    <field doc="BTSI1 - Back to sleep interrupt reported in interrupt pin 1" mask="8" name="BTSI1" size="1" start_pos="3">
    </field>
    <field doc="TDTI1 - Tap/Double Tap interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="4" name="TDTI1" size="1" start_pos="2">
    </field>
    <field doc="WUFI1 - Wake Up (motion detect) interrupt reported pn physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="2" name="WUFI1" size="1" start_pos="1">
    </field>
    <field doc="TPI1 - Tilt position interrupt reported on physical interrupt pin 1, 0=disable, 1=enable (and IEN1=1)." mask="1" name="TPI1" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="36" doc="The Interrupt Control 5 (INC5) register controls the settings for the physical interrupt pin INT2." mode="R/W" name="INC5" por="16" size="8">
   <fields>
    <field doc="PW2 - Pulse interrupt width on INT2" mask="192" name="PW2" size="2" start_pos="6">
     <enums>
      <item doc="0 : default width - 50us(10us when ODR&gt;1600Hz)" name="50us_10us" value="0">
      </item>
      <item doc="width 1*ODR period" name="1xODR" value="1">
      </item>
      <item doc="width 2*ODR period" name="2xODR" value="2">
      </item>
      <item doc="width 4*ODR period" name="4xODR" value="3">
      </item>
     </enums>
    </field>
    <field doc="IEN2 - Enable/disable physical interrupt pin 2, 0=disable, 1=enable." mask="32" name="IEN2" size="1" start_pos="5">
    </field>
    <field doc="IEA2 - Interrupt active level control for interrupt pin 2, 0=active low, 1=active high." mask="16" name="IEA2" size="1" start_pos="4">
    </field>
    <field doc="IEL2 - Interrupt latch control for interrupt pin 2, 0=latched, 1=one pulse" mask="8" name="IEL2" size="1" start_pos="3">
    </field>
    <field doc="ACLR2 - Auto interrupt clear(same as INL) for the following event, only available in pulse interrupt mode, 0=disable, 1=enable." mask="2" name="ACLR2" size="1" start_pos="1">
    </field>
    <field doc="ACLR1 - Auto interrupt clear(same as INL) for the following event, only available in pulse interrupt mode, 0=disable, 1=enable." mask="1" name="ACLR1" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="37" doc="The Interrupt Control 6 (INC6) register controls routing of interrupt reporting to physical interrupt pin INT2." mode="R/W" name="INC6" por="0" size="8">
   <fields>
    <field doc="FFI2 - Freefall interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="128" name="FFI2" size="1" start_pos="7">
    </field>
    <field doc="BFI2 - Buffer full interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="64" name="BFI2" size="1" start_pos="6">
    </field>
    <field doc="WMI2 - Watermark interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="32" name="WMI2" size="1" start_pos="5">
    </field>
    <field doc="DRDYI2 - Data ready interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="16" name="DRDYI2" size="1" start_pos="4">
    </field>
    <field doc="BTSI2 - Back to sleep interrupt reported in interrupt pin 2" mask="8" name="BTSI2" size="1" start_pos="3">
    </field>
    <field doc="TDTI2 - Tap/Double Tap interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="4" name="TDTI2" size="1" start_pos="2">
    </field>
    <field doc="WUFI2 - Wake Up (motion detect) interrupt reported pn physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="2" name="WUFI2" size="1" start_pos="1">
    </field>
    <field doc="TPI2 - Tilt position interrupt reported on physical interrupt pin 2, 0=disable, 1=enable (and IEN2=1)." mask="1" name="TPI2" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="38" doc="The Interrupt Control 7 (INC7) register controls the pedometer (step counter) engine." mode="R/W" name="INC7" por="0" size="8">
   <fields>
    <field doc="STPOVI2 - Step counter overflow interrupt on interrupt pin 2" mask="64" name="STPOVI2" size="1" start_pos="6">
    </field>
    <field doc="STPWMI2 - Step counter watermark interrupt on interrupt pin 2" mask="32" name="STPWMI2" size="1" start_pos="5">
    </field>
    <field doc="STPINCI2 - Step counter increment interrupt on interrupt pin 2" mask="16" name="STPINCI2" size="1" start_pos="4">
    </field>
    <field doc="STPOVI1 - Step counter overflow interrupt on interrupt pin 1" mask="4" name="STPOVI1" size="1" start_pos="2">
    </field>
    <field doc="STPWMI1 - Step counter watermark interrupt on interrupt pin 1" mask="2" name="STPWMI1" size="1" start_pos="1">
    </field>
    <field doc="STPINCI1 - Step counter increment interrupt on interrupt pin 1" mask="1" name="STPINCI1" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="39" mode="R/W" name="TILT_TIMER" por="0" size="8">
   <fields>
    <field doc="Tilt Position State Timer. This register is the initial count register for Tilt Position State timer. (0 to 255).  New state must be valid as many measurement periods before change is accepted. Reset applied for any write to TSC with TPE enabled" mask="255" name="TSC" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="40" doc="The Tap/Double-TapTM Report Control (TDTRC) register is responsible for enabling/disabling reporting of Tap/Double-TapTM events." mode="R/W" name="TDTRC" por="3" size="8">
   <fields>
    <field doc="DTRE - Double tap report Enable.  When DTRE is set to 1, update INS1 and DTDS in INS2 with double tap events. When DTRE is set to 0, do not update INS1 or DTDS if double tap occurs." mask="2" name="DTRE" size="1" start_pos="1">
    </field>
    <field doc="STRE - Single tap report Enable.  When STRE is set to 1, update INS1 and DTDS in INS2 single tap events. When DTRE is set to 0, do not update INS1 or DTDS if single tap occurs." mask="1" name="STRE" size="1" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="41" mode="R/W" name="TDTC" por="120" size="8">
   <fields>
    <field doc="The Tap/Double-TapTM Counter (TDTC) register contains counter information for the detection of a double tap event." mask="255" name="TDTC" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="42" mode="R/W" name="TTH" por="203" size="8">
   <fields>
    <field doc="The Tap Threshold High (TTH) register represents the 8-bit jerk high threshold to determine if a tap is detected." mask="255" name="TTH" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="43" mode="R/W" name="TTL" por="26" size="8">
   <fields>
    <field doc="The Tap Threshold Low (TTL) register represents the 8-bit (0– 255) jerk low threshold to determine if a tap is detected." mask="255" name="TTL" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="44" mode="R/W" name="FTD" por="162" size="8">
   <fields>
    <field doc="This register contains counter information for the detection of any tap event." mask="255" name="FTD" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="45" mode="R/W" name="STD" por="36" size="8">
   <fields>
    <field doc="This register contains counter information for the detection of a double tap event." mask="255" name="STD" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="46" mode="R/W" name="TLT" por="40" size="8">
   <fields>
    <field doc="This register contains counter information for the detection of a tap event." mask="255" name="TLT" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="47" mode="R/W" name="TWS" por="160" size="8">
   <fields>
    <field doc="This register contains counter information for the detection of single and double taps." mask="255" name="TWS" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="48" mode="R/W" name="FFTH" por="0" size="8">
   <fields>
    <field doc="The Free Fall Threshold (FFTH) register contains the threshold of the Free fall detection." mask="255" name="FFTH" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="49" mode="R/W" name="FFC" por="0" size="8">
   <fields>
    <field doc="The Free Fall Counter (FFC) register contains the counter setting of the Free fall detection." mask="255" name="FFC" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="50" doc="The Free Fall Control (FFCNTL) register contains the control setting of the Free fall detection." mode="R/W" name="FFCNTL" por="0" size="8">
   <fields>
    <field doc="FFIE - Freefall engine enable, 0=disabled, 1=enabled." mask="128" name="FFIE" size="1" start_pos="7">
    </field>
    <field doc="ULMODE - Interrupt latch/un-latch control, 0=latched, 1=unlatched." mask="64" name="ULMODE" size="1" start_pos="6">
    </field>
    <field doc="DCRM - Debounce methodology control, 0=count up/down, 1=count up/reset." mask="8" name="DCRM" size="1" start_pos="3">
    </field>
    <field doc="OFFI&lt;2:0&gt; - Freefall function output data rate" mask="7" name="OFFI" size="3" start_pos="0">
     <enums>
      <item doc="000 = 12.5Hz" name="12p5" value="0">
      </item>
      <item doc="001 = 25Hz" name="25" value="1">
      </item>
      <item doc="010 = 50Hz" name="50" value="2">
      </item>
      <item doc="011 = 100Hz" name="100" value="3">
      </item>
      <item doc="100 = 200Hz" name="200" value="4">
      </item>
      <item doc="101 = 400Hz" name="400" value="5">
      </item>
      <item doc="110 = 800Hz" name="800" value="6">
      </item>
      <item doc="111 = 1600Hz" name="1600" value="7">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="52" mode="R/W" name="TILT_ANGLE_LL" por="12" size="8">
   <fields>
    <field doc="Tilt Angle Low Limit: This register sets the low-level threshold for tilt angle detection." mask="255" name="LL" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="53" mode="R/W" name="TILT_ANGLE_HL" por="42" size="8">
   <fields>
    <field doc="Tilt Angle High Limit: This register sets the high-level threshold for tilt angle detection." mask="255" name="HL" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="54" mode="R/W" name="HYST_SET" por="20" size="8">
   <fields>
    <field doc="This register sets the Hysteresis that is placed in between the Screen Rotation states." mask="255" name="HYST" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="55" doc="Low Power Control" mode="R/W" name="LP_CNTL" por="75" size="8">
   <fields>
    <field doc="Averaging Filter Control" mask="112" name="AVC" size="3" start_pos="4">
     <enums>
      <item doc="No Averaging" name="NO_AVG" value="0">
      </item>
      <item doc="2 Samples Averaged" name="2_SAMPLE_AVG" value="1">
      </item>
      <item doc="4 Samples Averaged" name="4_SAMPLE_AVG" value="2">
      </item>
      <item doc="8 Samples Averaged" name="8_SAMPLE_AVG" value="3">
      </item>
      <item doc="16 Samples Averaged (default)" name="16_SAMPLE_AVG" value="4">
      </item>
      <item doc="32 Samples Averaged" name="32_SAMPLE_AVG" value="5">
      </item>
      <item doc="64 Samples Averaged" name="64_SAMPLE_AVG" value="6">
      </item>
      <item doc="128 Samples Averaged" name="128_SAMPLE_AVG" value="7">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="60" doc="Wake-up Function Threshold (WUFTH), Back-to-Sleep and Wake-Up Function Threshold (BTSWUFTH), and Back-to-Sleep Threshold (BTSTH) registers set the thresholds for Wake-up and Back-to-Sleep engines." mode="R/W" name="WUFTH" por="128" size="8">
   <fields>
    <field bit_pos="0@7:6:5:4:3:2:1:0:x:x:x:x:x:10:9:8" doc="lsb part of WUF threshold" name="WUFTH_L" size="11">
    </field>
   </fields>
  </register>
  <register address="61" doc="Wake-up Function Threshold (WUFTH), Back-to-Sleep and Wake-Up Function Threshold (BTSWUFTH), and Back-to-Sleep Threshold (BTSTH) registers set the thresholds for Wake-up and Back-to-Sleep engines." mode="R/W" name="BTSWUFTH" por="0" size="8">
   <fields>
    <field doc="msb part of BTS threshold" mask="112" name="BTSTH8_10" size="3" start_pos="4">
    </field>
    <field doc="msb part of WUF threshold" mask="7" name="WUFTH8_10" size="3" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="62" doc="Wake-up Function Threshold (WUFTH), Back-to-Sleep and Wake-Up Function Threshold (BTSWUFTH), and Back-to-Sleep Threshold (BTSTH) registers set the thresholds for Wake-up and Back-to-Sleep engines." mode="R/W" name="BTSTH" por="128" size="8">
   <fields>
    <field bit_pos="-1@x:10:9:8:x:x:x:x:7:6:5:4:3:2:1:0" doc="lsb part of BTS threshold" name="BTSTH_L" size="11">
    </field>
   </fields>
  </register>
  <register address="63" mode="R/W" name="BTSC" por="0" size="8">
   <fields>
    <field doc="This register is the initial count register for the BTS motion detection timer (0 to 255 counts)" mask="255" name="BTSC" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="64" mode="R/W" name="WUFC" por="0" size="8">
   <fields>
    <field doc="The Wake-Up Function Counter (WUFC) is the initial count register for the motion detection timer (0 to 255 counts)" mask="255" name="WUFC" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="65" mode="R/W" name="PED_STPWM_L" por="16" size="8">
   <fields>
    <field doc="Pedometer Step Counter Watermark Low and High registers set the 16-bit count value used as a watermark threshold for step counting." mask="255" name="PED_STPWM_L" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="66" mode="R/W" name="PED_STPWM_H" por="39" size="8">
   <fields>
    <field doc="msb" mask="255" name="PED_STPWM_H" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="67" doc="Pedometer Control register 1 (PED_CNTL1). The setting of this register is affected by pedometer engine ODR selection." mode="R/W" name="PED_CNTL1" por="12" size="8">
   <fields>
    <field doc="STP_TH&lt;2:0&gt; ; A threshold for discarding counting if not enough steps coming. Values: 0, 1, ..., 7. -&gt; 0, 1, 2, 4, ..., 15. Reset applied for any write to PED_CNTL1 with PDE enabled" mask="112" name="STP_TH" size="3" start_pos="4">
     <enums>
      <item doc="No threshold count for start counting" name="no_step" value="0">
      </item>
      <item doc="2 step threshold for start counting" name="step_2" value="1">
      </item>
      <item doc="4 step threshold for start counting" name="step_4" value="2">
      </item>
      <item doc="6 step threshold for start counting" name="step_6" value="3">
      </item>
      <item doc="8 step threshold for start counting" name="step_8" value="4">
      </item>
      <item doc="10 step threshold for start counting" name="step_10" value="5">
      </item>
      <item doc="12 step threshold for start counting" name="step_12" value="6">
      </item>
      <item doc="14 step threshold for start counting" name="step_14" value="7">
      </item>
     </enums>
    </field>
    <field doc="MAG_SCALE&lt;3:0&gt;. Scaling factor for the input signal (x,y,z). Bit shift. Values: 16 bit data, 6; 12 bit data, 1; Reset applied for any write to PED_CNTL1 with PDE enabled" mask="15" name="MAG_SCALE" size="4" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="68" doc="Pedometer control register 2." mode="R/W" name="PED_CNTL2" por="60" size="8">
   <fields>
    <field doc="hps = 3. Scaling factor for the output from the high-pass filter. Bit shift operation. Values: 0, 1, ..., 7. -&gt; 1, 2, ..., 128. Reset applied for any write to PED_CNTL2 with PDE enabled" mask="112" name="HPS" size="3" start_pos="4">
    </field>
    <field doc="The length of the low-pass filter (as ODR 50 or 100Hz)" mask="15" name="PED_ODR" size="4" start_pos="0">
     <enums>
      <item doc="Pedometer ODR 50Hz" name="50" value="6">
      </item>
      <item doc="Pedometer ODR 100Hz" name="100" value="12">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="69" doc="Pedometer Control register 3 (PED_CNTL3)." mode="R/W" name="PED_CNTL3" por="14" size="8">
   <fields>
    <field doc="Scaling factor inside high-pass filter" mask="56" name="FCB" size="3" start_pos="3">
    </field>
    <field doc="Scaling factor inside high-pass filter" mask="7" name="FCA" size="3" start_pos="0">
     <enums>
      <item doc="Scaling factor 1" name="1" value="0">
      </item>
      <item doc="Scaling factor 2" name="2" value="1">
      </item>
      <item doc="Scaling factor 4" name="4" value="2">
      </item>
      <item doc="Scaling factor 8" name="8" value="3">
      </item>
      <item doc="Scaling factor 16" name="16" value="4">
      </item>
      <item doc="Scaling factor 32" name="32" value="5">
      </item>
      <item doc="Scaling factor 64" name="64" value="6">
      </item>
      <item doc="Scaling factor 128" name="128" value="7">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="70" doc="Pedometer Control register 4 (PED_CNTL4)." mode="R/W" name="PED_CNTL4" por="31" size="8">
   <fields>
    <field doc="B_CNT&lt;2:0&gt; below_count[2:0] = 2; Samples below the zero threshold before setting e.g. Area == 0. Originally this was 0 samples. Values: 0, 1, ..., 7. -&gt; 0, 2, 4, ..., 14. Reset applied for any write to PED_CNTL4 with PDE enabled" mask="112" name="B_CNT" size="3" start_pos="4">
    </field>
    <field doc="A_h = 15;  // Maximum area of the peak (maximum impact from the floor). Values: 0, 1, ..., 15: with Ah_fc -&gt; 0, 1024, ..., 15360.  Reset applied for any write to PED_CNTL4 with PDE enabled" mask="15" name="A_H" size="4" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="71" mode="R/W" name="PED_CNTL5" por="60" size="8">
   <fields>
    <field doc="Pedometer Control register 5 (PED_CNTL5). The setting of this register is affected by pedometer engine ODR selection." mask="255" name="A_L" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="72" doc="Pedometer Control register 6 (PED_CNTL6). The setting of this register is affected by pedometer engine ODR selection." mode="R/W" name="PED_CNTL6" por="20" size="8">
   <fields>
    <field doc="Maximum time interval for the peak" mask="63" name="M_H5" size="6" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="73" mode="R/W" name="PED_CNTL7" por="6" size="8">
   <fields>
    <field doc="Pedometer Control register 7 (PED_CNTL7)." mask="255" name="M_L" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="74" mode="R/W" name="PED_CNTL8" por="5" size="8">
   <fields>
    <field doc="Pedometer Control register 8 (PED_CNTL8). The setting of this register is affected by pedometer engine ODR selection." mask="255" name="T_L" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="75" mode="R/W" name="PED_CNTL9" por="22" size="8">
   <fields>
    <field doc="Pedometer Control register 9 (PED_CNTL9). The setting of this register is affected by pedometer engine ODR selection." mask="255" name="T_M" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="76" mode="R/W" name="PED_CNTL10" por="19" size="8">
   <fields>
    <field doc="Pedometer Control register 10 (PED_CNTL10). The setting of this register is affected by pedometer engine ODR selection." mask="255" name="T_P" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="77" doc="Self test initiation" mode="W" name="SELF_TEST" por="0" size="8">
   <fields>
    <field doc="When 0xCA is written to this register, the MEMS self-test function is enabled. Electrostatic-actuation of the accelerometer, results in a DC shift of the X, Y and Z axis outputs. Writing 0x00 to this register will return the accelerometer to normal operation" mask="255" name="MEMS_TEST" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="90" doc="The Buffer Control 1 (BUF_CNTL1) register controls the buffer sample threshold" mode="R/W" name="BUF_CNTL1" por="0" size="8">
   <fields>
    <field bit_pos="0@7:6:5:4:3:2:1:0:x:x:x:x:9:8:x:x" doc="buffer sample control threshold lsb" name="SMP_TH8" size="10">
    </field>
   </fields>
  </register>
  <register address="91" doc="The Buffer Control 2 (BUF_CNTL2) register controls sample buffer operation" mode="R/W" name="BUF_CNTL2" por="0" size="8">
   <fields>
    <field doc="controls activation of the sample buffer" mask="128" name="BUFE" size="1" start_pos="7">
    </field>
    <field doc="determines the resolution of the acceleration data samples collected by the sample" mask="64" name="BRES" size="1" start_pos="6">
    </field>
    <field doc="buffer full interrupt enable bit" mask="32" name="BFIE" size="1" start_pos="5">
    </field>
    <field doc="buffer sample control threshold msb" mask="12" name="SMP_TH8_9" size="2" start_pos="2">
    </field>
    <field doc="selects the operating mode of the sample buffer" mask="3" name="BUF_BM" size="2" start_pos="0">
     <enums>
      <item doc="The buffer collects 681 sets of 8-bit low resolution values or 339 sets of 16-bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full" name="FIFO" value="0">
      </item>
      <item doc="The buffer holds the last 681 sets of 8-bit low resolution values or 339 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data." name="STREAM" value="1">
      </item>
      <item doc="When a trigger event occurs, the buffer holds the last data set of SMP[9:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full." name="TRIGGER" value="2">
      </item>
      <item doc="The buffer holds the last 681 sets of 8-bit low resolution values or 339 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first." name="FILO" value="3">
      </item>
     </enums>
    </field>
   </fields>
  </register>
  <register address="92" doc="Buffer Status: These register reports the status of the sample buffer." mode="R" name="BUF_STATUS_1" por="0" size="8">
   <fields>
    <field bit_pos="0@7:6:5:4:3:2:1:0:x:x:x:x:11:10:9:8" doc="buffer sample status level lsb" size="12">
    </field>
   </fields>
  </register>
  <register address="93" doc="Buffer Status: These register reports the status of the sample buffer." mode="R" name="BUF_STATUS_2" por="0" size="8">
   <fields>
    <field doc="reports the status of the buffer’s trigger function if this mode has been selected" mask="128" name="BUF_TRIG" size="1" start_pos="7">
    </field>
    <field doc="buffer sample status level msb" mask="15" name="SMP_LEV8_11" size="4" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="94" mode="R/W" name="BUF_CLEAR" size="8">
   <fields>
    <field doc="Latched buffer status information and the entire sample buffer are cleared when any data is written to this register." mask="255" size="8" start_pos="0">
    </field>
   </fields>
  </register>
  <register address="95" mode="R" name="BUF_READ" size="8">
   <fields>
    <field doc="Buffer output register" mask="255" size="8" start_pos="0">
    </field>
   </fields>
  </register>
 </sensor>
 <sensor name="KX127" sad="30" size="8">
  <register address="17" doc="This register can be used for supplier recognition" mode="R/W" name="WHO_AM_I" por="59" size="8">
   <fields>
    <field mask="255" name="WAI" size="8" start_pos="0">
     <enums>
      <item doc="WAI value for KX127" name="ID" value="59">
      </item>
     </enums>
    </field>
   </fields>
  </register>
 </sensor>
</root>