{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446016480538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446016480538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 00:14:40 2015 " "Processing started: Wed Oct 28 00:14:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446016480538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446016480538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446016480539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1446016481068 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8TestBench.v(49) " "Verilog HDL warning at sram256x8TestBench.v(49): extended using \"x\" or \"z\"" {  } { { "sram256x8TestBench.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446016481131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file sram256x8testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "sram256x8TestBench.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481133 ""} { "Info" "ISGN_ENTITY_NAME" "2 tester " "Found entity 2: tester" {  } { { "sram256x8TestBench.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8.v(25) " "Verilog HDL warning at sram256x8.v(25): extended using \"x\" or \"z\"" {  } { { "sram256x8.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446016481135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file sram256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram256x8 " "Found entity 1: sram256x8" {  } { { "sram256x8.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fourfunccalc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_top " "Found entity 1: fourFuncCalc_top" {  } { { "fourFuncCalc_top.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.v 1 1 " "Found 1 design units, including 1 entities, in source file slowclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 slowClock " "Found entity 1: slowClock" {  } { { "slowClock.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/slowClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file fourfunccalc_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_testbench " "Found entity 1: fourFuncCalc_testbench" {  } { { "fourFuncCalc_testbench.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481142 ""} { "Info" "ISGN_ENTITY_NAME" "2 ffcTester " "Found entity 2: ffcTester" {  } { { "fourFuncCalc_testbench.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fourFuncCalc_stated.v(31) " "Verilog HDL warning at fourFuncCalc_stated.v(31): extended using \"x\" or \"z\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446016481144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_stated.v 2 2 " "Found 2 design units, including 2 entities, in source file fourfunccalc_stated.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_stated " "Found entity 1: fourFuncCalc_stated" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481145 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourFuncCalc_stated_testbench " "Found entity 2: fourFuncCalc_stated_testbench" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7control.v 3 3 " "Found 3 design units, including 3 entities, in source file seg7control.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7Control " "Found entity 1: seg7Control" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481147 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7 " "Found entity 2: seg7" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481147 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7Control_testbench " "Found entity 3: seg7Control_testbench" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016481147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016481147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourFuncCalc_top " "Elaborating entity \"fourFuncCalc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446016481712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowClock slowClock:clock3Hz " "Elaborating entity \"slowClock\" for hierarchy \"slowClock:clock3Hz\"" {  } { { "fourFuncCalc_top.v" "clock3Hz" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016481714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourFuncCalc_stated fourFuncCalc_stated:ffc " "Elaborating entity \"fourFuncCalc_stated\" for hierarchy \"fourFuncCalc_stated:ffc\"" {  } { { "fourFuncCalc_top.v" "ffc" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016481715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fourFuncCalc_stated.v(147) " "Verilog HDL assignment warning at fourFuncCalc_stated.v(147): truncated value with size 32 to match size of target (8)" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481719 "|fourFuncCalc_top|fourFuncCalc_stated:ffc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fourFuncCalc_stated.v(157) " "Verilog HDL assignment warning at fourFuncCalc_stated.v(157): truncated value with size 32 to match size of target (8)" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481719 "|fourFuncCalc_top|fourFuncCalc_stated:ffc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fourFuncCalc_stated.v(166) " "Verilog HDL assignment warning at fourFuncCalc_stated.v(166): truncated value with size 32 to match size of target (8)" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481719 "|fourFuncCalc_top|fourFuncCalc_stated:ffc"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "nextState " "Can't recognize finite state machine \"nextState\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1446016481719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram256x8 fourFuncCalc_stated:ffc\|sram256x8:sram " "Elaborating entity \"sram256x8\" for hierarchy \"fourFuncCalc_stated:ffc\|sram256x8:sram\"" {  } { { "fourFuncCalc_stated.v" "sram" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016481719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7Control fourFuncCalc_stated:ffc\|seg7Control:seg7 " "Elaborating entity \"seg7Control\" for hierarchy \"fourFuncCalc_stated:ffc\|seg7Control:seg7\"" {  } { { "fourFuncCalc_stated.v" "seg7" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016481721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(23) " "Verilog HDL assignment warning at seg7Control.v(23): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481722 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(24) " "Verilog HDL assignment warning at seg7Control.v(24): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481723 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(25) " "Verilog HDL assignment warning at seg7Control.v(25): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481723 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(30) " "Verilog HDL assignment warning at seg7Control.v(30): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481723 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(31) " "Verilog HDL assignment warning at seg7Control.v(31): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481723 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 seg7Control.v(32) " "Verilog HDL assignment warning at seg7Control.v(32): truncated value with size 32 to match size of target (8)" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446016481723 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 fourFuncCalc_stated:ffc\|seg7Control:seg7\|seg7:s0 " "Elaborating entity \"seg7\" for hierarchy \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|seg7:s0\"" {  } { { "seg7Control.v" "s0" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016481723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5884 " "Found entity 1: altsyncram_5884" {  } { { "db/altsyncram_5884.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/altsyncram_5884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016483647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016483647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016483807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016483807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016483896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016483896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pai " "Found entity 1: cntr_pai" {  } { { "db/cntr_pai.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_pai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016484556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016484556 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "fourFuncCalc " "Analysis and Synthesis generated SignalTap II or debug node instance \"fourFuncCalc\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016484842 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fourFuncCalc_stated:ffc\|sram256x8:sram\|mem_rtl_0 " "Inferred dual-clock RAM node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1446016486447 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fourFuncCalc_stated:ffc\|sram256x8:sram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446016487466 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1446016487466 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446016487466 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod0\"" {  } { { "seg7Control.v" "Mod0" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod1\"" {  } { { "seg7Control.v" "Mod1" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod2\"" {  } { { "seg7Control.v" "Mod2" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Div1\"" {  } { { "seg7Control.v" "Div1" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod3\"" {  } { { "seg7Control.v" "Mod3" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod4\"" {  } { { "seg7Control.v" "Mod4" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Mod5\"" {  } { { "seg7Control.v" "Mod5" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|Div3\"" {  } { { "seg7Control.v" "Div3" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|Mod0\"" {  } { { "fourFuncCalc_stated.v" "Mod0" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fourFuncCalc_stated:ffc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fourFuncCalc_stated:ffc\|Div0\"" {  } { { "fourFuncCalc_stated.v" "Div0" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487468 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446016487468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|sram256x8:sram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|sram256x8:sram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|sram256x8:sram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|sram256x8:sram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016487508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mk1 " "Found entity 1: altsyncram_7mk1" {  } { { "db/altsyncram_7mk1.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/altsyncram_7mk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod0\"" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod0 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487602 ""}  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016487602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod1\"" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod1 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487708 ""}  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016487708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_0te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod2\"" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod2 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487807 ""}  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016487807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Div1\"" {  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016487910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Div1 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|seg7Control:seg7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016487911 ""}  } { { "seg7Control.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016487911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016487983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016487983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016488000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016488000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|lpm_divide:Mod0\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016488047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|lpm_divide:Mod0 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488047 ""}  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016488047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016488110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016488110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016488120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016488120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016488136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016488136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourFuncCalc_stated:ffc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fourFuncCalc_stated:ffc\|lpm_divide:Div0\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016488147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourFuncCalc_stated:ffc\|lpm_divide:Div0 " "Instantiated megafunction \"fourFuncCalc_stated:ffc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446016488147 ""}  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446016488147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446016488212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446016488212 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[0\] pre_syn.bp.ffc_sramData_0_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[0\]\" to the node \"pre_syn.bp.ffc_sramData_0_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[1\] pre_syn.bp.ffc_sramData_1_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[1\]\" to the node \"pre_syn.bp.ffc_sramData_1_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[2\] pre_syn.bp.ffc_sramData_2_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[2\]\" to the node \"pre_syn.bp.ffc_sramData_2_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[3\] pre_syn.bp.ffc_sramData_3_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[3\]\" to the node \"pre_syn.bp.ffc_sramData_3_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[4\] pre_syn.bp.ffc_sramData_4_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[4\]\" to the node \"pre_syn.bp.ffc_sramData_4_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[5\] pre_syn.bp.ffc_sramData_5_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[5\]\" to the node \"pre_syn.bp.ffc_sramData_5_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[6\] pre_syn.bp.ffc_sramData_6_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[6\]\" to the node \"pre_syn.bp.ffc_sramData_6_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fourFuncCalc_stated:ffc\|sramData\[7\] pre_syn.bp.ffc_sramData_7_ " "Converted the fanout from the always-enabled tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[7\]\" to the node \"pre_syn.bp.ffc_sramData_7_\" into a wire" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1446016488791 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1446016488791 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[0\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[0\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[0\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[0\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[1\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[1\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[1\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[1\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[2\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[2\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[2\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[2\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[3\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[3\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[3\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[3\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[4\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[4\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[4\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[4\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[5\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[5\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[5\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[5\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[6\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[6\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[6\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[6\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fourFuncCalc_stated:ffc\|sramData\[7\] fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[7\] " "Converted the fan-out from the tri-state buffer \"fourFuncCalc_stated:ffc\|sramData\[7\]\" to the node \"fourFuncCalc_stated:ffc\|sram256x8:sram\|mem.data_a\[7\]\" into an OR gate" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1446016488791 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1446016488791 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN~_emulated fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN~1 " "Register \"fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN\" is converted into an equivalent circuit using register \"fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN~_emulated\" and latch \"fourFuncCalc_stated:ffc\|nextState.COMPUTE_RUN~1\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446016488800 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fourFuncCalc_stated:ffc\|nextState.DISPLAY fourFuncCalc_stated:ffc\|nextState.DISPLAY~_emulated fourFuncCalc_stated:ffc\|nextState.DISPLAY~1 " "Register \"fourFuncCalc_stated:ffc\|nextState.DISPLAY\" is converted into an equivalent circuit using register \"fourFuncCalc_stated:ffc\|nextState.DISPLAY~_emulated\" and latch \"fourFuncCalc_stated:ffc\|nextState.DISPLAY~1\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446016488800 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|nextState.DISPLAY"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fourFuncCalc_stated:ffc\|nextState.IDLE fourFuncCalc_stated:ffc\|nextState.IDLE~_emulated fourFuncCalc_stated:ffc\|nextState.IDLE~1 " "Register \"fourFuncCalc_stated:ffc\|nextState.IDLE\" is converted into an equivalent circuit using register \"fourFuncCalc_stated:ffc\|nextState.IDLE~_emulated\" and latch \"fourFuncCalc_stated:ffc\|nextState.IDLE~1\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446016488800 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|nextState.IDLE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fourFuncCalc_stated:ffc\|nextState.START_RUN fourFuncCalc_stated:ffc\|nextState.START_RUN~_emulated fourFuncCalc_stated:ffc\|nextState.START_RUN~1 " "Register \"fourFuncCalc_stated:ffc\|nextState.START_RUN\" is converted into an equivalent circuit using register \"fourFuncCalc_stated:ffc\|nextState.START_RUN~_emulated\" and latch \"fourFuncCalc_stated:ffc\|nextState.START_RUN~1\"" {  } { { "fourFuncCalc_stated.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446016488800 "|fourFuncCalc_top|fourFuncCalc_stated:ffc|nextState.START_RUN"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1446016488800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fourFuncCalc_top.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446016489449 "|fourFuncCalc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fourFuncCalc_top.v" "" { Text "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446016489449 "|fourFuncCalc_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446016489449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016489630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446016490521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg " "Generated suppressed messages file C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446016490634 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "fourFuncCalc 349 373 0 0 24 " "Partially connected in-system debug instance \"fourFuncCalc\" to 349 of its 373 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1446016491418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446016491580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446016491580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3674 " "Implemented 3674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446016492245 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446016492245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3423 " "Implemented 3423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446016492245 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446016492245 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1446016492245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446016492245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446016492316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 00:14:52 2015 " "Processing ended: Wed Oct 28 00:14:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446016492316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446016492316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446016492316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446016492316 ""}
