// Seed: 3145184029
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    output wor id_16,
    input supply1 id_17,
    input uwire id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21,
    output supply0 id_22,
    input supply0 id_23,
    input supply1 id_24,
    output supply0 id_25,
    input tri1 id_26,
    input supply1 id_27,
    input tri1 id_28,
    input uwire id_29,
    input supply1 id_30,
    output tri0 id_31,
    input supply0 id_32,
    input wire id_33,
    output tri1 id_34,
    input wand id_35,
    input uwire id_36,
    input wor id_37,
    output tri0 id_38,
    output tri1 id_39
);
  wire id_41;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8
    , id_13,
    output wire id_9,
    output supply0 id_10
    , id_14,
    output tri1 id_11
);
  uwire id_15 = 1;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_1,
      id_6,
      id_1,
      id_2,
      id_8,
      id_8,
      id_8,
      id_1,
      id_10,
      id_0,
      id_4,
      id_0,
      id_2,
      id_2,
      id_10,
      id_2,
      id_8,
      id_9,
      id_2,
      id_4,
      id_4,
      id_4,
      id_8,
      id_9,
      id_2,
      id_6,
      id_5,
      id_6,
      id_6,
      id_0,
      id_11,
      id_9
  );
endmodule
