INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/JJVHDL/lab02/lab02.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_vhdl_code'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/JJVHDL/lab02/lab02.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_full_adder'
