<div id=vari_id style="display: none">88817,1137</div>
<table>
  <tr class="ignore">    <td align=right>IP</td>    <td align=center width=20> = </td>    <td align=left><nobr>SDGCLKDIST</nobr></td>    </tr>
  <tr class="ignore">    <td align=right>Project</td>    <td align=center width=20> = </td>    <td align=left><nobr>CannonLakeSPXCC</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Variation</td>    <td align=center width=20> = </td>    <td align=left><nobr>pclkdist</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Milestone</td>    <td align=center width=20> = </td>    <td align=left><nobr>RTL0P3</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Rule version</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>14.47.0</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>SIP</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Date</td>    <td align=center width=20> = </td>    <td align=left><nobr>Mon Jun  1 20:20:28 2015</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>User</td>    <td align=center width=20> = </td>    <td align=left><nobr>prbhatt</nobr></td>  </tr>
</table>
<br>
<table>
  <tr class="ignore">    <td align=right><nobr>Override File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#ovrfilecontent">/nfs/pdx/disks/srvr10nm_0192/prbhatt/globalclk-ww22zircon/tools/zirconqa/pclkdist_override_14.47.0.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability Questionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#appfilecontent">tools/zirconqa/pclkdist_applicability_14.47.0.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Total of related N/A rules according to AppQuestionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>166</nobr></td>  </tr>
</table>
<br>
Note: N/A - Approved waiver of type N/A<br>Note: WAIVER ## - Approved waiver<br>
Note: Total Rules Run excludes the N/A approved/pending/denied waivers<br><br>
<br><table border=1>
  <tr class="summaryHeader"><th align=center colspan=10><nobr><b>Summary</b></nobr></th></tr>
  <tr class="summaryHeader"><th align=left>Category</th><th align=center>Pass</th><th align=center>Fail</th><th align=center>Approved Waivers</th><th align=center>Pending Waivers</th><th align=center>Denied Waivers</th><th align=center>Approved N/A</th><th align=center>Pending N/A</th><th align=center>Denied N/A</th><th align=center>Total Rules Run</th></tr>
  <tr class="summary"><td id='36' align=left><nobr>Build & Run</nobr></td><td align=center>12</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>12</td></tr>
<tr class="summary"><td id='46' align=left><nobr>RDL</nobr></td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td></tr>
<tr class="summary"><td id='48' align=left><nobr>Power Intent</nobr></td><td align=center>5</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>5</td></tr>
<tr class="summary"><td id='49' align=left><nobr>Power Lint</nobr></td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>4</td></tr>
<tr class="summary"><td id='50' align=left><nobr>Review</nobr></td><td align=center>6</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>5</td><td align=center>0</td><td align=center>6</td></tr>
<tr class="summary"><td id='52' align=left><nobr>RTL+Lint</nobr></td><td align=center>6</td><td align=center>0</td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>7</td></tr>
<tr class="summary"><td id='53' align=left><nobr>Security</nobr></td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>3</td></tr>
<tr class="summary"><td id='54' align=left><nobr>Simulation</nobr></td><td align=center>6</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>4</td><td align=center>0</td><td align=center>6</td></tr>
<tr class="summary"><td id='55' align=left><nobr>SV TB</nobr></td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>18</td><td align=center>0</td><td align=center>0</td></tr>
<tr class="summary"><td id='38' align=left><nobr>Collage</nobr></td><td align=center>8</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>2</td><td align=center>0</td><td align=center>8</td></tr>
<tr class="summary"><td id='40' align=left><nobr>Documentation</nobr></td><td align=center>2</td><td align=center>0</td><td align=center>0</td><td align=center>5</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>7</td></tr>
<tr class="summary"><td id='41' align=left><nobr>Emulation/FPGA</nobr></td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>2</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>3</td></tr>
<tr class="summary"><td align=left><nobr>Total</nobr></td><td align=center>52</td><td align=center>0</td><td align=center>0</td><td align=center>9</td><td align=center>0</td><td align=center>0</td><td align=center>32</td><td align=center>0</td><td align=center>61</td></tr>
</table>
<br>
IPDS Score= 85%
<br>
Note: AUTO RULES SUMMARY: Pass=28, Fail=0, Approved Waivers=0, Pending Waivers=9,  Denied Waivers=0, Approved N/A=0, Pending N/A=11, Denied N/A=0, Total=48<br>
Note: MANUAL RULES SUMMARY: Pass=24, Fail=0, Approved Waivers=0, Pending Waivers=0, Denied Waivers=0, Approved N/A=0, Pending N/A=21, Denied N/A=0, Total=45<br>
<br>
<table border=1>
   <tr class="summaryHeader"><th align=center colspan=4><nobr><b>Auto rules OVERRIDDEN to Manual</b></nobr></th></tr>
   <tr class="summaryHeader"><th align=left>Category</th><th align=center>Rule</th><th align=center>Name</th><th align=center>Manual Result</th></tr>
   None
</table>
<br>

<table border=1>
  <tr class="resultHeader"><th align=center colspan=5><nobr><b>Rule results</b></nobr></th></tr>
  <tr class="resultHeader"><th align=left>Rule</th><th align=center>Type</th><th align=center>Category</th><th align=left>Name</th><th align=center>Result</th></tr>
  <tr class="result" id="Item_4701"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.10.a'>1.10.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE required libraries must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4713"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.11.a'>1.11.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE UDF contents must be re-usable</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4842"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.12.a'>1.12.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE support for power aware simulation must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4799"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.14.a'>1.14.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE VCS compilation must be clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4760"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.15.a'>1.15.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE Verdi compilation must be clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4763"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.16.a'>1.16.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>Integration test list containing reusable tests for SoC integration must be delivered and documented</td><td align=center><font color=orange>N/A PENDING - 74576</td></tr>
  <tr class="result" id="Item_4696"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.19.a'>1.19.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Shared library must not exported in ACE</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4757"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.2.a'>1.2.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>All sub-IPs must be uniquified</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4847"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.20.a'>1.20.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>All workarounds tie-offs etc. for SoC reuse must be documented in Integration Guide</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4912"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.270.a'>1.270.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>IP must follow POR directory structure</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5032"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.316.a'>1.316.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Verify IP is following the new ACE based CTECH methodology</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5002"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.8.a'>1.8.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>IP defined BFM and Environment versions are compared against the SoCs version</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5001"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=1.9.a'>1.9.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>IP defined Tool versions are compared against the SoCs versions</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4971"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=11.273.b'>11.273.b</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td width=600px align=left>All TDRs and STF regs documented in RDL</td><td align=center><font color=orange>N/A PENDING - 74577</td></tr>
  <tr class="result" id="Item_4707"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.130.a'>13.130.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>UPF including sub blocks using load_upf</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4877"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.185.a'>13.185.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>Power Management testing (S0ix save/restore DVFS etc.)</td><td align=center><font color=orange>N/A PENDING - 74654</td></tr>
  <tr class="result" id="Item_4933"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.306.a'>13.306.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>Early UPF requirements met: Power State Table, Power Domain, and Strategies</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4969"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.306.b'>13.306.b</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>UPF requirements met: Power State Table, Power Domain, and Strategies</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4970"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.306.c'>13.306.c</a></nobr></td><td align=center>Auto</td><td align=center>Power Intent</td><td width=600px align=left>inspectUPF run and is clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4831"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=13.312.a'>13.312.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td width=600px align=left>All Power intent Collateral Exists</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5024"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=14.131.a'>14.131.a</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP waiver files must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4718"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=14.131.b'>14.131.b</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP report files must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4706"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=14.131.c'>14.131.c</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP waiver files must exist and are uniquified with [ip]_ prefix</td><td align=center><font color=orange>WAIVER PENDING - 74394</td></tr>
  <tr class="result" id="Item_4710"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=14.131.d'>14.131.d</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td width=600px align=left>Spyglass LP report files must exist and are clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4934"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.133.a'>15.133.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All functionality coded, including DFx, as defined in the appropriate IP HAS</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4752"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.133.d'>15.133.d</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All STF IPs implemented as per HAS</td><td align=center><font color=orange>N/A PENDING - 74607</td></tr>
  <tr class="result" id="Item_4981"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.133.h'>15.133.h</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>DFt features in HAS coded and validated</td><td align=center><font color=orange>N/A PENDING - 74608</td></tr>
  <tr class="result" id="Item_4982"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.133.i'>15.133.i</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All clocking requirements reviewed as per HAS</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4888"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.148.a'>15.148.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>IP uses HSD-ES setup for tracking bugs, PCRs, etc.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4868"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.150.a'>15.150.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>NO-INIT signals/paths needed for X-prop and random corrupt modes (for RESET/POWER) are documented/reviewed</td><td align=center><font color=orange>N/A PENDING - 74647</td></tr>
  <tr class="result" id="Item_5016"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.159.a'>15.159.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Major areas of validation RISK from IP provider validation reviewed</td><td align=center><font color=orange>N/A PENDING - 74626</td></tr>
  <tr class="result" id="Item_4861"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.163.a'>15.163.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Review of SoC global connectivity Param settings SAI opcodes ids ports interface & IP integration related</td><td align=center><font color=orange>N/A PENDING - 74609</td></tr>
  <tr class="result" id="Item_4907"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.164.a'>15.164.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Scalability modularity coded</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4935"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.266.a'>15.266.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Register IP in DSS, IRR drop uses naming convention based on DSS fields</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4860"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=15.77.a'>15.77.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Commit dates for all IP drops established</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5010"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.171.a'>17.171.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra reports are clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4766"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.172.a'>17.172.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver files are available in tools/lint directory</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4769"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.173.a'>17.173.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Waivers are NOT applied to all files, but only to files in the IP</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4700"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.3.a'>17.3.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver file names are uniquified with [alias]_ prefix</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4927"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.320.a'>17.320.a</a></nobr></td><td align=center>Manual</td><td align=center>RTL+Lint</td><td width=600px align=left>IP Lintra run(s) must be reproducible on the same content IP was delivered with.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5035"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.324.a'>17.324.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra must use the converged rule set</td><td align=center><font color=orange>WAIVER PENDING - 74675</td></tr>
  <tr class="result" id="Item_4697"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=17.4.a'>17.4.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver ID names are uniq to the IP</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4734"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=18.295.a'>18.295.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>Security Risk Assessment (SRA) is completed</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4998"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=18.296.a'>18.296.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>SRA results have been added to the security section in the IPs Architecture Specification (HAS)</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4727"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=18.298.a'>18.298.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>Architecture security review completed according to the SDL activities listed from the SRA for S1 and updated the security section in HAS</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4716"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.180.a'>19.180.a</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>Required ACE libraries are exported</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4703"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.180.b'>19.180.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>RTL library should not have dependency on rtl_shared_lib</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4715"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.180.c'>19.180.c</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>ACE RTL HDL file must have power statements</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4702"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.180.d'>19.180.d</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>IP package does not contain local and un-accessible files</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4869"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.181.a'>19.181.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFT:  Satisfy Design for Test features verification requirements for RTL0.5</td><td align=center><font color=orange>N/A PENDING - 74639</td></tr>
  <tr class="result" id="Item_4859"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.182.a'>19.182.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFV: Satisfy Design for Validation features verification requirements for RTL0.5</td><td align=center><font color=orange>N/A PENDING - 74640</td></tr>
  <tr class="result" id="Item_4746"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.183.a'>19.183.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Coverage plan (including code/functional targets) defined and approved by customers</td><td align=center><font color=orange>N/A PENDING - 74613</td></tr>
  <tr class="result" id="Item_4800"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.183.b'>19.183.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Achieve net coverage of 50%</td><td align=center><font color=orange>N/A PENDING - 74614</td></tr>
  <tr class="result" id="Item_5021"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.187.a'>19.187.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>RESET: Satisfy IP Reset Verification requirements for RTL0.5</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4725"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=19.191.a'>19.191.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>POWER: Satisfy Power Verification requirements for RTL0.5</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4723"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.197.a'>20.197.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must deliver verification collateral conforms to guidelines in OVM VIP Conformance Checklist</td><td align=center><font color=orange>N/A PENDING - 74578</td></tr>
  <tr class="result" id="Item_4721"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.198.a'>20.198.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Saola Compliance Checklist</td><td align=center><font color=orange>N/A PENDING - 74579</td></tr>
  <tr class="result" id="Item_4730"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.199.a'>20.199.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Test Island Compliance Checklist</td><td align=center><font color=orange>N/A PENDING - 74580</td></tr>
  <tr class="result" id="Item_4834"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.214.a'>20.214.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level test coded</td><td align=center><font color=orange>N/A PENDING - 74581</td></tr>
  <tr class="result" id="Item_4816"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.214.b'>20.214.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP Level test(s)</td><td align=center><font color=orange>N/A PENDING - 74425</td></tr>
  <tr class="result" id="Item_4977"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.214.c'>20.214.c</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Pre-Si Software (PSS)  features mst be coded and tests passing</td><td align=center><font color=orange>N/A PENDING - 74582</td></tr>
  <tr class="result" id="Item_4978"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.214.d'>20.214.d</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Stand alone Pre-Si Software (PSS) tests</td><td align=center><font color=orange>N/A PENDING - 74583</td></tr>
  <tr class="result" id="Item_4737"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.215.a'>20.215.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level tests passing</td><td align=center><font color=orange>N/A PENDING - 74584</td></tr>
  <tr class="result" id="Item_4826"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.215.b'>20.215.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP level tests passing</td><td align=center><font color=orange>N/A PENDING - 74427</td></tr>
  <tr class="result" id="Item_4870"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.217.a'>20.217.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>RAL adaptor sequences exist</td><td align=center><font color=orange>N/A PENDING - 74431</td></tr>
  <tr class="result" id="Item_4719"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.221.a'>20.221.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island and re-usable verification collateral must not contain # delays</td><td align=center><font color=orange>N/A PENDING - 74424</td></tr>
  <tr class="result" id="Item_4836"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.226.a'>20.226.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Stand alone integration test (data flow, connectivity)</td><td align=center><font color=orange>N/A PENDING - 74585</td></tr>
  <tr class="result" id="Item_4824"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.226.b'>20.226.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or file for reference of stand alone integration test</td><td align=center><font color=orange>N/A PENDING - 74426</td></tr>
  <tr class="result" id="Item_5030"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.227.a'>20.227.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not have hard coded paths</td><td align=center><font color=orange>N/A PENDING - 74433</td></tr>
  <tr class="result" id="Item_4899"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.228.a'>20.228.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not use hard code hierarchical refs</td><td align=center><font color=orange>N/A PENDING - 74432</td></tr>
  <tr class="result" id="Item_4863"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.231.a'>20.231.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>End-to-end scoreboard that is independent of the other VC components must exist</td><td align=center><font color=orange>N/A PENDING - 74430</td></tr>
  <tr class="result" id="Item_4873"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.267.a'>20.267.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>All the error waivers and disable calls are in one place</td><td align=center><font color=orange>N/A PENDING - 74586</td></tr>
  <tr class="result" id="Item_4833"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=20.267.b'>20.267.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or single file for error waivers and disable calls</td><td align=center><font color=orange>N/A PENDING - 74428</td></tr>
  <tr class="result" id="Item_4789"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.44.a'>3.44.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>coreKit must be checked against the RTLto match all pin names and directions</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5004"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.45.a'>3.45.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IP coreKit must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4762"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.47.a'>3.47.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>Clocks and resets are defined only in interfaces</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4974"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.47.b'>3.47.b</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>Resets not tied off</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4975"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.47.c'>3.47.c</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>All Clock and Reset mechanisms defined</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4946"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.48.a'>3.48.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IPmust provide Collage Builder script</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4708"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.49.a'>3.49.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage summary report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4712"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.50.a'>3.50.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage warning report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4785"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.51.e'>3.51.e</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>ISM interface pins must be mapped to Collage IOSF ISM standard interface in CoreKit</td><td align=center><font color=orange>N/A PENDING - 74450</td></tr>
  <tr class="result" id="Item_4756"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=3.51.h'>3.51.h</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF DFXSECUREPLUGIN standard interface in CoreKit</td><td align=center><font color=orange>N/A PENDING - 74451</td></tr>
  <tr class="result" id="Item_5008"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.81.a'>5.81.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>HAS delivered, follows template</td><td align=center><font color=orange>WAIVER PENDING - 74665</td></tr>
  <tr class="result" id="Item_5015"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.83.a'>5.83.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Integration guide delivered, follows template</td><td align=center><font color=orange>WAIVER PENDING - 74666</td></tr>
  <tr class="result" id="Item_4908"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.86.a'>5.86.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Must use the required documentation process</td><td align=center><font color=orange>WAIVER PENDING - 74667</td></tr>
  <tr class="result" id="Item_4815"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.88.a'>5.88.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Product Brief delivered, and must follow template</td><td align=center><font color=orange>WAIVER PENDING - 74668</td></tr>
  <tr class="result" id="Item_4909"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.91.a'>5.91.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Release notes exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_4898"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.93.a'>5.93.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Top level port list complete</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_5009"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=5.94.a'>5.94.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Verification References delivered, follows template</td><td align=center><font color=orange>WAIVER PENDING - 74669</td></tr>
  <tr class="result" id="Item_4741"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=6.314.a'>6.314.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL and related collaterals must pass FPGA checks</td><td align=center><font color=orange>WAIVER PENDING - 74392</td></tr>
  <tr class="result" id="Item_4997"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=6.314.b'>6.314.b</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL and related collaterals must pass FPGA checks</td><td align=center><font color=orange>WAIVER PENDING - 74393</td></tr>
  <tr class="result" id="Item_4781"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=22&rule=6.95.a'>6.95.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL and related collaterals must pass Zebu Server Emulation Checks</td><td align=center><font color=blue>PASS</td></tr>
</table>
<div id=results style="display: none">4701:0,4713:0,4842:0,4799:0,4760:0,4763:1,4696:0,4757:0,4847:0,4912:0,5032:0,5002:0,5001:0,4971:1,4707:0,4877:1,4933:0,4969:0,4970:0,4831:0,5024:0,4718:0,4706:1,4710:0,4934:0,4752:1,4981:1,4982:0,4888:0,4868:1,5016:1,4861:1,4907:0,4935:0,4860:0,5010:0,4766:0,4769:0,4700:0,4927:0,5035:1,4697:0,4734:0,4998:0,4727:0,4716:0,4703:0,4715:0,4702:0,4869:1,4859:1,4746:1,4800:1,5021:0,4725:0,4723:1,4721:1,4730:1,4834:1,4816:1,4977:1,4978:1,4737:1,4826:1,4870:1,4719:1,4836:1,4824:1,5030:1,4899:1,4863:1,4873:1,4833:1,4789:0,5004:0,4762:0,4974:0,4975:0,4946:0,4708:0,4712:0,4785:1,4756:1,5008:1,5015:1,4908:1,4815:1,4909:0,4898:0,5009:1,4741:1,4997:1,4781:0</div>
<br/><A NAME="ovrfilecontent"><table border=1>
<tr class="ignore">    <td align=center bgcolor="#518BCB"><nobr><b><font color="white">Override File Contents</font></b></nobr></td>  </tr>
<tr class="ignore"><td align=left><nobr>;&nbsp;Legacy&nbsp;file&nbsp;created&nbsp;by&nbsp;preZirconQA</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cfg&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudffiles&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^globalclk_hdl\.udf$&nbsp;^globalclk_local_ivars\.udf$&nbsp;^globalclk\.udf$&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudfmodel&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pclkdist&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceverdilogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^pclkdist\..*\.verdi\..*\.log$</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acevcslogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^pclkdist..*\.vcs\..*\.log$&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acetoprtllib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pclkdist_rtl_lib&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acertlexplibs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^pclkdist_rtl_lib$&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtlrptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>verdirptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>notusingsubip&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/collage/work/pclkdist&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/collage/build&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrfile&nbsp;&nbsp;&nbsp;&nbsp;builder.pclkdist.tcl&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagesumrptfile&nbsp;&nbsp;&nbsp;&nbsp;pclkdist.build.summary&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagewarnrptfile&nbsp;&nbsp;&nbsp;pclkdist.build.warning&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>topcorekit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pclkdist.coreKit&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtltopfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src/rtl/clkdist/pclkdist.sv&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintradir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/lintra/waivers/pclkdist&nbsp;</nobr></td></tr>
<tr class="ignore"><td align=left><nobr></nobr></td></tr>
<tr class="ignore"><td align=left><nobr>soctoolfilepath&nbsp;&nbsp;&nbsp;/nfs/pdx/disks/srvr10nm_0434/tfm_dat_files/tfm_0p3.dat</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>emuldir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/emu/pclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintraxmlfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/lint/pclkdist/pclkdist_violations.xml</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverprefix&nbsp;&nbsp;&nbsp;pclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverfileprefix&nbsp;pclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>spyglasslpoutputdir&nbsp;&nbsp;target/SG/sglp/pclkdist/pclkdist/consolidated_reports/pclkdist_power_verif_noninstr</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>iptoolfilepath&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;scripts/toolfile.dat</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>docdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;doc</nobr></td></tr>
</table><br/>

<br/><A NAME="appfilecontent"><table border=1>
<tr class="appfilecontentshtml" bgcolor="#518BCB"><th align=center colspan=2><nobr><b><font color=white>Applicability File Contents</nobr></b></font></th></tr><tr><th align=center>Category</th><th align=center>NA Rules</th></tr>
<tr><td align=left>Back End Readiness</td><td align=left>22.317.a, 22.318.a, 22.319.a, 22.332.a</td></tr>
<tr><td align=left>CDC</td><td align=left>2.310.a, 2.309.a, 2.311.a</td></tr>
<tr><td align=left>Collage</td><td align=left>3.51.b, 3.51.g, 3.51.l, 3.51.k, 3.51.f, 3.51.a, 3.51.c, 3.51.i, 3.51.j, 3.51.d</td></tr>
<tr><td align=left>DFt</td><td align=left>4.323.a, 4.64.a, 4.265.c, 4.265.d, 4.56.a, 4.265.b, 4.59.a, 4.60.a, 4.71.a, 4.67.a, 4.68.a, 4.65.a, 4.265.a, 4.315.a, 4.90.a, 4.61.a, 4.62.a, 4.58.a, 4.57.a, 4.72.a, 4.68.g, 4.68.h, 4.60.b, 4.68.b, 4.71.b, 4.68.f, 4.68.d, 4.68.c, 4.65.b, 4.64.b, 4.69.a, 4.70.a, 4.325.a, 4.326.a</td></tr>
<tr><td align=left>Documentation</td><td align=left>5.79.a, 5.304.a, 5.83.b, 5.94.b</td></tr>
<tr><td align=left>Emulation/FPGA</td><td align=left>6.321.b, 6.97.a, 6.95.b, 6.321.a</td></tr>
<tr><td align=left>FEV</td><td align=left>7.101.a, 7.101.b, 7.274.a, 7.100.a, 7.99.b, 7.102.a, 7.308.a, 7.100.b, 7.274.b, 7.98.a, 7.98.b, 7.99.a</td></tr>
<tr><td align=left>MCP/FP</td><td align=left>10.104.a, 10.333.a</td></tr>
<tr><td align=left>Phys Design Enabling</td><td align=left>12.275.b, 12.293.g, 12.293.f, 12.293.a, 12.120.a, 12.277.a, 12.277.c, 12.55.a, 12.292.a, 12.279.a, 12.55.b, 12.275.a, 12.276.a, 12.118.a, 12.287.a, 12.291.a, 12.124.a, 12.124.b, 12.277.b, 12.293.b, 12.293.c, 12.293.d, 12.293.e, 12.281.a, 12.6.a</td></tr>
<tr><td align=left>Power Intent</td><td align=left>13.303.a, 13.307.a, 13.302.a, 13.330.a</td></tr>
<tr><td align=left>RDL</td><td align=left>11.168.a, 11.105.a, 11.107.b, 11.272.a, 11.271.a, 11.107.a, 11.111.a, 11.105.b, 11.262.a, 11.263.a, 11.273.a, 11.273.c, 11.112.a, 11.322.a</td></tr>
<tr><td align=left>Review</td><td align=left>15.135.a, 15.162.a, 15.268.b, 15.268.j, 15.268.e, 15.331.a</td></tr>
<tr><td align=left>SV TB</td><td align=left>20.196.a, 20.196.b</td></tr>
<tr><td align=left>Simulation</td><td align=left>19.179.a, 19.184.b, 19.182.c, 19.179.b, 19.184.a</td></tr>
<tr><td align=left>VISA</td><td align=left>21.256.a, 21.242.a, 21.176.a, 21.243.b, 21.253.a, 21.245.a, 21.239.a, 21.248.a, 21.240.a, 21.255.a, 21.250.a, 21.252.a, 21.243.a, 21.258.a, 21.249.a, 21.246.a, 21.247.a, 21.233.a, 21.234.a, 21.256.b, 21.237.a, 21.241.a, 21.251.a, 21.238.a, 21.244.a, 21.235.b, 21.257.a, 21.235.a</td></tr>
</table><br/>

