#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Fri Feb  2 19:41:11 2024
# Process ID: 36988
# Current directory: C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31992 C:\Users\User1\Documents\Work\FPGA_UART_Demo\Nexys-A7-100T-UART\UART_Demo.xpr
# Log file: C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/vivado.log
# Journal file: C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART\vivado.jou
# Running On: TWLAB-B, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17111 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/User1/Documents/Work/Nexys-A7-100T-UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1492.594 ; gain = 415.480
update_compile_order -fileset sources_1
synth_design -top UARTdemo -part xc7a100tcsg324-1 -lint 
Command: synth_design -top UARTdemo -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38884
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.410 ; gain = 404.816
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'main_state' is used before its declaration [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:51]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'rts' is not allowed [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:55]
INFO: [Synth 8-11241] undeclared symbol 'rx_wr_en', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:70]
INFO: [Synth 8-11241] undeclared symbol 'thre', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:72]
INFO: [Synth 8-11241] undeclared symbol 'thrl', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:73]
INFO: [Synth 8-11241] undeclared symbol 'tre', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:74]
WARNING: [Synth 8-8895] 'thrl' is already implicitly declared on line 73 [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:104]
INFO: [Synth 8-11241] undeclared symbol 'tx_valid', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:169]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'LED16_B' is not allowed [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:81]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'LED17_R' is not allowed [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:81]
INFO: [Synth 8-11241] undeclared symbol 'rx_rd_en', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:105]
INFO: [Synth 8-11241] undeclared symbol 'rx_empty', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:107]
INFO: [Synth 8-11241] undeclared symbol 'rx_valid', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:108]
INFO: [Synth 8-11241] undeclared symbol 'tx_wr_en', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:113]
INFO: [Synth 8-11241] undeclared symbol 'tx_full', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:114]
INFO: [Synth 8-11241] undeclared symbol 'RTS', assumed default net type 'wire' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:117]
INFO: [Synth 8-6157] synthesizing module 'UARTdemo' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'rst_ctrl' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v:59]
WARNING: [Synth 8-7137] Register rst_state_reg in module rst_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v:54]
WARNING: [Synth 8-7137] Register rst_state_reg in module rst_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v:54]
INFO: [Synth 8-6155] done synthesizing module 'rst_ctrl' (1#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/rst_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_module' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:23]
INFO: [Synth 8-638] synthesizing module 'tiny_uart' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart.vhd:85]
INFO: [Synth 8-638] synthesizing module 'tiny_uart_baud_bit_gen' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_baud_bit_gen.vhd:60]
	Parameter NUMBIT bound to: 10 - type: integer 
	Parameter CLKDIV2 bound to: 109 - type: integer 
	Parameter SKIP_LAST_BIT2 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'tiny_uart_baud_bit_gen' (2#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_baud_bit_gen.vhd:60]
INFO: [Synth 8-638] synthesizing module 'tiny_uart_inp_filter' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_inp_filter.vhd:58]
	Parameter SYNC_STAGES bound to: 2 - type: integer 
	Parameter VOTER_STAGES bound to: 3 - type: integer 
	Parameter OUTP_RST bound to: 1'b1 
	Parameter RST_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'tiny_uart_inp_filter' (3#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_inp_filter.vhd:58]
INFO: [Synth 8-638] synthesizing module 'tiny_uart_baud_bit_gen__parameterized0' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_baud_bit_gen.vhd:60]
	Parameter NUMBIT bound to: 10 - type: integer 
	Parameter CLKDIV2 bound to: 109 - type: integer 
	Parameter SKIP_LAST_BIT2 bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'tiny_uart_baud_bit_gen__parameterized0' (3#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart_baud_bit_gen.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'tiny_uart' (4#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/.Xil/Vivado-36988-TWLAB-B/realtime/uart_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (5#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/.Xil/Vivado-36988-TWLAB-B/realtime/uart_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_module' (6#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmd_parser' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:98]
WARNING: [Synth 8-6014] Unused sequential element checksum_calculated_reg was removed.  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:94]
WARNING: [Synth 8-6014] Unused sequential element checksum_received_reg was removed.  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:95]
WARNING: [Synth 8-7137] Register timer_state_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:58]
WARNING: [Synth 8-7137] Register rx_rd_en_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:104]
WARNING: [Synth 8-7137] Register buffer_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register tx_wr_en_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:129]
WARNING: [Synth 8-7137] Register tx_byte_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:130]
WARNING: [Synth 8-7137] Register timer_state_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:58]
WARNING: [Synth 8-7137] Register rx_rd_en_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:104]
WARNING: [Synth 8-7137] Register buffer_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register tx_wr_en_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:129]
WARNING: [Synth 8-7137] Register tx_byte_reg in module cmd_parser has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cmd_parser' (7#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'debug' does not match port width (16) of module 'cmd_parser' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:140]
INFO: [Synth 8-6157] synthesizing module 'io_ctrl' [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/io_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'io_ctrl' (8#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/io_ctrl.v:23]
WARNING: [Synth 8-3848] Net JC in module/entity UARTdemo does not have driver. [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:49]
WARNING: [Synth 8-3848] Net LED17_R in module/entity UARTdemo does not have driver. [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:57]
WARNING: [Synth 8-3848] Net io_ctrl_set in module/entity UARTdemo does not have driver. [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:151]
WARNING: [Synth 8-3848] Net io_ctrl_disable in module/entity UARTdemo does not have driver. [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:152]
WARNING: [Synth 8-3848] Net io_ctrl_wr in module/entity UARTdemo does not have driver. [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:153]
INFO: [Synth 8-6155] done synthesizing module 'UARTdemo' (9#1) [C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.645 ; gain = 522.051
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Feb  2 19:42:57 2024
| Host         : TWLAB-B running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 27           | 0        |
| ASSIGN-6  | 4            | 0        |
| ASSIGN-9  | 4            | 0        |
| ASSIGN-10 | 8            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'debug' are not set. First unset bit index is 3. 
RTL Name 'debug', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rx_dc' are not read. First unused bit index is 0. 
RTL Name 'rx_dc', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rx_full' are not read. First unused bit index is 0. 
RTL Name 'rx_full', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 30.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'tx_dc' are not read. First unused bit index is 0. 
RTL Name 'tx_dc', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 39.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'tx_empty' are not read. First unused bit index is 0. 
RTL Name 'tx_empty', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 38.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'tx_full' are not read. First unused bit index is 0. 
RTL Name 'tx_full', Hierarchy 'cmd_parser', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/cmd_parser.v', Line 37.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pe_comb' declared and are not set.
RTL Name 'pe_comb', Hierarchy 'tiny_uart', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/tiny_uart.vhd', Line 175.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Address_in' are not set. First unset bit index is 0. 
RTL Name 'Address_in', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 67.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'adc_ctrl_addr' are not set. First unset bit index is 0. 
RTL Name 'adc_ctrl_addr', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 66.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'adc_ctrl_data' are not set. First unset bit index is 0. 
RTL Name 'adc_ctrl_data', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 65.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'cfgBusy' declared and are not set.
RTL Name 'cfgBusy', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 147.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'cfgLoad' declared and are not set.
RTL Name 'cfgLoad', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 146.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'cfgStore' declared and are not set.
RTL Name 'cfgStore', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 146.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'decimal' are not set. First unset bit index is 0. 
RTL Name 'decimal', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 68.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'decimal_reg_in' are not set. First unset bit index is 0. 
RTL Name 'decimal_reg_in', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 69.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig0' are not set. First unset bit index is 0. 
RTL Name 'dig0', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig1' are not set. First unset bit index is 0. 
RTL Name 'dig1', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig2' are not set. First unset bit index is 0. 
RTL Name 'dig2', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 72.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig3' are not set. First unset bit index is 0. 
RTL Name 'dig3', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 73.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig4' are not set. First unset bit index is 0. 
RTL Name 'dig4', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 74.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig5' are not set. First unset bit index is 0. 
RTL Name 'dig5', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 75.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'dig6' are not set. First unset bit index is 0. 
RTL Name 'dig6', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 76.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'enable' declared and are not set.
RTL Name 'enable', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 63.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'io_ctrl_disable' are not set. First unset bit index is 0. 
RTL Name 'io_ctrl_disable', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 152.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'io_ctrl_set' are not set. First unset bit index is 0. 
RTL Name 'io_ctrl_set', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 151.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'io_ctrl_wr' declared and are not set.
RTL Name 'io_ctrl_wr', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 153.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'memAddr' are not set. First unset bit index is 0. 
RTL Name 'memAddr', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 143.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'memDI' are not set. First unset bit index is 0. 
RTL Name 'memDI', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 144.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'memDO' are not set. First unset bit index is 0. 
RTL Name 'memDO', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 145.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'memEn' declared and are not set.
RTL Name 'memEn', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 146.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'memWen' declared and are not set.
RTL Name 'memWen', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 146.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'ready' declared and are not set.
RTL Name 'ready', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rst_n' declared and are not set.
RTL Name 'rst_n', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'RTS' was assigned but not read. 
RTL Name 'RTS', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 117.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'io_ctrl_out' was assigned but not read. 
RTL Name 'io_ctrl_out', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 154.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_full' was assigned but not read. 
RTL Name 'tx_full', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 114.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'JC' are not set. First unset bit index is 1. 
RTL Name 'JC', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 49.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'LED' are not set. First unset bit index is 0. 
RTL Name 'LED', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 51.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'LED17_R' are not set. First unset bit index is 0. 
RTL Name 'LED17_R', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 57.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BTNC' are not read. First unused bit index is 0. 
RTL Name 'BTNC', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 59.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'BTNU' are not read. First unused bit index is 0. 
RTL Name 'BTNU', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 60.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'sw' are not read. First unused bit index is 0. 
RTL Name 'sw', Hierarchy 'UARTdemo', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/hdl/top.v', Line 50.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_valid' was assigned but not read. 
RTL Name 'tx_valid', Hierarchy 'uart_module', File 'C:/Users/User1/Documents/Work/FPGA_UART_Demo/Nexys-A7-100T-UART/UART_Demo.srcs/sources_1/imports/new/uart_module.v', Line 169.
INFO: [Synth 37-85] Total of 43 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.645 ; gain = 522.051
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.645 ; gain = 522.051
