Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 10 20:23:46 2018
| Host         : DSY74 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                 4632        0.031        0.000                      0                 4632        3.000        0.000                       0                  1340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 19.863}     39.725          25.173          
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.064        0.000                      0                 4481        0.031        0.000                      0                 4481        4.020        0.000                       0                  1169  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       10.185        0.000                      0                  151        0.218        0.000                      0                  151       19.363        0.000                       0                   167  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 4.483ns (48.572%)  route 4.747ns (51.428%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.784     9.522    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.124     9.646 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_4_i_1/O
                         net (fo=8, routed)           2.547    12.193    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_4_i_1_n_0
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.648    12.827    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_5/CLKARDCLK
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.256    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_5
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 4.483ns (48.618%)  route 4.738ns (51.382%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     7.738 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=25, routed)          1.628     9.366    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.490 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=10, routed)          2.694    12.184    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    RAMB36_X2Y29         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.697    12.876    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X2Y29         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.115    12.991    
                         clock uncertainty           -0.154    12.836    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.304    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 4.607ns (49.524%)  route 4.696ns (50.476%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     7.738 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=25, routed)          1.628     9.366    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.490 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=10, routed)          0.214     9.704    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.828 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENARDEN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           2.438    12.266    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENARDEN_cooolgate_en_sig_32
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.696    12.875    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.392    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 4.607ns (49.323%)  route 4.733ns (50.677%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 12.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.732     9.470    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.594 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1/O
                         net (fo=8, routed)           2.244    11.838    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1_n_0
    SLICE_X55Y132        LUT2 (Prop_lut2_I1_O)        0.124    11.962 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4_ENARDEN_cooolgate_en_gate_274/O
                         net (fo=1, routed)           0.341    12.303    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4_ENARDEN_cooolgate_en_sig_140
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.746    12.925    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4/CLKARDCLK
                         clock pessimism              0.115    13.040    
                         clock uncertainty           -0.154    12.885    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.442    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 4.483ns (49.128%)  route 4.642ns (50.872%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.784     9.522    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.124     9.646 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_4_i_1/O
                         net (fo=8, routed)           2.443    12.088    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_4_i_1_n_0
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.651    12.830    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_5/CLKARDCLK
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.259    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_5
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 4.607ns (49.606%)  route 4.680ns (50.394%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.732     9.470    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.594 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1/O
                         net (fo=8, routed)           2.191    11.785    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1_n_0
    SLICE_X55Y127        LUT2 (Prop_lut2_I1_O)        0.124    11.909 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_ENARDEN_cooolgate_en_gate_338/O
                         net (fo=1, routed)           0.341    12.250    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_ENARDEN_cooolgate_en_sig_172
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.741    12.920    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/CLKARDCLK
                         clock pessimism              0.115    13.035    
                         clock uncertainty           -0.154    12.880    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.437    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 4.607ns (49.870%)  route 4.631ns (50.130%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.732     9.470    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.594 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1/O
                         net (fo=8, routed)           2.142    11.736    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_i_1_n_0
    SLICE_X33Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.860 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5_ENARDEN_cooolgate_en_gate_276/O
                         net (fo=1, routed)           0.341    12.201    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5_ENARDEN_cooolgate_en_sig_141
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.693    12.872    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5/CLKARDCLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.832    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.389    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 4.483ns (48.380%)  route 4.783ns (51.620%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 13.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.334     9.072    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9_i_1/O
                         net (fo=10, routed)          3.033    12.229    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9_i_1_n_0
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.825    13.004    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9/CLKARDCLK
                         clock pessimism              0.115    13.119    
                         clock uncertainty           -0.154    12.964    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.432    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 4.483ns (49.074%)  route 4.652ns (50.926%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     7.738 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=25, routed)          1.628     9.366    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.490 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=10, routed)          2.608    12.098    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.696    12.875    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.303    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 4.607ns (49.283%)  route 4.741ns (50.717%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 13.005 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.669     2.963    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.416     3.897    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      3.841     7.738 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[17]
                         net (fo=25, routed)          1.153     8.891    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_88
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.015 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7_i_1/O
                         net (fo=10, routed)          0.854     9.869    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7_i_1_n_0
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.993 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9_ENARDEN_cooolgate_en_gate_95/O
                         net (fo=1, routed)           2.318    12.311    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9_ENARDEN_cooolgate_en_sig_48
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        1.826    13.005    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/CLKARDCLK
                         clock pessimism              0.115    13.120    
                         clock uncertainty           -0.154    12.965    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.522    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.952%)  route 0.221ns (61.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.221     1.255    design_1_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X41Y102        FDSE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.911     1.277    design_1_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y102        FDSE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.224    design_1_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.952%)  route 0.221ns (61.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.221     1.255    design_1_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X41Y102        FDSE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.911     1.277    design_1_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y102        FDSE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.224    design_1_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.952%)  route 0.221ns (61.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.557     0.893    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.221     1.255    design_1_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X41Y102        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.911     1.277    design_1_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y102        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y102        FDRE (Hold_fdre_C_R)        -0.018     1.224    design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.148ns (34.589%)  route 0.280ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.280     1.339    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[16]
    SLICE_X31Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.017     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.205%)  route 0.175ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.175     1.298    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.838%)  route 0.181ns (56.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.639     0.975    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.181     1.297    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X40Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.071     1.227    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.473%)  route 0.216ns (60.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.216     1.352    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.196     1.352    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.148ns (32.469%)  route 0.308ns (67.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.558     0.894    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.308     1.349    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][7]
    SLICE_X32Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.912     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.030     1.273    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.176     1.316    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1169, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.229    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y9    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y5    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y22   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y15   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y7    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y20   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10   design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_10/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.185ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.630ns (38.761%)  route 5.735ns (61.239%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.410 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.888    -0.723    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.149 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.214    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_n_20
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.639 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           5.670     8.309    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1_n_84
    SLICE_X94Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.433 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[1]_i_2/O
                         net (fo=1, routed)           0.000     8.433    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[1]_i_2_n_0
    SLICE_X94Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     8.642 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.642    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[1]
    SLICE_X94Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.621    18.410    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X94Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.462    18.872    
                         clock uncertainty           -0.164    18.709    
    SLICE_X94Y45         FDRE (Setup_fdre_C_D)        0.118    18.827    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 10.185    

Slack (MET) :             11.714ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 3.630ns (47.671%)  route 3.985ns (52.329%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.324 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         2.023    -0.588    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.284 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.349    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_9_n_20
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.774 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9/DOBDO[0]
                         net (fo=1, routed)           3.919     6.694    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_9_n_84
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[1]_i_2/O
                         net (fo=1, routed)           0.000     6.818    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[1]_i_2_n_0
    SLICE_X54Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.027 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.027    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[9]
    SLICE_X54Y26         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.535    18.324    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.462    18.786    
                         clock uncertainty           -0.164    18.623    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.118    18.741    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 11.714    

Slack (MET) :             11.918ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 3.633ns (48.662%)  route 3.833ns (51.338%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 18.271 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.878    -0.733    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.139 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.204    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_5_n_20
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.629 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           3.768     6.397    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_5_n_84
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.521 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[1]_i_2/O
                         net (fo=1, routed)           0.000     6.521    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[1]_i_2_n_0
    SLICE_X37Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     6.733 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.733    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[5]
    SLICE_X37Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.483    18.271    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.748    
                         clock uncertainty           -0.164    18.584    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.067    18.651    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 11.918    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 3.630ns (48.939%)  route 3.787ns (51.061%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 18.276 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.815    -0.796    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.076 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.141    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_6_n_20
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.566 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_6/DOBDO[0]
                         net (fo=1, routed)           3.722     6.288    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_6_n_84
    SLICE_X38Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.412 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.000     6.412    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[2]_i_2_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I0_O)      0.209     6.621 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.621    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[6]
    SLICE_X38Y36         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.487    18.276    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.462    18.738    
                         clock uncertainty           -0.164    18.575    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.118    18.693    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 3.630ns (50.513%)  route 3.556ns (49.487%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.328 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.940    -0.671    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.201 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.266    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_3_n_20
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.691 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           3.491     6.182    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_3_n_84
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[3]_i_2/O
                         net (fo=1, routed)           0.000     6.306    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[3]_i_2_n_0
    SLICE_X54Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     6.515 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.515    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[3]
    SLICE_X54Y50         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.540    18.328    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.805    
                         clock uncertainty           -0.164    18.641    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.118    18.759    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.473ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 3.635ns (50.426%)  route 3.574ns (49.574%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.410 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.756    -0.855    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.017 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.082    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_2_n_20
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.507 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           3.508     6.016    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_2_n_84
    SLICE_X94Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.140 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[2]_i_3/O
                         net (fo=1, routed)           0.000     6.140    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[2]_i_3_n_0
    SLICE_X94Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     6.354 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.354    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[2]
    SLICE_X94Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.621    18.410    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X94Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.462    18.872    
                         clock uncertainty           -0.164    18.709    
    SLICE_X94Y46         FDRE (Setup_fdre_C_D)        0.118    18.827    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                 12.473    

Slack (MET) :             12.655ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 3.633ns (53.712%)  route 3.131ns (46.288%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 18.266 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.838    -0.773    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.099 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.164    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_7_n_20
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.589 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_7/DOBDO[0]
                         net (fo=1, routed)           3.066     5.655    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_7_n_84
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.779 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.000     5.779    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[3]_i_2_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     5.991 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.991    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[7]
    SLICE_X37Y26         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.477    18.266    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X37Y26         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.742    
                         clock uncertainty           -0.164    18.579    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.067    18.646    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 12.655    

Slack (MET) :             12.782ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 3.635ns (54.704%)  route 3.010ns (45.296%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.400 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         2.015    -0.596    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X4Y22         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.276 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.341    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_n_20
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.766 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.945     5.711    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_0_n_84
    SLICE_X94Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.835 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[0]_i_3/O
                         net (fo=1, routed)           0.000     5.835    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[0]_i_3_n_0
    SLICE_X94Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     6.049 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.049    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[0]
    SLICE_X94Y50         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.612    18.400    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X94Y50         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.877    
                         clock uncertainty           -0.164    18.713    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.118    18.831    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.875ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 3.633ns (56.263%)  route 2.824ns (43.737%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 18.271 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.930    -0.681    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.191 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.256    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_4_n_20
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.681 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4/DOBDO[0]
                         net (fo=1, routed)           2.759     5.440    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_4_n_84
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.000     5.564    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[0]_i_2_n_0
    SLICE_X39Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     5.776 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.776    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[4]
    SLICE_X39Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.483    18.271    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X39Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.748    
                         clock uncertainty           -0.164    18.584    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.067    18.651    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 12.875    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 3.638ns (55.234%)  route 2.949ns (44.766%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.332 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.825    -0.786    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.086 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.151    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_10_n_20
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.576 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_10/DOBDO[0]
                         net (fo=1, routed)           2.883     5.459    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_10_n_84
    SLICE_X60Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.583 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[2]_i_3_n_0
    SLICE_X60Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.800 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.800    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/ram_Data[10]
    SLICE_X60Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.544    18.332    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X60Y51         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    18.909    
                         clock uncertainty           -0.164    18.745    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.067    18.812    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 13.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.912%)  route 0.129ns (38.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/Q
                         net (fo=7, routed)           0.129    -0.326    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[9]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_i_1_n_0
    SLICE_X36Y45         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y45         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X36Y45         FDSE (Hold_fdse_C_D)         0.120    -0.499    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[2]/Q
                         net (fo=4, routed)           0.172    -0.305    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[2]
    SLICE_X36Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.260    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/D[4]
    SLICE_X36Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[4]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.121    -0.485    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/Q
                         net (fo=7, routed)           0.145    -0.332    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_y[2]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.287 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_10/O
                         net (fo=2, routed)           0.000    -0.287    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[9]_1[2]
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092    -0.527    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.365%)  route 0.169ns (47.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.308    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_y[2]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_i_1_n_0
    SLICE_X37Y45         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y45         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X37Y45         FDSE (Hold_fdse_C_D)         0.091    -0.512    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/Q
                         net (fo=3, routed)           0.168    -0.309    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.528    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.012%)  route 0.313ns (59.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/Q
                         net (fo=8, routed)           0.182    -0.273    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[5]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_1/O
                         net (fo=11, routed)          0.132    -0.096    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/py_next
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.918    -0.767    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CLK
                         clock pessimism              0.273    -0.494    
    DSP48_X2Y18          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018    -0.476    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.492%)  route 0.386ns (67.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.314    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_y[3]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.269 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_9/O
                         net (fo=2, routed)           0.223    -0.046    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/plusOp[3]
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.918    -0.767    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CLK
                         clock pessimism              0.273    -0.494    
    DSP48_X2Y18          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066    -0.428    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_121_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.538%)  route 0.609ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.557    -0.622    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X46Y58         FDCE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_121_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_121_cooolDelFlop/Q
                         net (fo=12, routed)          0.456    -0.002    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_sig_61
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.045     0.043 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10_ENBWREN_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.154     0.197    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10_ENBWREN_cooolgate_en_sig_65
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.795    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10/CLKBWRCLK
                         clock pessimism              0.502    -0.294    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.198    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.168%)  route 0.431ns (69.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/Q
                         net (fo=3, routed)           0.208    -0.270    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.045    -0.225 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[3]_i_1/O
                         net (fo=2, routed)           0.223    -0.002    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/px_next[3]
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.918    -0.767    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CLK
                         clock pessimism              0.273    -0.494    
    DSP48_X2Y18          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096    -0.398    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.560    -0.619    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.314    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_y[3]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.269 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_9/O
                         net (fo=2, routed)           0.122    -0.147    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[9]_1[3]
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.827    -0.858    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.072    -0.547    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X4Y21     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X5Y9      design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X5Y10     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X5Y5      design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X5Y6      design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_5_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y17     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y18     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X4Y22     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X4Y23     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y29     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X48Y55     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0_cooolgate_en_gate_171_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__34/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__34/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__58/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y49     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__58/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X46Y58     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_121_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X52Y58     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0_cooolgate_en_gate_146_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X52Y46     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_cooolgate_en_gate_221_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y26     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X60Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X60Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y50     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y50     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y51     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y36     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



