// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/28/2015 23:57:08"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_LCD_Driver_DE270_Top (
	CLOCK_50,
	SW_17,
	LEDR_17,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	SW_17;
output 	LEDR_17;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// LEDR_17	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLK	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW_17	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_LCD_Driver_DE270_Top_v_fast.sdo");
// synopsys translate_on

wire \video_pll|altpll_component|pll~CLK2 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_driver|VGA_H_COUNT[2]~15_combout ;
wire \vga_driver|Add7~0_combout ;
wire \vga_driver|Add7~2_combout ;
wire \vga_driver|Add7~4_combout ;
wire \vga_driver|Add7~6_combout ;
wire \vga_driver|Add7~18_combout ;
wire \vga_driver|Add11~0_combout ;
wire \vga_driver|Add11~2_combout ;
wire \vga_driver|Add11~13 ;
wire \vga_driver|Add11~14_combout ;
wire \vga_driver|VGA_V_PIXEL[7]~9_combout ;
wire \vga_driver|VGA_V_PIXEL[8]~11_combout ;
wire \vga_driver|Add8~4_combout ;
wire \vga_driver|Add8~6_combout ;
wire \vga_driver|LessThan9~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ;
wire \vga_driver|LessThan11~1_combout ;
wire \vga_driver|Selector14~0_combout ;
wire \vga_driver|LessThan7~0_combout ;
wire \vga_driver|LessThan10~1_combout ;
wire \vga_driver|Selector10~1_combout ;
wire \SW_17~combout ;
wire \CLOCK_50~combout ;
wire \video_pll|altpll_component|_clk1 ;
wire \video_pll|altpll_component|_clk1~clkctrl_outclk ;
wire \video_pll|altpll_component|_clk0 ;
wire \video_pll|altpll_component|_clk0~clkctrl_outclk ;
wire \vga_driver|VGA_H_COUNT[0]~11_combout ;
wire \vga_driver|Equal2~1_combout ;
wire \vga_driver|VGA_H_COUNT[5]~21_combout ;
wire \vga_driver|VGA_H_COUNT[7]~26_combout ;
wire \vga_driver|Equal2~0_combout ;
wire \vga_driver|VGA_H_COUNT[9]~30_combout ;
wire \vga_driver|LessThan8~0_combout ;
wire \vga_driver|LessThan8~1_combout ;
wire \vga_driver|Equal2~2_combout ;
wire \vga_driver|VGA_H_COUNT[4]~19_combout ;
wire \vga_driver|LessThan7~1_combout ;
wire \vga_driver|LessThan7~2_combout ;
wire \vga_driver|LessThan6~2_combout ;
wire \vga_driver|LessThan6~1_combout ;
wire \vga_driver|Selector6~0_combout ;
wire \vga_driver|VGA_H_STATE.IDLE~feeder_combout ;
wire \vga_driver|VGA_H_STATE.IDLE~regout ;
wire \vga_driver|Selector6~1_combout ;
wire \vga_driver|VGA_H_STATE.BACK~regout ;
wire \vga_driver|Selector7~0_combout ;
wire \vga_driver|Selector7~1_combout ;
wire \vga_driver|VGA_H_STATE.DISP~regout ;
wire \vga_driver|Selector8~0_combout ;
wire \vga_driver|VGA_H_STATE.FRONT~regout ;
wire \vga_driver|VGA_H_COUNT[1]~23_combout ;
wire \vga_driver|VGA_H_COUNT[0]~12 ;
wire \vga_driver|VGA_H_COUNT[1]~13_combout ;
wire \vga_driver|VGA_H_COUNT[1]~14 ;
wire \vga_driver|VGA_H_COUNT[2]~16 ;
wire \vga_driver|VGA_H_COUNT[3]~17_combout ;
wire \vga_driver|VGA_H_COUNT[3]~18 ;
wire \vga_driver|VGA_H_COUNT[4]~20 ;
wire \vga_driver|VGA_H_COUNT[5]~22 ;
wire \vga_driver|VGA_H_COUNT[6]~24_combout ;
wire \vga_driver|VGA_H_COUNT[6]~25 ;
wire \vga_driver|VGA_H_COUNT[7]~27 ;
wire \vga_driver|VGA_H_COUNT[8]~28_combout ;
wire \vga_driver|VGA_H_COUNT[8]~29 ;
wire \vga_driver|VGA_H_COUNT[9]~31 ;
wire \vga_driver|VGA_H_COUNT[10]~32_combout ;
wire \vga_driver|LessThan6~0_combout ;
wire \vga_driver|VGA_HSYNC~0_combout ;
wire \vga_driver|VGA_HSYNC~regout ;
wire \vga_driver|Add7~9 ;
wire \vga_driver|Add7~10_combout ;
wire \vga_driver|Selector18~0_combout ;
wire \vga_driver|Equal2~3_combout ;
wire \vga_driver|Add7~11 ;
wire \vga_driver|Add7~12_combout ;
wire \vga_driver|Selector17~0_combout ;
wire \vga_driver|Add7~13 ;
wire \vga_driver|Add7~14_combout ;
wire \vga_driver|Selector16~0_combout ;
wire \vga_driver|Add7~15 ;
wire \vga_driver|Add7~16_combout ;
wire \vga_driver|Selector15~0_combout ;
wire \vga_driver|Add7~17 ;
wire \vga_driver|Add7~19 ;
wire \vga_driver|Add7~20_combout ;
wire \vga_driver|Selector13~0_combout ;
wire \vga_driver|LessThan9~0_combout ;
wire \vga_driver|LessThan11~0_combout ;
wire \vga_driver|LessThan11~2_combout ;
wire \vga_driver|Selector20~0_combout ;
wire \vga_driver|Selector22~0_combout ;
wire \vga_driver|Selector23~0_combout ;
wire \vga_driver|Add7~1 ;
wire \vga_driver|Add7~3 ;
wire \vga_driver|Add7~5 ;
wire \vga_driver|Add7~7 ;
wire \vga_driver|Add7~8_combout ;
wire \vga_driver|Selector19~0_combout ;
wire \vga_driver|Selector9~0_combout ;
wire \vga_driver|Selector21~0_combout ;
wire \vga_driver|LessThan10~0_combout ;
wire \vga_driver|Selector10~0_combout ;
wire \vga_driver|Selector10~2_combout ;
wire \vga_driver|VGA_V_STATE.DISP~regout ;
wire \vga_driver|Selector11~0_combout ;
wire \vga_driver|VGA_V_STATE.FRONT~regout ;
wire \vga_driver|Selector9~1_combout ;
wire \vga_driver|Selector9~2_combout ;
wire \vga_driver|VGA_V_STATE.BACK~regout ;
wire \vga_driver|VGA_VSYNC~1_combout ;
wire \vga_driver|VGA_VSYNC~2_combout ;
wire \vga_driver|VGA_VSYNC~0_combout ;
wire \vga_driver|VGA_VSYNC~3_combout ;
wire \vga_driver|VGA_VSYNC~regout ;
wire \vga_driver|always4~0_combout ;
wire \vga_driver|VGA_BLANK~feeder_combout ;
wire \vga_driver|VGA_BLANK~regout ;
wire \vga_driver|VGA_R[0]~feeder_combout ;
wire \vga_driver|VGA_R[1]~feeder_combout ;
wire \vga_driver|VGA_R[2]~feeder_combout ;
wire \vga_driver|VGA_R[3]~feeder_combout ;
wire \vga_driver|VGA_R[4]~feeder_combout ;
wire \vga_driver|VGA_R[5]~feeder_combout ;
wire \vga_driver|VGA_V_PIXEL[6]~6_cout ;
wire \vga_driver|VGA_V_PIXEL[6]~8 ;
wire \vga_driver|VGA_V_PIXEL[7]~10 ;
wire \vga_driver|VGA_V_PIXEL[8]~12 ;
wire \vga_driver|VGA_V_PIXEL[9]~14 ;
wire \vga_driver|VGA_V_PIXEL[10]~15_combout ;
wire \vga_driver|VGA_V_PIXEL[9]~13_combout ;
wire \vga_driver|VGA_V_PIXEL[6]~7_combout ;
wire \vga_driver|Add11~1 ;
wire \vga_driver|Add11~3 ;
wire \vga_driver|Add11~5 ;
wire \vga_driver|Add11~7 ;
wire \vga_driver|Add11~9 ;
wire \vga_driver|Add11~11 ;
wire \vga_driver|Add11~12_combout ;
wire \vga_driver|Add11~10_combout ;
wire \vga_driver|Add11~8_combout ;
wire \vga_driver|Add11~6_combout ;
wire \vga_driver|Add11~4_combout ;
wire \vga_driver|Add8~27_combout ;
wire \vga_driver|Add8~0_combout ;
wire \vga_driver|Selector24~0_combout ;
wire \vga_driver|Add8~1 ;
wire \vga_driver|Add8~2_combout ;
wire \vga_driver|Add8~31_combout ;
wire \vga_driver|Add8~3 ;
wire \vga_driver|Add8~5 ;
wire \vga_driver|Add8~7 ;
wire \vga_driver|Add8~8_combout ;
wire \vga_driver|Add8~28_combout ;
wire \vga_driver|Add8~9 ;
wire \vga_driver|Add8~10_combout ;
wire \vga_driver|Add8~29_combout ;
wire \vga_driver|Add8~11 ;
wire \vga_driver|Add8~13 ;
wire \vga_driver|Add8~14_combout ;
wire \vga_driver|Add8~25_combout ;
wire \vga_driver|Add8~15 ;
wire \vga_driver|Add8~17 ;
wire \vga_driver|Add8~18_combout ;
wire \vga_driver|Add8~23_combout ;
wire \vga_driver|Add8~19 ;
wire \vga_driver|Add8~20_combout ;
wire \vga_driver|Add8~22_combout ;
wire \vga_driver|Add8~16_combout ;
wire \vga_driver|Add8~24_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[5]~11 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[6]~13 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[7]~15 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[8]~17 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[9]~19 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[10]~21 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[11]~23 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[12]~25 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[13]~26_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[12]~24_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[13]~27 ;
wire \vga_driver|VGA_PIXEL_ADDRESS[14]~28_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ;
wire \~GND~combout ;
wire \vga_driver|Add8~26_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[0]~feeder_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[2]~feeder_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[3]~feeder_combout ;
wire \vga_driver|Add8~12_combout ;
wire \vga_driver|Add8~30_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[5]~10_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[6]~12_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[7]~14_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[8]~16_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[9]~18_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[10]~20_combout ;
wire \vga_driver|VGA_PIXEL_ADDRESS[11]~22_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \vga_driver|VGA_R~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \vga_driver|VGA_R~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ;
wire \vga_driver|VGA_R~2_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \vga_driver|VGA_R~3_combout ;
wire \vga_driver|VGA_G[0]~feeder_combout ;
wire \vga_driver|VGA_G[1]~feeder_combout ;
wire \vga_driver|VGA_G[2]~feeder_combout ;
wire \vga_driver|VGA_G[3]~feeder_combout ;
wire \vga_driver|VGA_G[4]~feeder_combout ;
wire \vga_driver|VGA_G[5]~feeder_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \vga_driver|VGA_G~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \vga_driver|VGA_G~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \vga_driver|VGA_G~2_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \vga_driver|VGA_G~3_combout ;
wire \vga_driver|VGA_B[1]~feeder_combout ;
wire \vga_driver|VGA_B[2]~feeder_combout ;
wire \vga_driver|VGA_B[3]~feeder_combout ;
wire \vga_driver|VGA_B[4]~feeder_combout ;
wire \vga_driver|VGA_B[5]~feeder_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \vga_driver|VGA_B~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \vga_driver|VGA_B~1_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \vga_driver|VGA_B~2_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ;
wire \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ;
wire \vga_driver|VGA_B~3_combout ;
wire [3:0] \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w ;
wire [10:0] \vga_driver|VGA_V_PIXEL ;
wire [10:0] \vga_driver|VGA_V_COUNT ;
wire [9:0] \vga_driver|VGA_R ;
wire [16:0] \vga_driver|VGA_PIXEL_ADDRESS ;
wire [10:0] \vga_driver|VGA_H_PIXEL ;
wire [10:0] \vga_driver|VGA_H_COUNT ;
wire [9:0] \vga_driver|VGA_G ;
wire [9:0] \vga_driver|VGA_B ;
wire [2:0] \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b ;

wire [2:0] \video_pll|altpll_component|pll_CLK_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;

assign \video_pll|altpll_component|_clk0  = \video_pll|altpll_component|pll_CLK_bus [0];
assign \video_pll|altpll_component|_clk1  = \video_pll|altpll_component|pll_CLK_bus [1];
assign \video_pll|altpll_component|pll~CLK2  = \video_pll|altpll_component|pll_CLK_bus [2];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

// Location: M4K_X64_Y37
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hA036C0033C1C00F7F08C73FFFD3D010783CAFC0307B9C000FE000003EA4CE7E003AF02F801E240FE1FF90000FB80300466579FC3801760F800604000F3FF8000C3E00000304F1E07F07F3DF000339003001FF0003FFE00007A663C00007FDDFDFE31600000000000C0000001CA2CFCF304FFDBF8C7F2BC3FF00000F8E64000077ACA7F8C1F11DA1079FE4F1FFF6000061FBFC001C56C7C83963AFA283C71BFCFFFFF9800003DF09CE3CC7986CB3FBB361C813FCFFFFFFFC0800FFFCC3205715483FC3856D2E63A000FE0001F0000BC3FCF1D0165B2B444DA502403E0000003FC001C3FC013F50030F80ABDE7081A700000783FFF000067FFFF9600158036BA5E;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h1979FFC060FFFF7800000603FF9A9074145B38E8D10FFF070001FC000000F0600F9B87FFF278FE06000FFFFEE0000B80000000001FE677E007FF7FFFBF8AFF830787FFF8E0000001E7CFE7C0000000001BCDEFFFF8C0FE00073C001E7FD7F78003C0024027D1F00401F83C00BF3C00403FC6170007E003F01F8DCD04F03FC00037F0010021C6AF801F00000067ACFEFFFC0FF80000080080FFEF2F0113800000EB9BFF0FFFC0FFC800000FD80BC94E081E0000001F3BFFFFFBF80000FCE06F800041267E2C0000003F081FFFE4FF806000FCA76700206C79FF8000003E4FFF81A00000081207C803FE31A677FF8000007CEFFFBF6FFFF700000070033FF6D27F;
// synopsys translate_on

// Location: M4K_X84_Y37
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFF800000F1CFFC6F6FF9F0008100000007DCB24FFFFC0003C653FFF0CFBE1E004000000038328F0FFFFE001F86BA7C001E0F1E004070000FFE05FE27FFC1FFBF16FE59B8000207F800F00007C303A6C801C71FEDF2801BC00000360F00200001C0006B42F93A780A8B80033F3000000C8000001FFFFE1CBEADC0E81EF7800007800001010010401F3F04FEC0867FBFE5478AC06030800000D000010FFFE0016DF071F00501FFDF860070FF000F00000FF0000006BE307003E0004001C60000FE0324A00FE00003E8038005B3FC038F8070020000FF107FFFE0073BFFF9F70598101E00104FE00000002000300FEFFFFCFFF0FF000C477998CF8010C000030030;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000017FC0007F8F8FFFE000FF80000009E07C0000007F6038000001F01DF0181C00018307FFC00301200000000098183830018000FFFFF00C007C0600000E0021000000061E00007C1FFFF0101E7803F08003FB00240005C18380000E001FF20487FC064330006C800000007EBBF8000001FFF000780FFFC1FF8002100000000FFFFFE00038000C6EFFFFF87FFFFF0007204800007FFFE0000FF07040001FFE1FFF0FF8200601C00000FDF001807E30001FFC0FF07F800000FE1A403C8A0C00C0040FF27C7001F9F000000180DF8001C0000380007FE0F003FFFF000000000E00460000000FE1E1801F0270000013FC00000330027F800006009FC180007E7;
// synopsys translate_on

// Location: M4K_X64_Y28
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFCFFFFFFF7F2FE0FFFFE1EFFFF83F7FFFFFFFFFFFFFFFFFFFFEF5E1FE003DF00F801FE7FFFFFFFFFFFFFFFFFFFE7547FC0001F00F8007E7FFFFFFFFFFFFFFFFFFFF574FE00007F01F0003FEFFFFFFFFFFFFFFFFFFFDAB1FC00007FC1FDFE3F7FFFFFFFFFFFFFFFFFFFEC35FCFC03FFC3FF3FFC3FFFFFFFFFFFFFFFFFFFDF96FFF01F0FC3E007FAFFFFFFFFFFFFFFFFFFFFD73AFF0C1039C3C803FBBFFFFFFFFFFFFFFFFFFFE7E2FE3EFC4283BB807BBFFFFFFFFFFFFFFFFFCFF5BAFE62C01A8264FE1EBFFFFFFFFFFFFFFF43FFFF02FE7BCF32C6E4301E7FFFFFFFFFFFFFFFFFFFFFE2FFBF00067EF8F8067FFFFFFFFFFFFFFFE7FFFFF0FFE6000E7C60;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0707FFFF9FFFFFFFFFFFFFFFFFF97FF81838FF303177FF07FFFFFFFFFFFF0F9FFFF83FFFFC07FFF9FFF7FFFEFFFFFFFFFFFFFFFFFFD62FE007FF7FFFBFF6FFFF07FFFFFFFFFFFFFFFFFFAFC0000000001BF3FFFFF8FFFFFFFFFFFFFFFFEFAF800000000027EFFFFBFFFFFFFFFFFFFFFFFFFE4F00000000001FE3FFFFFFFFFFFFFFFFFFFFFFFE5F800000000067C2FFFFFFFFFFFFFFFFFFFFFFFF5F0000000000EBFFFFFFFFFFFFFFFFFFFFFFFFFF1E00000000001FDFFFFFFFFFFFFFFFFFFFFFFFFF2E00000000003FC7FFFFFFFFFF9FFFFFFFFFFFFFD400000000003FB7FFFFFFFFFFFFFFFFFFFFFFFE6A00000000007F7FFFFFEFFFFFFFFFFFFFFFFFF93200;
// synopsys translate_on

// Location: M4K_X37_Y31
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h80003EA3FF9F011FE0001FFFFFFFFFFFFE1FFFFFC0010007F001E00F4003FFFFFFFFFFFFFFFFFFFFF801041F80000E07907FFFFFFFFFFFFFFFFFFFFFFE00081E00FFF0E7AFFFFFFFFFFFFFFFFFFFFFFFFF80103C0FFFFE1B9FFFFFFFFFFFFFFFFFFFFFFFFFE03C387FFFFFE1BFFFFFFFFFFFFFFFFFFFFFFFFFF828F0FFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFD99C7FFFFFE002FFFFFFFFFFFFFFFFFFFFFFFFFFE030B00C01FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF8600011F800079FFFFFFFFFFFFFFFFFFFEFFFFFF8C07FE0033F825FFFFFFFFFFFFFFFFFFFFE1FFFF9CFFF017FFFC02FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE1FFA1FF013FFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFF3FFFC3F00FFF008FFFFFFFFFFFFFFFFFFFFFFFFF7FFF83FF81FF809FFFFFFFFFFFFFFFFFFFFFFFFF41FF83E3FE7FC05FFFFFFFFFFFFFFFFFFFFFFFFF403E0380FFFF984FFFFFFFFFFFFFFFFFFFFFFFFF00380201F8FC183FF7FFFFFFFFFFFFFFFFFFFFFE80103B9FFE01083FFFFFF1FFFFFFFFFFFFFFFFFE800070C27C00183FFFFFFFFFFFFFFFFFFFFFFFFD0000FF9CFFE02F2FFFFFFFFFFFFFFFFFFFFFFF800000E600003FFFAFFFFFFFFFFFFFFFFFFFFFFE5A00043021F87FFF87FFFFFFFFFFFFFFFFFFFFFC7F03271CF308FFFFCAFFFFFFFFFFFFFFFFFFFFFEEF07FFE70807DDFFECFFFFFFFFEFFFF7FFFFC1F18607FFF986E0DBF7FAFFFF;
// synopsys translate_on

// Location: M4K_X64_Y26
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000FEFFFFFFFFF9FFFFFFFFFFFFFFDF7E0000000003F9BFFFFFFFFFFFFFBFFFFFFFFFF375000000001FF97BFFFFFFFFE1FFFFFFFFFFFFFD03600001FFFFEDFFB9FFFFFFF807FFFFFFFFFFFFC19801F8000A39FFE7FFFFFFC9F0FFFFFFFFFFFFF0D6FE0387F6B7FFFCFFCFFFFFF3FFFFFFFFFFFFF87A4E3F08070FFFFFFFFFFFFEFEFFEFBFFF3FFFFF2F86003FFE3FFFFF9FCF7FFFFF2FFFFEFFFFFFFF9E0FF1FFF8FFFFFFFFFFFF00FFF0FFFFFFFFFFFFFF41FF8FFFFFFFFFFFF9FFFF01FCDBFFFFFFFFFFEFFC7FFA73FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE08FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF0FFFFF3B886673FFFEF3FFFFCFFCF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFF0001FFF007FFFFFF61FFFFFFFFFFFFFFFFFFFFFFFE20FFFE3FFFE7CF8003FFCFFFFFFFFFFFFFFFFFFFFFE7FFF00000FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF83E0000FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE00FFB7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE000FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF391000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFBFFFE001E000FFFFFFFFFFFFFFFFFFFFFFFF81CFFFFFFFF00F807FFFFF01E5BFC375FFFF3FFBF00D838FFFFE0FFFFFFFFF207FFFFFFFFFFFFF801F0FFC0000FFFFFFFFFFFFB9FFFFFFFFFFFE7FE0FD8FFFFFEC03FFFFFFFFFD807FFFFFFFFFFE7FFF818;
// synopsys translate_on

// Location: M4K_X37_Y33
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hA30000000000000000000000000000003F406A097200000000000000000000000000000017C0F80C7A0000000000000000000000000000002FE069912D000000000000000000000000000000500C1CDFB8000000000000000000000000000000A0006C834E0000000000000000000000000000003007841E04000000000000010000000000000002000E439FA600000000000003000000000000000362381BFC0A000000000000030000000000000007E070298D1C000000000000070000000000000003BFFC038E1C0000000000000F000000000000001803FF940E000000000000001F0000000000000000007FE48D000000000000003F000000000000002F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hF8FFDF05FC0000000000007F00000000000000763FFFC528E40000000000007F00000000000000C10CFF9660E8000000000000FF0000000000000078EF00180050000000000001FF80000000000000003F7DBE0070000000000003FFF0000000000002FC00611B8030000000000007FFFF000000000007FC04900A802000000000001FFFFFF0000000000BFFF200E1B00800000000007FFFFEFE000000000FFFC403F1E2180000000007FFFFFBF3E00000001FE1200FE0F318000000007FFFFFEFC03E0000003F8D01FFC0FD800000000FFFFFFFDF03FDE000003F3B1FFF843E90000001FFFFFFFFFFFFB7FC0000FFA0FFFF021F1000003FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFF008000000006000000000000002005FFFFFFFFFC010000000000000000000000000C00FFFFFFFFE00204000000000000000000000002011FFFFE000008000600000000000000000000000047FE000008200000000000000000000000000000310003FFFEC00000000000000000000000000000060FFFF7F8000000000000000000000000C000001079FFC00000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000100000000C000000000000000000000000000000000000000000000000000000000000000000000003000F0000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h000000000000000007FFFFFFFFFFFFFFFFFE0000000000000000000007BFFFFFFFFFFFFFFFFF000000000000000000000FBFFFFFFFFFFFFFFFFF000000000000000000000F8FFFFFFFFFFFFFFFFE0000000000000000000007CFFFFFFFFFFFFFFFFE0000000000000000000013FBFFFFFFFFFFFFFFFF0000000000000000000001F9FFFFE0FFFFFFFFFD0000000000000000000008F1FFFFEFC7FFF7FFFC000000000000000000000FF1FFC10381FFC03FFC0000000000000000000003C1FF800001FF8001F9000000000000000000000001FF800001FF000FF9000000000000000000000001FFC00001FF0007F8000000000000000000000001FFF80001FF80;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00F8000000000000000000000000FFFFE007FFC00EF80000000000000000000000007FFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFC000000000000000000000000007FFFFFFFFFFFF8000000000000000000000000007FF;
// synopsys translate_on

// Location: M4K_X55_Y31
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000FFDC0000FFFFE000000000000000000000000000FFF800001FFFE000000000000000000000000001FFE0000001FFE000000000000000000000000001FFE00000001FC000000000000000000000000001FFC000000007C000000000000000000000000001FFC000000003C000000000000000000000000001FF0000000000C000000000000000000000000000FE000000000000000000000000000000000000007C00000000000000000000000000000000000000780000007FFF8000000000000000000000000000300001FFFFFFD80000000000000000000000000020000FFFFFFFFC0000000000000000000000000000001FFFFFFFFE00000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000003FFFFFFFFF0000000000000000000000000000007FFFFFFFFF000000000000000000000000003E007FFC01FFFF800000000000000000000000003FC1FFFFFFFFFF800000000000000000000000007FC7FDFE07FFFFC00000000000000000000000007FEFC0000000FFC00000000000000000000000007FFF800003FFFFC0000000000000000000000000FFFF007FFFFFDFC0000000000000000000000001FFFF19FFFFFFFFC000000000000000000000003DFFFFCFFE07FFFFE00000000000000000000000FFFFFFE3FC07FFFFFC0000000000000000000001FFFFFFF8F0003FFFFE0000000000000000000003FFFFFFFE781F3FFFFE0000;
// synopsys translate_on

// Location: M4K_X64_Y31
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hC001F1987FF91FF03000F73FFE1FFFFF00003C18F0007CE1FFE7B0F8F019FFFFFFFFFFFD01007CFFF00373C3E0003308B2BFFFFFFFFFFFFF208D844067805BCF00008164AFFFFFFFFFFFFFFF0001FE000002B38C00F2002B07E1FFFFFF7FFE3FE007FFEF27C0839C3B4F80059FFFFFFFFCFFFFFF073FFFFFFFF861B8FFFFFFF0BFFFFFFFFFFFFFFBFFBFFFFFFFFC6263FFFFF43797E1DF3FFFFFFFFF00DF7BFBFFFD649B00F8701F2FFF9EFFFFFFF7FF6FBFFFFE03FF6B0023F13380FFFC3FFFFFFFE7DE4787FE7FFFFF041FF82F80E023FFFFFFFFBFC007F0803FC0FFFF57FF03E3FFF801FFCFCFFFFE3FFFFFFFFFFFFFFF6E700E0FFFE000FFFF9DFFFFE7FF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h5FFFFDC3FFFFE000181FFFFE00CF7FFFFFFF1FFEE383FFCF8FFFA0007C7EFE67807FFFBFFFFFFFFFFFF001FF7FFFFE007C1A231F803FF8FDFDFF7FFFFFBC7DFFFFFF7FC0F8F07F8F19BDFFFFFFFFFFFFFFFFE43FDFFEFFC3F86306E6981FE3EFFE3FFFFFFFE37FFFFFFFBFEFDC0000778DC7FCCFE040707FFFFF83FFFFFE8FFF129886C39B1FFFEFE07C7FFFFFFC107FFFFF3FFE8F6371C05F9FFFE7FFFFFFFFFFFFFFFFFF873FFF58FFE41F0FDFFFFFBFE7FFFFFFFC1FFF7F427F7FBF0CFE3FBFD7FFFFFFFFBFFFFFFFFFFFFD40783FD50B6A7E7FCDFFF1FF3FEF12FF60F7FFFA98F800B17F893A7FE9FFFFFFFFE9F3F3FFFE04FDEA20000E0532E5FFEAFFFF;
// synopsys translate_on

// Location: M4K_X64_Y36
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFCFE84F7E375600799E3E1079FF5FFFFFFFFFFFFFF83EFFFEB4DE0FFFF50B8C82FF0FFFFF83FFFFFFFFFBE1FC805C3F00FE981F81FF0FFFFEF81FFEFFFFC03F8115707B001F8C3700C790FFFFFFFFFFFFFFF080182F60F0000F363F87C1BFFFFF8FFFFFFF107F07BF3F81FF905F062EC0F09C7FF2FFBFFFFFFFFFFFFD30E1FF71F1027D8470CBBF83FDFFFFFFFFFFFFFD5821C51FF9A43A780595FFE007FFFFFE7FFFFFFE86219ADF8434B39D77AE0783FFFFE7EFE5FFFCFF7F9116ACF103B441E386FFFFFFFFFFEFFE0003FFC5300B8797A4160CB9BBFFFFFFFFFFBE03FFFF8FF13C05C07F2A570F7EE1FFFFFFFFFFD3FFFC73FFF2340D47FE4BD20;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hE69DE0EF8FFFFFFF0FF0F7FFFF2960746B9A3C542EBFF803FFFFFFFFE00000000F22003BFBF3FFF1FCEFFFFC3FFFFFFFF7FE3E07FFF091F007FE318003FF73FF03FFDFFFFFFFCFEFFFB3A77800E0000803F3FFC3F0F9BBFFFFFE00FFFF1887E8000000001FEB9FC3FF1FFFFFFFFF7FF3FF9A6FE0000000003FEFFFFFFFE1FFFFFFFF1FFFFFA8CFC000000000FFCB7FF1FFFE1FFF8C3F8FE1FFA25FC001802000FFF1F3FCD0FFFFFF0004FFFF7FA63F0003800000FFF7DFEFFFFFFFFFFFFFFFC0602E170000060000FF94F861FFFDFF9FEFFFFFFF880FFF000016E0007FA71FFFF80FFFFFFFFFFF9FFF974B00C0060001FE67FFEFC080BFFFCC00F8C7FFEFFA01;
// synopsys translate_on

// Location: M4K_X64_Y32
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hF0000001F5C9FFFFFFC0FFFFFFFEFFA18795C200FE00000FC3FE3FFFFFFFFFFF00780001787CD7005F8040FF8373DFFFFFFFC0FFFFFC80DFFE0E63A0060FFF840B7F90FF0FFFE003FFFCFF07FFDF33880187FFE42AF7C37FDFFF4000007FFF67FC7DD1DBF5F98FF53FFFF84FC3FF7E30FF3C0F7EFFFFF259127FC81B67FE3FFFFF9FC802E200003FB7FFFCAD867F819B9FFFBF19C63DBE0B03F0007FFFFD37F20FC10FFE8FFDFFFF8FFE003FC07E433FFE3FDF09CBDFFFE9FFFFFFFFE0FCFE018001FAFFFE03FFF41FFBFC53FFFFFFFCFF6033F0FFBFFFFFFBFFFFFC3CC278827FFFFFFFFFFFFBC2807C007FBFFFFFE0FFFFFFF8811000001FFC000603000782;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h640007FFFFBCFFFFEF000039C001FD7CF8007FFB8FF8FFFE7F853FFFFFFC007FF00000030003C00E003FDB0F3CFFFFFFFFEFFE404080400099FC3FF90C2407E18FFDF8FFD1F7FD98301C0004801FFFFEEFDFF3FFFFDFFFBFFE3DFFEF20000610FE03FFFFF7FFFFFFFFF6FFFDFFF9FFF738F10000E00101FFFFFFFFFBFFFFFFFFFFFFFFFFFE000FBE000000000FFFEDFFDEFFFFFFF3FF9FFFFFE2007FC0000C000C0007FFFFCCFFFFFF07FEFFF3FD8018FFFFFFF800000000EBF01C00000003FE00001600800000FFC002BB017DE0079FFF9FFFFF7C000070E20000007E2F7FF1F8300FFFCC7FFFFFC0780100C02FD0003237FDFFFC0811FFFFFF7FFF87816003;
// synopsys translate_on

// Location: M4K_X64_Y35
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h838000000000000000000000000000003CE5839E2A00000000000000000000000000000031BFDBF6AE0000000000000800000000000000007317F4727B000000000000070000000000000000A96DE101490000000000000300000000000000003BBDE25CE80000000000000F00000000000000019FE5DAC6F60000000000001D0000000000000001186E1742D20000000000001D0000000000000005E81067DA400000000000003F000000000000000B4F303105CE000000000000070000000000000003BC7C35CE7200000000000017000000000000001101FF89082E000000000000AF0000000000000029FC3FEC83000000000000005F0000000000000008;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h707FE0139C000000000000BF8000000000000009E1FF9A82E8000000000001FFA00000000000005E903EC403C00000000000007F60000000000001F9031E3AC54C000000000000FF3E0000000000007F000E864090000000000002FF0F9800000000023388AE2EFC9000000000000FFF21ED200000000267F9E81EBEE0000000000A0FFF0014E000000000182703AF8DC00000000002BDFF0000CA0000001800540E17A25A000000002BFFFF00003C0000001C3EB1FC17E80A00000002BFFFFF000300C0000000FBFFC027C19200000857BFFFFD00006028000041E7E00F4FE17A000004FF0FFFFF007C02050000436F0EFC9FA0E20001AFFF8FFFFF40000C86;
// synopsys translate_on

// Location: M4K_X64_Y30
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000000000008078E1FFFFEDC1FFF9FFD0000000000000000000006BE1FFFFF8FB8F82FFC000007C000000000000006B63FF00FF781F81FFC0000107E0000000000000284FFB001FFC3F00C7D000000000000000000000D41FF0000FFE3F87C1F000000000000000000000BE1FFFE03FFE3EFFF0F3800D0000000000000000896FFF81F0FE7E03F090407C02000000000000000B6FF8E0019C3C07FDAA001FF8000000000000007EEFE3C037EC3BE78FA1F87C00001800000003003BEFE770FE68278CEF990000000000100000000007EFF3E7986C27FC07900000000000400000000007EFF9FF80E667FF01BE00000000002000038C0005EFFE7801C7E3F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h1E7A1F0000000000000000000057FFF80C79FF9BE07A07FC0000000000000000005FBFFBFC0FFFFFFFFA0003C000000000000000004F4FF007FE318003FA8C00FC00200000000000000C6FF800E0000003FA003C0F0044000000000000275FE8000000001FF6600000E00000000000000025DFE0000000003FFA0000001E0000000000000037FFC000000000FFFE800E0001E00000000000003DFFC001802000FFEC0C032F000000000000000039DF0003800000FFEC201000000000000000000031CF0000060000FFFC079E0002000000000000001037000016E0007FD8E000000000000000000000183F0000060001FFB000103F7F40000000000000080200;
// synopsys translate_on

// Location: M4K_X64_Y34
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h80007F407FF8FFF0400030C0000000000000000020017F01FFFF8FF880040000000000020000000004007003FFFFF0F8B1800000000000000000000001005C0FFFFF7F1CB800000000000000000000000040BC0FFF0DFFE7201E0000000001C00000000000109C1FC4B07FFFA0000000000000000000000000087E3F0000000EA000000000000004000000000005FC7C00000BFFA01E20C00000000000000004000078E4FF07F000000061000000080000000000000073FFFFF10C7F0003C0000000182100000180000037FFF8007FFFDC00000000403FF80000003F000027FF001FFFFFFE0000000001C0000000000000000E7001FFFFFFFF00000000001800;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000007FFFFFFFF3080000000E001000000000000000003FF01E7FF80004000000000000000000000000003E3DF7FFFC007020200800000000000000000000700007FFFC200000000000000000000000000000003FE1C7FE01C1001C000000000000000004000180000097FE003301FBF8F8000000000000070001DE77E3C7FE000001F838000000000000000C0008F1CFFFF8FE0001800000000000000000006C000400003FFFFE000004018000000000000003B808030F0F9FFFFE00000000040000000000000FF87C01CF399FFFFFE000E00C010ED0000000001FF07FF470875DDFFF80000000000000C0001FB026F1FFFF386F0DBFFF90000;
// synopsys translate_on

// Location: M4K_X84_Y38
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000001FF660000003F000000000000006632000000000FFE21C000000000000000000000012100000040FFFECC2000000000000000000000008160000FFFFFF5000F0000000000000000000000405801F80003D0000080000000000000000000001837F601FFFC44000030000000000000000100000424E3FFF7FC1000000000000000000000004800011079FFFE644000400000000000000000000000008C003EF001800200000000000000000000000000360020001800000000000000000000000000000007E00403CC000000000000000000000000000000003F3DF8000000000000000000000000000000001F00000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000100000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000040000000000000000000000000000000000000000004000000001000000000000000000000000000001000000000000000000000000000060000000000000001000000000000000000000000000000000000000000000000120000000000000060000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000003;
// synopsys translate_on

// Location: M4K_X37_Y37
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hEB0000000000000000000000000000003FC06A016300000000000000000000000000000017C1A2087A0000000000000000000000000000003FE01D9129000000000000000000000000000000700C1DDFB800000000000000000000000000000000426E834A0000000000000100000000000000003007869A04000000000000020000000000000002078E009FA60000000000000000000000000000026010182622000000000000040000000000000003F0F028F92C00000000000008000000000000000BBFFC04321C00000000000000000000000000001801FF82F610000000000000000000000000000000003FE3FD0000000000000000000000000000002F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hF07FDEF59C0000000000000000000000000000361FFF87ECF40000000000008000000000000000E16FFFBE7CE4000000000001000000000000000078FF00023A60000000000002004000000000000000FFFD283F300000000000050008000000000002FC7062ED83300000000000080001800000000007F8042FFF0120000000000020000018000000000BE7E17C1FF018000000000180000001000000000FFFC3F00FB018000000001800000000300000001FC19E000FEF18000000018000000003010000003F0680001FC208000000300000020000003000003E1C000F3FE19000000200000000000000060000BCD00EFC7FE0D00000600000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y36
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h1100000000000000000000000000000007BF040191000000000000000000000000000000077E0400890000000000000000000000000000005EFF0208A40000000000000000000000000000003BF3C2085400000000000000000000000000000037FF810DB60000000000000000000000000000016FF841017A000000000000010000000000000000BFF1F001780000000000000300000000000000031FEFE000F8000000000000030000000000000006000FD802F40000000000000700000000000000004003F803E40000000000000F0000000000000007FE007801E40000000000001F000000000000000FFFC01E06E40000000000003F0000000000000030;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h0F803D06780000000000007F000000000000004000007D3F180000000000007F000000000000004000007D7F18000000000000FF00000000000000F800FFFDFF90000000000001FF80000000000001000003CDFFC0000000000003FFF000000000000000001CEF7FC0000000000007FFFE0000000000020003CFFFBFD000000000001FFFFFE00000000000001E7FFFEFE000000000007FFFFFFE0000000008003BFFFFB7E00000000007FFFFFFFFC000000010005FFFFFEDE0000000007FFFFFFFFCFE0000002000FFFFFFC2E00000000FFFFFFFFFFFFFC000004007FFF0FFE170000001FFFFFFFFFFFFFFF80000001FF103FFE0B000001FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X64_Y42
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h000000000000000000000000000000006002000000000000000000000000000000004707D003000000000000000000000008000FF0007E07E003000000000000000000000000004FFE003C0FF38200000000000000000000000000FFFF001C0783E0000000000000000000000000000000001C1000F000000000000000000000000000000000180000F0000000000000000000000000000000003C000020000000000000000000000000000000003C000000000000000000000000000000000000007C000000000000000000000000000000000000003C0000000000000000000000000000000000000018000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000FF801CE7FFC000000000000000000000000000007FF1FFFFFFC000000000000000000000000000017FFFFFFFFE000000000000000000000000000001FFFFFFFFFC000000000000000000000000000003FFFFFFFFF0000000000000000000000000000003FFE7FDFFF000000000000000000000000000000FFFC7FFFFF000000000000000000000000000000FFFFF9FFFF000000000000000000000000000000FFFFE91FFF800000000000000000000000000000FFFFF9FFFE000000000000000000000000000001FF;
// synopsys translate_on

// Location: M4K_X55_Y42
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h0000FF800000000FE000000000000000000000000000FE00000000076000000000000000000000000001FC00000000076000000000000000000000000001F000000000034000000000000000000000000001E00000000000C000000000000000000000000001E000000000004000000000000000000000000001C000000000004000000000000000000000000000C00000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000060000;
// synopsys translate_on

// Location: M4K_X64_Y41
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFE000000000000000000000000000001FFFFFFFFF0000000000000000000000000000000FFFFFFBF000000000000000000000000000000001FFFF0000000000000000000000000000000000007FE00000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y40
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFE000000000000000000000000000000187E0000FE00000000000000000000000000000038FF0001F600000000000000000000000000000021FF8001DE00000000000000000000000000000047FF8001BE000000000000000000000000000000CFFFC0007C0000000000000000000000000000009FFFE000FC0000000000000000000000000000017FFFE000FC000000000000000000000000000000FFFFF001FC000000000000000000000000000001FFFFF001F8000000000000000000000000000007FFFFF801F800000000000000000000000000000FFFFFFC03F800000000000000000000000000001FFFFFFC03F800000000000000000000000000001F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFE0FE000000000000000000000000000003FFFFFFE1FE000000000000000000000000000003FFFFFFEFFE0000000000000000000000000000007FFFFFFFFE00000000000000000000000000000FFFFFFF3FFE00000000000000000000000000001FFFFFF10FFE00000000000000000000000000001FFFFF0007FE00000000000000000000000000007FFFF80001FF00000000000000000000000000007FFFC00004FF0000000000000000000000000000FFFE0000013F0000000000000000000000000001FFF0000003DF0000000000000000000000000003FF80000001EE0000000000000000000000000007FE00000001F600000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hA736C0000000005F4BB7703FC0FBFCFC6019B80203F800000000000007ADE3FC7F7CBD71F81E04FE0FE00008000010041015C7E007A30E67F00EA00031FE00000000000021570F0361F986CFFB8D8000040440100000000033FE1E0000F3C40701CF2080000000000000000023383FB964F0E503F0453C3FF000000000000006330E1F867F90E5279C234F1FC020000000008000AD8A3C81C61A45D8FF8539E3FFC000000000600C94E23985F93344C22B44BFCFF9F001C0000181FC0AF9196ACAE436B801443A1801C0000000003C3800F301A14D85CF3F3F65C7E00000000000041FC000C38050880D123F2C12F0206000000200007FFBE8F900D1803945BF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0D757F00009B00000000000020F8A0741664C3ABD956BFFE0000C0000E00600008E00063F23C000F83367FB7C000000000000000003091F103FBFFFFFE7AFFC1FC04200000000000001BA760007E3B01FC7E87FEAFE04C0000000018029987C000001001E032FC0001F00000000000402C186FC000000007C0240F00401F8000000000080060CF8000DE17FF8068F8FFF801F00020000000FC62DF8100FEFFFFC022FF0FFF800C803C00069800663F0300D3FFFF806078FF1838000018000000004E167F20FFFFFFC0F01FFE00E600600018036300D7FC7FF83FF7FF80DBFE018000000000008800E026427FFE0FFF3F814DFFBE3FFFC000000030001F97FE7F;
// synopsys translate_on

// Location: M4K_X55_Y32
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFF003FFF0E877C8641FF80000000000001F9D27FFFE061FE3CC1DF20C00C000070000000303AF47FFFF07FF07F1E7C4080020E000000000FFC0163AFFF87C040E7B80F300000077C00000003E300E08078C71C1BD1008B8000003C0F00008000C000207A05FB000A594003382000008F0000001FEFC00E59121F1FE629E00200800033D90010001BFE00F3A886203FEFA780C00010800020C0000007FFC0003207FFFFFF01FFC3060000170006000001F000006941DF0FE260004000040001FE21000002F000010C1EFFF8AF8D830F002006000302001F9F60063183C600E718301E0010000000250000003006E7FFFFE000E30000041018C000FCF8C0020000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000006380002F0F80418000FF80001000007C00060043E0180000007E11C000386F0FCF077F0000000000000408020038000000E3FFFFE00000FC0200000400210000000004000CFC1FFFF038003003F00803F900340000000000018FF81FF00481F8060630004CC00000003860000460C7FFF0403001FF80EC000210000000011A3F801FFE001F4FC2339001FFFE0000200000001F000000DFF8024000002407F802E000040000000018000003FE70000DF00800008010002E100078020009E3FC1FF7FE200070C0000001808F8000000000000FFFFCF003FFFE000000000E0000000000000001C03FEFF3E00000F000000030000F00000000000787E1FFF;
// synopsys translate_on

// Location: M4K_X55_Y44
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFF7CE0FFFFEDC0303FFE57FFFFFFFFFFFFFFFFFFFFEFE1FFC7F8FBD8FFFE2FFFFFFFFFFFFFFFFFFFFEEB63FE007BF0F9FFFF27FFFFFFFFFFFFFFFFFFFD284FF0001FF873FFFF17FFFFFFFFFEFFFFFFFFFCD49FE0000FFC7FFFFF3FFFFFFFFFFFFFFFFFFFFDB21FFBE63FFE6FC0FFBFFFFFFFFFFFFFFFFFFFFC896FFF87F8FE6C783FABFFFFFFFFFFFFFFFFFFFD0BEFF0E0019C618007EFFFFFFFFFFFFFFFFFFFFEFEEFE3C024EC77C533E7FFFFFFFFFFFFFFFFFFFF6BEFE770F0284C0CF3DFFFFFFFFFFFFFFFFC3FFFF7EFE3F7D034DC0FF1D3FFFFFFFFFFFFFFFFFFFFF7EFF9F70037CC0DC0BFFFFFFFFFFFFFFFFFFFFFF46FFE6000739C0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h030AFFFFFFFFFFFFFFFFFFFFFF477FF8181C3C30392BFFFFFFFFFFFFF1FF9FFFFF5FBFE3FC03FFF07CCBFFFFFFFFFFFFFFFFFFFFFF8F4FF003FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFA46FE0007E3B01FF87FFFFFFFFFFFFFFFFFFFFFF265FC000001001FFC7FFFFFFFFFFFFFFFFFFFFFFA7DFC000000007FFC9FFFFFFFFFFFFFFFFFFFFFFBFFF8000DE17FFFF8DFFFFFFFFFFFFDFFFFFFFFFBDFF8000FEFFFFFFCDFFFFFFFFFFFFC3FFFFFFFFB9DF0000D3FFFFFF8BFFFFFFFFFFFFFFFFFFFFFF91CE0000FFFFFFFF1BFFFFFFFFFF9FFFFFFFFFFF183400003FF7FFFF0FFFFFFFFFFFFFFFFFFFFFFFC83E00000FFF3FFEB7FFFFFFFFFFFFFFFFFFFFFFE00200;
// synopsys translate_on

// Location: M4K_X37_Y42
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h80007F7C0001FFFFB0001FFFFFFFFFFFFFFFFFFFE001FDFC00001FFFB003FFFFFFFFFFFFFFFFFFFFF800FBF8000003FFC0FFFFFFFFFFFFFFFFFFFFFFFE03F7F00000003FEFFFFFFFFFFFFFFFFFFFFFFFFF83EFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE3DFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF8DFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC3F00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFEFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF9C0000001FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFFFFFFFA017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC01FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF1FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF8FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0001FFFFDFFFFFFFFFFFFFFFFFFFFFFF7FFFFFC38023FFFFDFFFF;
// synopsys translate_on

// Location: M4K_X64_Y43
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF1FFFFC7FFFBDFFFFFEFFFFFFFFFFFFFFFFFFFFFF17FFE007BF0FFFFFFEFFFFFFFFFFFFFFFFFFFFFF0FFF0001FF87FFFFFDFFFFFFFFFFFFFFFFFFFFF387FE0000FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFBF9FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFF807FE7F87FFDFFFFFFFFFFFFFFFFFFFFF871FFFFFFE7C7E7FFF9FFFFFFFFFFFFFFFFFFFFFFF1FFC38781C7803CF9FFFFFFFFFFFFFFFFFFFFFEC1FF800001870030FBFFFFFFFFFFFFFFFFFFFFFF81FFC08200CE0000FBFFFFFFFFFFFFFFFFFFFFFF81FFE00000FF0003FDFFFFFFFFFFFFFFFFFFFFFF81FFF80000FE00;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00FDFFFFFFFFFFFFFFFFFFFFFF80FFFFE003FFC006FDFFFFFFFFFFFFFFFFFFFFFF807FE3FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC03FF003FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC01FE0007E3B01FFF9FFFFFFFFFFFFFFFFFFFFFFC03FC000001001FFF9FFFFFFFFFFFFFFFFFFFFFFC03FC000000007FFF3FFFFFFFFFFFFFFFFFFFFFFC03F8000DE17FFFFF3FFFFFFFFFFFFFFFFFFFFFFC03F8000FEFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFC03F0000D3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE03E0000FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE00C00003FF7FFFFE7FFFFFFFFFFFFFFFFFFFFFFF00600000FFF3FFFCFFFFFFFFFFFFFFFFFFFFFFFF80600;
// synopsys translate_on

// Location: M4K_X84_Y40
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00003FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFC0600000061FFFF3FFFFFFFFFFFFFFFFFFFFFFFFE020000007FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFF00E00007FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF803000FFFFE7E1FFFFFFFFFFFFFFFFFFFFFFFFFFF00E07FC000187FFFFFFFFFFFFFFFFFFFFFFFFFFF803FC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X37_Y40
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h90000000000000000000000000000000033F00019100000000000000000000000000000007FF0000A90000000000000000000000000000004FFF0000A40000000000000000000000000000001BFFC0085400000000000000000000000000000037FFC00DA60000000000000000000000000000017FFFC0017A000000000000010000000000000000BFFFF001F80000000000000300000000000000037FFFE000F8000000000000030000000000000005403FF802FC000000000000070000000000000000F81FF803E40000000000000F0000000000000007FF8FF801E40000000000001F000000000000000FFFFFFE07E40000000000003F0000000000000038;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFF7FC07F80000000000007F000000000000004003F9FD3F780000000000007F0000000000000000003C7D7F18000000000000FF00000000000000B003FFFFFF90000000000001FF80000000000001000007CDFFC0000000000003FFF000000000000230001CFF7FC000000000000FFFFF000000000001F003CFFFBFD000000000001FFFFFF00000000001C03EFF9FEFE00000000000FFFFFFFE000000000700FBFF1FFFE00000000007FFFFFFFFF00000000F00DFFC1FFDE000000000FFFFFFFFFFFE0000002C00FFF03FFEE00000000FFFFFFFFFFFFFE000007E07FC007FFF70000001FFFFFFFFFFFFFFFC00003C5F8000FFFFB000003FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000400000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000000000000000008000000C000000000000000000000000000000018000000C0000000000000000000000000000000380000018000000000000000000000000000000038000001800000000000000000000000000000007C00000180000000000000000000000000000000FC00000180000000000000000000000000000000FC00000180000000000000000000000000000001FC00000780000000000000000000000000000003FC00001F00000000000000000000000000000003FC00003F00000000000000000000000000000007FC00007F0000000000000000000000000000000FFE0000FF0000000000000000000000000000000CFE0000;
// synopsys translate_on

// Location: M4K_X84_Y41
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFC000000000000000000000000000000001FFFFFF9E00000000000000000000000000000001FFFFFF80000000000000000000000000000000001FFFF800000000000000000000000000000000000FFF00000000000000000000000000000000000001F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X74_Y46_N7
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[2]~15_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [2]));

// Location: LCCOMB_X74_Y46_N6
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[2]~15 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[2]~15_combout  = (\vga_driver|VGA_H_COUNT [2] & (\vga_driver|VGA_H_COUNT[1]~14  & VCC)) # (!\vga_driver|VGA_H_COUNT [2] & (!\vga_driver|VGA_H_COUNT[1]~14 ))
// \vga_driver|VGA_H_COUNT[2]~16  = CARRY((!\vga_driver|VGA_H_COUNT [2] & !\vga_driver|VGA_H_COUNT[1]~14 ))

	.dataa(\vga_driver|VGA_H_COUNT [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[1]~14 ),
	.combout(\vga_driver|VGA_H_COUNT[2]~15_combout ),
	.cout(\vga_driver|VGA_H_COUNT[2]~16 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[2]~15 .lut_mask = 16'hA505;
defparam \vga_driver|VGA_H_COUNT[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneii_lcell_comb \vga_driver|Add7~0 (
// Equation(s):
// \vga_driver|Add7~0_combout  = \vga_driver|VGA_V_COUNT [0] $ (VCC)
// \vga_driver|Add7~1  = CARRY(\vga_driver|VGA_V_COUNT [0])

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add7~0_combout ),
	.cout(\vga_driver|Add7~1 ));
// synopsys translate_off
defparam \vga_driver|Add7~0 .lut_mask = 16'h33CC;
defparam \vga_driver|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneii_lcell_comb \vga_driver|Add7~2 (
// Equation(s):
// \vga_driver|Add7~2_combout  = (\vga_driver|VGA_V_COUNT [1] & (!\vga_driver|Add7~1 )) # (!\vga_driver|VGA_V_COUNT [1] & ((\vga_driver|Add7~1 ) # (GND)))
// \vga_driver|Add7~3  = CARRY((!\vga_driver|Add7~1 ) # (!\vga_driver|VGA_V_COUNT [1]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~1 ),
	.combout(\vga_driver|Add7~2_combout ),
	.cout(\vga_driver|Add7~3 ));
// synopsys translate_off
defparam \vga_driver|Add7~2 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneii_lcell_comb \vga_driver|Add7~4 (
// Equation(s):
// \vga_driver|Add7~4_combout  = (\vga_driver|VGA_V_COUNT [2] & (\vga_driver|Add7~3  $ (GND))) # (!\vga_driver|VGA_V_COUNT [2] & (!\vga_driver|Add7~3  & VCC))
// \vga_driver|Add7~5  = CARRY((\vga_driver|VGA_V_COUNT [2] & !\vga_driver|Add7~3 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~3 ),
	.combout(\vga_driver|Add7~4_combout ),
	.cout(\vga_driver|Add7~5 ));
// synopsys translate_off
defparam \vga_driver|Add7~4 .lut_mask = 16'hC30C;
defparam \vga_driver|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneii_lcell_comb \vga_driver|Add7~6 (
// Equation(s):
// \vga_driver|Add7~6_combout  = (\vga_driver|VGA_V_COUNT [3] & (!\vga_driver|Add7~5 )) # (!\vga_driver|VGA_V_COUNT [3] & ((\vga_driver|Add7~5 ) # (GND)))
// \vga_driver|Add7~7  = CARRY((!\vga_driver|Add7~5 ) # (!\vga_driver|VGA_V_COUNT [3]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~5 ),
	.combout(\vga_driver|Add7~6_combout ),
	.cout(\vga_driver|Add7~7 ));
// synopsys translate_off
defparam \vga_driver|Add7~6 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneii_lcell_comb \vga_driver|Add7~18 (
// Equation(s):
// \vga_driver|Add7~18_combout  = (\vga_driver|VGA_V_COUNT [9] & (!\vga_driver|Add7~17 )) # (!\vga_driver|VGA_V_COUNT [9] & ((\vga_driver|Add7~17 ) # (GND)))
// \vga_driver|Add7~19  = CARRY((!\vga_driver|Add7~17 ) # (!\vga_driver|VGA_V_COUNT [9]))

	.dataa(\vga_driver|VGA_V_COUNT [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~17 ),
	.combout(\vga_driver|Add7~18_combout ),
	.cout(\vga_driver|Add7~19 ));
// synopsys translate_off
defparam \vga_driver|Add7~18 .lut_mask = 16'h5A5F;
defparam \vga_driver|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X67_Y41_N25
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_V_PIXEL[8]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [8]));

// Location: LCFF_X67_Y41_N23
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_V_PIXEL[7]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [7]));

// Location: LCCOMB_X67_Y41_N2
cycloneii_lcell_comb \vga_driver|Add11~0 (
// Equation(s):
// \vga_driver|Add11~0_combout  = (\vga_driver|VGA_V_PIXEL [4] & (\vga_driver|VGA_V_PIXEL [2] $ (VCC))) # (!\vga_driver|VGA_V_PIXEL [4] & (\vga_driver|VGA_V_PIXEL [2] & VCC))
// \vga_driver|Add11~1  = CARRY((\vga_driver|VGA_V_PIXEL [4] & \vga_driver|VGA_V_PIXEL [2]))

	.dataa(\vga_driver|VGA_V_PIXEL [4]),
	.datab(\vga_driver|VGA_V_PIXEL [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add11~0_combout ),
	.cout(\vga_driver|Add11~1 ));
// synopsys translate_off
defparam \vga_driver|Add11~0 .lut_mask = 16'h6688;
defparam \vga_driver|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneii_lcell_comb \vga_driver|Add11~2 (
// Equation(s):
// \vga_driver|Add11~2_combout  = (\vga_driver|VGA_V_PIXEL [3] & ((\vga_driver|VGA_V_PIXEL [5] & (\vga_driver|Add11~1  & VCC)) # (!\vga_driver|VGA_V_PIXEL [5] & (!\vga_driver|Add11~1 )))) # (!\vga_driver|VGA_V_PIXEL [3] & ((\vga_driver|VGA_V_PIXEL [5] & 
// (!\vga_driver|Add11~1 )) # (!\vga_driver|VGA_V_PIXEL [5] & ((\vga_driver|Add11~1 ) # (GND)))))
// \vga_driver|Add11~3  = CARRY((\vga_driver|VGA_V_PIXEL [3] & (!\vga_driver|VGA_V_PIXEL [5] & !\vga_driver|Add11~1 )) # (!\vga_driver|VGA_V_PIXEL [3] & ((!\vga_driver|Add11~1 ) # (!\vga_driver|VGA_V_PIXEL [5]))))

	.dataa(\vga_driver|VGA_V_PIXEL [3]),
	.datab(\vga_driver|VGA_V_PIXEL [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~1 ),
	.combout(\vga_driver|Add11~2_combout ),
	.cout(\vga_driver|Add11~3 ));
// synopsys translate_off
defparam \vga_driver|Add11~2 .lut_mask = 16'h9617;
defparam \vga_driver|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneii_lcell_comb \vga_driver|Add11~12 (
// Equation(s):
// \vga_driver|Add11~12_combout  = ((\vga_driver|VGA_V_PIXEL [8] $ (\vga_driver|VGA_V_PIXEL [10] $ (!\vga_driver|Add11~11 )))) # (GND)
// \vga_driver|Add11~13  = CARRY((\vga_driver|VGA_V_PIXEL [8] & ((\vga_driver|VGA_V_PIXEL [10]) # (!\vga_driver|Add11~11 ))) # (!\vga_driver|VGA_V_PIXEL [8] & (\vga_driver|VGA_V_PIXEL [10] & !\vga_driver|Add11~11 )))

	.dataa(\vga_driver|VGA_V_PIXEL [8]),
	.datab(\vga_driver|VGA_V_PIXEL [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~11 ),
	.combout(\vga_driver|Add11~12_combout ),
	.cout(\vga_driver|Add11~13 ));
// synopsys translate_off
defparam \vga_driver|Add11~12 .lut_mask = 16'h698E;
defparam \vga_driver|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneii_lcell_comb \vga_driver|Add11~14 (
// Equation(s):
// \vga_driver|Add11~14_combout  = \vga_driver|Add11~13  $ (\vga_driver|VGA_V_PIXEL [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_V_PIXEL [9]),
	.cin(\vga_driver|Add11~13 ),
	.combout(\vga_driver|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add11~14 .lut_mask = 16'h0FF0;
defparam \vga_driver|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[7]~9 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[7]~9_combout  = (\vga_driver|VGA_V_COUNT [7] & ((GND) # (!\vga_driver|VGA_V_PIXEL[6]~8 ))) # (!\vga_driver|VGA_V_COUNT [7] & (\vga_driver|VGA_V_PIXEL[6]~8  $ (GND)))
// \vga_driver|VGA_V_PIXEL[7]~10  = CARRY((\vga_driver|VGA_V_COUNT [7]) # (!\vga_driver|VGA_V_PIXEL[6]~8 ))

	.dataa(\vga_driver|VGA_V_COUNT [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_V_PIXEL[6]~8 ),
	.combout(\vga_driver|VGA_V_PIXEL[7]~9_combout ),
	.cout(\vga_driver|VGA_V_PIXEL[7]~10 ));
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[7]~9 .lut_mask = 16'h5AAF;
defparam \vga_driver|VGA_V_PIXEL[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[8]~11 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[8]~11_combout  = (\vga_driver|VGA_V_COUNT [8] & (\vga_driver|VGA_V_PIXEL[7]~10  & VCC)) # (!\vga_driver|VGA_V_COUNT [8] & (!\vga_driver|VGA_V_PIXEL[7]~10 ))
// \vga_driver|VGA_V_PIXEL[8]~12  = CARRY((!\vga_driver|VGA_V_COUNT [8] & !\vga_driver|VGA_V_PIXEL[7]~10 ))

	.dataa(\vga_driver|VGA_V_COUNT [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_V_PIXEL[7]~10 ),
	.combout(\vga_driver|VGA_V_PIXEL[8]~11_combout ),
	.cout(\vga_driver|VGA_V_PIXEL[8]~12 ));
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[8]~11 .lut_mask = 16'hA505;
defparam \vga_driver|VGA_V_PIXEL[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneii_lcell_comb \vga_driver|Add8~4 (
// Equation(s):
// \vga_driver|Add8~4_combout  = (\vga_driver|VGA_H_PIXEL [2] & (\vga_driver|Add8~3  $ (GND))) # (!\vga_driver|VGA_H_PIXEL [2] & (!\vga_driver|Add8~3  & VCC))
// \vga_driver|Add8~5  = CARRY((\vga_driver|VGA_H_PIXEL [2] & !\vga_driver|Add8~3 ))

	.dataa(\vga_driver|VGA_H_PIXEL [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~3 ),
	.combout(\vga_driver|Add8~4_combout ),
	.cout(\vga_driver|Add8~5 ));
// synopsys translate_off
defparam \vga_driver|Add8~4 .lut_mask = 16'hA50A;
defparam \vga_driver|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneii_lcell_comb \vga_driver|Add8~6 (
// Equation(s):
// \vga_driver|Add8~6_combout  = (\vga_driver|VGA_H_PIXEL [3] & (!\vga_driver|Add8~5 )) # (!\vga_driver|VGA_H_PIXEL [3] & ((\vga_driver|Add8~5 ) # (GND)))
// \vga_driver|Add8~7  = CARRY((!\vga_driver|Add8~5 ) # (!\vga_driver|VGA_H_PIXEL [3]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~5 ),
	.combout(\vga_driver|Add8~6_combout ),
	.cout(\vga_driver|Add8~7 ));
// synopsys translate_off
defparam \vga_driver|Add8~6 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X68_Y44_N7
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [9]));

// Location: LCCOMB_X67_Y44_N2
cycloneii_lcell_comb \vga_driver|LessThan9~1 (
// Equation(s):
// \vga_driver|LessThan9~1_combout  = (\vga_driver|LessThan9~0_combout  & (\vga_driver|VGA_V_COUNT [5] & !\vga_driver|VGA_V_COUNT [9]))

	.dataa(vcc),
	.datab(\vga_driver|LessThan9~0_combout ),
	.datac(\vga_driver|VGA_V_COUNT [5]),
	.datad(\vga_driver|VGA_V_COUNT [9]),
	.cin(gnd),
	.combout(\vga_driver|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan9~1 .lut_mask = 16'h00C0;
defparam \vga_driver|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 .lut_mask = 16'hCEC2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ) # 
// (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & 
// ((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 .lut_mask = 16'hF0CA;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout  & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ) # ((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout 
//  & (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 .lut_mask = 16'hB8CC;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 .lut_mask = 16'hF2C2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 .lut_mask = 16'hF388;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ) # 
// ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 .lut_mask = 16'hCBC8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  & 
// (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 .lut_mask = 16'hEC2C;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 )))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 .lut_mask = 16'hCEC2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 .lut_mask = 16'hDDA0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 .lut_mask = 16'hFA44;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 .lut_mask = 16'hBA98;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ) # ((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout  & (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~0_combout ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 .lut_mask = 16'hACF0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneii_lcell_comb \vga_driver|LessThan11~1 (
// Equation(s):
// \vga_driver|LessThan11~1_combout  = (\vga_driver|VGA_V_COUNT [5] & !\vga_driver|VGA_V_COUNT [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_driver|VGA_V_COUNT [5]),
	.datad(\vga_driver|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|LessThan11~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan11~1 .lut_mask = 16'h00F0;
defparam \vga_driver|LessThan11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneii_lcell_comb \vga_driver|Selector14~0 (
// Equation(s):
// \vga_driver|Selector14~0_combout  = (\vga_driver|Add7~18_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datab(\vga_driver|Add7~18_combout ),
	.datac(\vga_driver|LessThan11~2_combout ),
	.datad(\vga_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector14~0 .lut_mask = 16'h44C4;
defparam \vga_driver|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneii_lcell_comb \vga_driver|LessThan7~0 (
// Equation(s):
// \vga_driver|LessThan7~0_combout  = (!\vga_driver|VGA_H_COUNT [3] & (!\vga_driver|VGA_H_COUNT [1] & !\vga_driver|VGA_H_COUNT [2]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [3]),
	.datac(\vga_driver|VGA_H_COUNT [1]),
	.datad(\vga_driver|VGA_H_COUNT [2]),
	.cin(gnd),
	.combout(\vga_driver|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan7~0 .lut_mask = 16'h0003;
defparam \vga_driver|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneii_lcell_comb \vga_driver|LessThan10~1 (
// Equation(s):
// \vga_driver|LessThan10~1_combout  = (((\vga_driver|VGA_V_COUNT [5]) # (!\vga_driver|VGA_V_COUNT [7])) # (!\vga_driver|VGA_V_COUNT [6])) # (!\vga_driver|VGA_V_COUNT [8])

	.dataa(\vga_driver|VGA_V_COUNT [8]),
	.datab(\vga_driver|VGA_V_COUNT [6]),
	.datac(\vga_driver|VGA_V_COUNT [5]),
	.datad(\vga_driver|VGA_V_COUNT [7]),
	.cin(gnd),
	.combout(\vga_driver|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan10~1 .lut_mask = 16'hF7FF;
defparam \vga_driver|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneii_lcell_comb \vga_driver|Selector10~1 (
// Equation(s):
// \vga_driver|Selector10~1_combout  = (\vga_driver|LessThan11~0_combout  & ((\vga_driver|LessThan10~1_combout ) # ((\vga_driver|LessThan10~0_combout ) # (!\vga_driver|VGA_V_COUNT [4]))))

	.dataa(\vga_driver|LessThan11~0_combout ),
	.datab(\vga_driver|LessThan10~1_combout ),
	.datac(\vga_driver|LessThan10~0_combout ),
	.datad(\vga_driver|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector10~1 .lut_mask = 16'hA8AA;
defparam \vga_driver|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y41_N7
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_V_COUNT [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [4]));

// Location: LCFF_X67_Y41_N5
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_V_COUNT [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [3]));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW_17~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW_17~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW_17));
// synopsys translate_off
defparam \SW_17~I .input_async_reset = "none";
defparam \SW_17~I .input_power_up = "low";
defparam \SW_17~I .input_register_mode = "none";
defparam \SW_17~I .input_sync_reset = "none";
defparam \SW_17~I .oe_async_reset = "none";
defparam \SW_17~I .oe_power_up = "low";
defparam \SW_17~I .oe_register_mode = "none";
defparam \SW_17~I .oe_sync_reset = "none";
defparam \SW_17~I .operation_mode = "input";
defparam \SW_17~I .output_async_reset = "none";
defparam \SW_17~I .output_power_up = "low";
defparam \SW_17~I .output_register_mode = "none";
defparam \SW_17~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_4
cycloneii_pll \video_pll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\video_pll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \video_pll|altpll_component|pll .bandwidth = 0;
defparam \video_pll|altpll_component|pll .bandwidth_type = "low";
defparam \video_pll|altpll_component|pll .c0_high = 14;
defparam \video_pll|altpll_component|pll .c0_initial = 1;
defparam \video_pll|altpll_component|pll .c0_low = 14;
defparam \video_pll|altpll_component|pll .c0_mode = "even";
defparam \video_pll|altpll_component|pll .c0_ph = 0;
defparam \video_pll|altpll_component|pll .c1_high = 14;
defparam \video_pll|altpll_component|pll .c1_initial = 15;
defparam \video_pll|altpll_component|pll .c1_low = 14;
defparam \video_pll|altpll_component|pll .c1_mode = "even";
defparam \video_pll|altpll_component|pll .c1_ph = 0;
defparam \video_pll|altpll_component|pll .c2_mode = "bypass";
defparam \video_pll|altpll_component|pll .c2_ph = 0;
defparam \video_pll|altpll_component|pll .charge_pump_current = 80;
defparam \video_pll|altpll_component|pll .clk0_counter = "c0";
defparam \video_pll|altpll_component|pll .clk0_divide_by = 2;
defparam \video_pll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \video_pll|altpll_component|pll .clk0_multiply_by = 1;
defparam \video_pll|altpll_component|pll .clk0_phase_shift = "0";
defparam \video_pll|altpll_component|pll .clk1_counter = "c1";
defparam \video_pll|altpll_component|pll .clk1_divide_by = 2;
defparam \video_pll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \video_pll|altpll_component|pll .clk1_multiply_by = 1;
defparam \video_pll|altpll_component|pll .clk1_phase_shift = "20000";
defparam \video_pll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \video_pll|altpll_component|pll .clk2_phase_shift = "0";
defparam \video_pll|altpll_component|pll .compensate_clock = "clk0";
defparam \video_pll|altpll_component|pll .gate_lock_counter = 0;
defparam \video_pll|altpll_component|pll .gate_lock_signal = "no";
defparam \video_pll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \video_pll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \video_pll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \video_pll|altpll_component|pll .loop_filter_c = 3;
defparam \video_pll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \video_pll|altpll_component|pll .m = 14;
defparam \video_pll|altpll_component|pll .m_initial = 1;
defparam \video_pll|altpll_component|pll .m_ph = 0;
defparam \video_pll|altpll_component|pll .n = 1;
defparam \video_pll|altpll_component|pll .operation_mode = "normal";
defparam \video_pll|altpll_component|pll .pfd_max = 100000;
defparam \video_pll|altpll_component|pll .pfd_min = 2484;
defparam \video_pll|altpll_component|pll .pll_compensation_delay = 3751;
defparam \video_pll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \video_pll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \video_pll|altpll_component|pll .simulation_type = "timing";
defparam \video_pll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \video_pll|altpll_component|pll .vco_center = 1333;
defparam \video_pll|altpll_component|pll .vco_max = 2000;
defparam \video_pll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \video_pll|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\video_pll|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\video_pll|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \video_pll|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \video_pll|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \video_pll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\video_pll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\video_pll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \video_pll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \video_pll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[0]~11 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[0]~11_combout  = !\vga_driver|VGA_H_COUNT [0]
// \vga_driver|VGA_H_COUNT[0]~12  = CARRY(!\vga_driver|VGA_H_COUNT [0])

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|VGA_H_COUNT[0]~11_combout ),
	.cout(\vga_driver|VGA_H_COUNT[0]~12 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[0]~11 .lut_mask = 16'h3333;
defparam \vga_driver|VGA_H_COUNT[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneii_lcell_comb \vga_driver|Equal2~1 (
// Equation(s):
// \vga_driver|Equal2~1_combout  = (!\vga_driver|VGA_H_COUNT [2] & (!\vga_driver|VGA_H_COUNT [3] & (!\vga_driver|VGA_H_COUNT [1] & !\vga_driver|VGA_H_COUNT [0])))

	.dataa(\vga_driver|VGA_H_COUNT [2]),
	.datab(\vga_driver|VGA_H_COUNT [3]),
	.datac(\vga_driver|VGA_H_COUNT [1]),
	.datad(\vga_driver|VGA_H_COUNT [0]),
	.cin(gnd),
	.combout(\vga_driver|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Equal2~1 .lut_mask = 16'h0001;
defparam \vga_driver|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[5]~21 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[5]~21_combout  = (\vga_driver|VGA_H_COUNT [5] & ((GND) # (!\vga_driver|VGA_H_COUNT[4]~20 ))) # (!\vga_driver|VGA_H_COUNT [5] & (\vga_driver|VGA_H_COUNT[4]~20  $ (GND)))
// \vga_driver|VGA_H_COUNT[5]~22  = CARRY((\vga_driver|VGA_H_COUNT [5]) # (!\vga_driver|VGA_H_COUNT[4]~20 ))

	.dataa(\vga_driver|VGA_H_COUNT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[4]~20 ),
	.combout(\vga_driver|VGA_H_COUNT[5]~21_combout ),
	.cout(\vga_driver|VGA_H_COUNT[5]~22 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[5]~21 .lut_mask = 16'h5AAF;
defparam \vga_driver|VGA_H_COUNT[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N13
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[5]~21_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [5]));

// Location: LCCOMB_X74_Y46_N16
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[7]~26 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[7]~26_combout  = (\vga_driver|VGA_H_COUNT [7] & ((GND) # (!\vga_driver|VGA_H_COUNT[6]~25 ))) # (!\vga_driver|VGA_H_COUNT [7] & (\vga_driver|VGA_H_COUNT[6]~25  $ (GND)))
// \vga_driver|VGA_H_COUNT[7]~27  = CARRY((\vga_driver|VGA_H_COUNT [7]) # (!\vga_driver|VGA_H_COUNT[6]~25 ))

	.dataa(\vga_driver|VGA_H_COUNT [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[6]~25 ),
	.combout(\vga_driver|VGA_H_COUNT[7]~26_combout ),
	.cout(\vga_driver|VGA_H_COUNT[7]~27 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[7]~26 .lut_mask = 16'h5AAF;
defparam \vga_driver|VGA_H_COUNT[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N17
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[7]~26_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [7]));

// Location: LCCOMB_X75_Y46_N20
cycloneii_lcell_comb \vga_driver|Equal2~0 (
// Equation(s):
// \vga_driver|Equal2~0_combout  = (\vga_driver|VGA_H_COUNT [6] & (\vga_driver|VGA_H_COUNT [10] & (\vga_driver|VGA_H_COUNT [5] & \vga_driver|VGA_H_COUNT [7])))

	.dataa(\vga_driver|VGA_H_COUNT [6]),
	.datab(\vga_driver|VGA_H_COUNT [10]),
	.datac(\vga_driver|VGA_H_COUNT [5]),
	.datad(\vga_driver|VGA_H_COUNT [7]),
	.cin(gnd),
	.combout(\vga_driver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Equal2~0 .lut_mask = 16'h8000;
defparam \vga_driver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[9]~30 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[9]~30_combout  = (\vga_driver|VGA_H_COUNT [9] & ((GND) # (!\vga_driver|VGA_H_COUNT[8]~29 ))) # (!\vga_driver|VGA_H_COUNT [9] & (\vga_driver|VGA_H_COUNT[8]~29  $ (GND)))
// \vga_driver|VGA_H_COUNT[9]~31  = CARRY((\vga_driver|VGA_H_COUNT [9]) # (!\vga_driver|VGA_H_COUNT[8]~29 ))

	.dataa(\vga_driver|VGA_H_COUNT [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[8]~29 ),
	.combout(\vga_driver|VGA_H_COUNT[9]~30_combout ),
	.cout(\vga_driver|VGA_H_COUNT[9]~31 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[9]~30 .lut_mask = 16'h5AAF;
defparam \vga_driver|VGA_H_COUNT[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N21
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[9]~30_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [9]));

// Location: LCCOMB_X75_Y46_N10
cycloneii_lcell_comb \vga_driver|LessThan8~0 (
// Equation(s):
// \vga_driver|LessThan8~0_combout  = (\vga_driver|VGA_H_COUNT [10] & ((\vga_driver|VGA_H_COUNT [9]) # (\vga_driver|VGA_H_COUNT [8])))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [10]),
	.datac(\vga_driver|VGA_H_COUNT [9]),
	.datad(\vga_driver|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\vga_driver|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan8~0 .lut_mask = 16'hCCC0;
defparam \vga_driver|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N30
cycloneii_lcell_comb \vga_driver|LessThan8~1 (
// Equation(s):
// \vga_driver|LessThan8~1_combout  = (\vga_driver|LessThan8~0_combout ) # ((\vga_driver|Equal2~0_combout  & ((\vga_driver|VGA_H_COUNT [4]) # (!\vga_driver|Equal2~1_combout ))))

	.dataa(\vga_driver|VGA_H_COUNT [4]),
	.datab(\vga_driver|Equal2~1_combout ),
	.datac(\vga_driver|Equal2~0_combout ),
	.datad(\vga_driver|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan8~1 .lut_mask = 16'hFFB0;
defparam \vga_driver|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N14
cycloneii_lcell_comb \vga_driver|Equal2~2 (
// Equation(s):
// \vga_driver|Equal2~2_combout  = (!\vga_driver|VGA_H_COUNT [9] & !\vga_driver|VGA_H_COUNT [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_driver|VGA_H_COUNT [9]),
	.datad(\vga_driver|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\vga_driver|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Equal2~2 .lut_mask = 16'h000F;
defparam \vga_driver|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[4]~19 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[4]~19_combout  = (\vga_driver|VGA_H_COUNT [4] & (\vga_driver|VGA_H_COUNT[3]~18  & VCC)) # (!\vga_driver|VGA_H_COUNT [4] & (!\vga_driver|VGA_H_COUNT[3]~18 ))
// \vga_driver|VGA_H_COUNT[4]~20  = CARRY((!\vga_driver|VGA_H_COUNT [4] & !\vga_driver|VGA_H_COUNT[3]~18 ))

	.dataa(\vga_driver|VGA_H_COUNT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[3]~18 ),
	.combout(\vga_driver|VGA_H_COUNT[4]~19_combout ),
	.cout(\vga_driver|VGA_H_COUNT[4]~20 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[4]~19 .lut_mask = 16'hA505;
defparam \vga_driver|VGA_H_COUNT[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N11
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[4]~19_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [4]));

// Location: LCCOMB_X75_Y46_N4
cycloneii_lcell_comb \vga_driver|LessThan7~1 (
// Equation(s):
// \vga_driver|LessThan7~1_combout  = (((!\vga_driver|VGA_H_COUNT [4]) # (!\vga_driver|VGA_H_COUNT [5])) # (!\vga_driver|VGA_H_COUNT [7])) # (!\vga_driver|VGA_H_COUNT [6])

	.dataa(\vga_driver|VGA_H_COUNT [6]),
	.datab(\vga_driver|VGA_H_COUNT [7]),
	.datac(\vga_driver|VGA_H_COUNT [5]),
	.datad(\vga_driver|VGA_H_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan7~1 .lut_mask = 16'h7FFF;
defparam \vga_driver|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N22
cycloneii_lcell_comb \vga_driver|LessThan7~2 (
// Equation(s):
// \vga_driver|LessThan7~2_combout  = ((\vga_driver|Equal2~2_combout  & ((\vga_driver|LessThan7~0_combout ) # (\vga_driver|LessThan7~1_combout )))) # (!\vga_driver|VGA_H_COUNT [10])

	.dataa(\vga_driver|LessThan7~0_combout ),
	.datab(\vga_driver|Equal2~2_combout ),
	.datac(\vga_driver|LessThan7~1_combout ),
	.datad(\vga_driver|VGA_H_COUNT [10]),
	.cin(gnd),
	.combout(\vga_driver|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan7~2 .lut_mask = 16'hC8FF;
defparam \vga_driver|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneii_lcell_comb \vga_driver|LessThan6~2 (
// Equation(s):
// \vga_driver|LessThan6~2_combout  = (\vga_driver|VGA_H_COUNT [6] & (\vga_driver|VGA_H_COUNT [4] & ((\vga_driver|VGA_H_COUNT [2]) # (\vga_driver|VGA_H_COUNT [3]))))

	.dataa(\vga_driver|VGA_H_COUNT [2]),
	.datab(\vga_driver|VGA_H_COUNT [3]),
	.datac(\vga_driver|VGA_H_COUNT [6]),
	.datad(\vga_driver|VGA_H_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan6~2 .lut_mask = 16'hE000;
defparam \vga_driver|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N18
cycloneii_lcell_comb \vga_driver|LessThan6~1 (
// Equation(s):
// \vga_driver|LessThan6~1_combout  = (\vga_driver|VGA_H_COUNT [5] & (\vga_driver|VGA_H_COUNT [10] & (\vga_driver|VGA_H_COUNT [9] & \vga_driver|VGA_H_COUNT [8])))

	.dataa(\vga_driver|VGA_H_COUNT [5]),
	.datab(\vga_driver|VGA_H_COUNT [10]),
	.datac(\vga_driver|VGA_H_COUNT [9]),
	.datad(\vga_driver|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\vga_driver|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan6~1 .lut_mask = 16'h8000;
defparam \vga_driver|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneii_lcell_comb \vga_driver|Selector6~0 (
// Equation(s):
// \vga_driver|Selector6~0_combout  = (\vga_driver|VGA_H_STATE.BACK~regout  & ((\vga_driver|LessThan6~0_combout ) # ((\vga_driver|LessThan6~1_combout  & \vga_driver|LessThan6~2_combout ))))

	.dataa(\vga_driver|LessThan6~0_combout ),
	.datab(\vga_driver|LessThan6~1_combout ),
	.datac(\vga_driver|LessThan6~2_combout ),
	.datad(\vga_driver|VGA_H_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\vga_driver|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector6~0 .lut_mask = 16'hEA00;
defparam \vga_driver|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N8
cycloneii_lcell_comb \vga_driver|VGA_H_STATE.IDLE~feeder (
// Equation(s):
// \vga_driver|VGA_H_STATE.IDLE~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|VGA_H_STATE.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_H_STATE.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \vga_driver|VGA_H_STATE.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y46_N9
cycloneii_lcell_ff \vga_driver|VGA_H_STATE.IDLE (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_STATE.IDLE~feeder_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_STATE.IDLE~regout ));

// Location: LCCOMB_X75_Y46_N28
cycloneii_lcell_comb \vga_driver|Selector6~1 (
// Equation(s):
// \vga_driver|Selector6~1_combout  = (\vga_driver|Selector6~0_combout ) # (((\vga_driver|VGA_H_STATE.FRONT~regout  & !\vga_driver|LessThan8~1_combout )) # (!\vga_driver|VGA_H_STATE.IDLE~regout ))

	.dataa(\vga_driver|VGA_H_STATE.FRONT~regout ),
	.datab(\vga_driver|Selector6~0_combout ),
	.datac(\vga_driver|VGA_H_STATE.IDLE~regout ),
	.datad(\vga_driver|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector6~1 .lut_mask = 16'hCFEF;
defparam \vga_driver|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y46_N29
cycloneii_lcell_ff \vga_driver|VGA_H_STATE.BACK (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_STATE.BACK~regout ));

// Location: LCCOMB_X75_Y46_N26
cycloneii_lcell_comb \vga_driver|Selector7~0 (
// Equation(s):
// \vga_driver|Selector7~0_combout  = (!\vga_driver|LessThan6~0_combout  & (\vga_driver|VGA_H_STATE.BACK~regout  & ((!\vga_driver|LessThan6~2_combout ) # (!\vga_driver|LessThan6~1_combout ))))

	.dataa(\vga_driver|LessThan6~1_combout ),
	.datab(\vga_driver|LessThan6~0_combout ),
	.datac(\vga_driver|LessThan6~2_combout ),
	.datad(\vga_driver|VGA_H_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\vga_driver|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector7~0 .lut_mask = 16'h1300;
defparam \vga_driver|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N0
cycloneii_lcell_comb \vga_driver|Selector7~1 (
// Equation(s):
// \vga_driver|Selector7~1_combout  = (\vga_driver|Selector7~0_combout ) # ((!\vga_driver|LessThan7~2_combout  & \vga_driver|VGA_H_STATE.DISP~regout ))

	.dataa(vcc),
	.datab(\vga_driver|LessThan7~2_combout ),
	.datac(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datad(\vga_driver|Selector7~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector7~1 .lut_mask = 16'hFF30;
defparam \vga_driver|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y46_N1
cycloneii_lcell_ff \vga_driver|VGA_H_STATE.DISP (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_STATE.DISP~regout ));

// Location: LCCOMB_X75_Y46_N12
cycloneii_lcell_comb \vga_driver|Selector8~0 (
// Equation(s):
// \vga_driver|Selector8~0_combout  = (\vga_driver|LessThan7~2_combout  & ((\vga_driver|VGA_H_STATE.DISP~regout ) # ((\vga_driver|LessThan8~1_combout  & \vga_driver|VGA_H_STATE.FRONT~regout )))) # (!\vga_driver|LessThan7~2_combout  & 
// (\vga_driver|LessThan8~1_combout  & (\vga_driver|VGA_H_STATE.FRONT~regout )))

	.dataa(\vga_driver|LessThan7~2_combout ),
	.datab(\vga_driver|LessThan8~1_combout ),
	.datac(\vga_driver|VGA_H_STATE.FRONT~regout ),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector8~0 .lut_mask = 16'hEAC0;
defparam \vga_driver|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y46_N13
cycloneii_lcell_ff \vga_driver|VGA_H_STATE.FRONT (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_STATE.FRONT~regout ));

// Location: LCCOMB_X74_Y46_N28
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[1]~23 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[1]~23_combout  = (\vga_driver|VGA_H_STATE.FRONT~regout  & ((\vga_driver|Selector6~0_combout ) # ((!\vga_driver|LessThan8~1_combout ) # (!\vga_driver|VGA_H_STATE.IDLE~regout ))))

	.dataa(\vga_driver|Selector6~0_combout ),
	.datab(\vga_driver|VGA_H_STATE.FRONT~regout ),
	.datac(\vga_driver|VGA_H_STATE.IDLE~regout ),
	.datad(\vga_driver|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[1]~23 .lut_mask = 16'h8CCC;
defparam \vga_driver|VGA_H_COUNT[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y46_N3
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[0]~11_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [0]));

// Location: LCCOMB_X74_Y46_N4
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[1]~13 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[1]~13_combout  = (\vga_driver|VGA_H_COUNT [1] & ((GND) # (!\vga_driver|VGA_H_COUNT[0]~12 ))) # (!\vga_driver|VGA_H_COUNT [1] & (\vga_driver|VGA_H_COUNT[0]~12  $ (GND)))
// \vga_driver|VGA_H_COUNT[1]~14  = CARRY((\vga_driver|VGA_H_COUNT [1]) # (!\vga_driver|VGA_H_COUNT[0]~12 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[0]~12 ),
	.combout(\vga_driver|VGA_H_COUNT[1]~13_combout ),
	.cout(\vga_driver|VGA_H_COUNT[1]~14 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[1]~13 .lut_mask = 16'h3CCF;
defparam \vga_driver|VGA_H_COUNT[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N5
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[1]~13_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [1]));

// Location: LCCOMB_X74_Y46_N8
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[3]~17 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[3]~17_combout  = (\vga_driver|VGA_H_COUNT [3] & ((GND) # (!\vga_driver|VGA_H_COUNT[2]~16 ))) # (!\vga_driver|VGA_H_COUNT [3] & (\vga_driver|VGA_H_COUNT[2]~16  $ (GND)))
// \vga_driver|VGA_H_COUNT[3]~18  = CARRY((\vga_driver|VGA_H_COUNT [3]) # (!\vga_driver|VGA_H_COUNT[2]~16 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[2]~16 ),
	.combout(\vga_driver|VGA_H_COUNT[3]~17_combout ),
	.cout(\vga_driver|VGA_H_COUNT[3]~18 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[3]~17 .lut_mask = 16'h3CCF;
defparam \vga_driver|VGA_H_COUNT[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N9
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[3]~17_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [3]));

// Location: LCCOMB_X74_Y46_N14
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[6]~24 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[6]~24_combout  = (\vga_driver|VGA_H_COUNT [6] & (\vga_driver|VGA_H_COUNT[5]~22  & VCC)) # (!\vga_driver|VGA_H_COUNT [6] & (!\vga_driver|VGA_H_COUNT[5]~22 ))
// \vga_driver|VGA_H_COUNT[6]~25  = CARRY((!\vga_driver|VGA_H_COUNT [6] & !\vga_driver|VGA_H_COUNT[5]~22 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[5]~22 ),
	.combout(\vga_driver|VGA_H_COUNT[6]~24_combout ),
	.cout(\vga_driver|VGA_H_COUNT[6]~25 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[6]~24 .lut_mask = 16'hC303;
defparam \vga_driver|VGA_H_COUNT[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N15
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[6]~24_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [6]));

// Location: LCCOMB_X74_Y46_N18
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[8]~28 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[8]~28_combout  = (\vga_driver|VGA_H_COUNT [8] & (\vga_driver|VGA_H_COUNT[7]~27  & VCC)) # (!\vga_driver|VGA_H_COUNT [8] & (!\vga_driver|VGA_H_COUNT[7]~27 ))
// \vga_driver|VGA_H_COUNT[8]~29  = CARRY((!\vga_driver|VGA_H_COUNT [8] & !\vga_driver|VGA_H_COUNT[7]~27 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_COUNT [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_H_COUNT[7]~27 ),
	.combout(\vga_driver|VGA_H_COUNT[8]~28_combout ),
	.cout(\vga_driver|VGA_H_COUNT[8]~29 ));
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[8]~28 .lut_mask = 16'hC303;
defparam \vga_driver|VGA_H_COUNT[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N19
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[8]~28_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [8]));

// Location: LCCOMB_X74_Y46_N22
cycloneii_lcell_comb \vga_driver|VGA_H_COUNT[10]~32 (
// Equation(s):
// \vga_driver|VGA_H_COUNT[10]~32_combout  = \vga_driver|VGA_H_COUNT[9]~31  $ (!\vga_driver|VGA_H_COUNT [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_COUNT [10]),
	.cin(\vga_driver|VGA_H_COUNT[9]~31 ),
	.combout(\vga_driver|VGA_H_COUNT[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_H_COUNT[10]~32 .lut_mask = 16'hF00F;
defparam \vga_driver|VGA_H_COUNT[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X74_Y46_N23
cycloneii_lcell_ff \vga_driver|VGA_H_COUNT[10] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_H_COUNT[10]~32_combout ),
	.sdata(vcc),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(\vga_driver|VGA_H_COUNT[1]~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_COUNT [10]));

// Location: LCCOMB_X75_Y46_N2
cycloneii_lcell_comb \vga_driver|LessThan6~0 (
// Equation(s):
// \vga_driver|LessThan6~0_combout  = (\vga_driver|VGA_H_COUNT [7] & (\vga_driver|VGA_H_COUNT [10] & (\vga_driver|VGA_H_COUNT [9] & \vga_driver|VGA_H_COUNT [8])))

	.dataa(\vga_driver|VGA_H_COUNT [7]),
	.datab(\vga_driver|VGA_H_COUNT [10]),
	.datac(\vga_driver|VGA_H_COUNT [9]),
	.datad(\vga_driver|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\vga_driver|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan6~0 .lut_mask = 16'h8000;
defparam \vga_driver|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N24
cycloneii_lcell_comb \vga_driver|VGA_HSYNC~0 (
// Equation(s):
// \vga_driver|VGA_HSYNC~0_combout  = (\vga_driver|LessThan6~0_combout  & (\vga_driver|VGA_H_STATE.BACK~regout  & ((\vga_driver|VGA_H_COUNT [6]) # (\vga_driver|VGA_H_COUNT [5]))))

	.dataa(\vga_driver|VGA_H_COUNT [6]),
	.datab(\vga_driver|LessThan6~0_combout ),
	.datac(\vga_driver|VGA_H_COUNT [5]),
	.datad(\vga_driver|VGA_H_STATE.BACK~regout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_HSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_HSYNC~0 .lut_mask = 16'hC800;
defparam \vga_driver|VGA_HSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y46_N25
cycloneii_lcell_ff \vga_driver|VGA_HSYNC (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_HSYNC~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_HSYNC~regout ));

// Location: LCCOMB_X68_Y44_N16
cycloneii_lcell_comb \vga_driver|Add7~8 (
// Equation(s):
// \vga_driver|Add7~8_combout  = (\vga_driver|VGA_V_COUNT [4] & (\vga_driver|Add7~7  $ (GND))) # (!\vga_driver|VGA_V_COUNT [4] & (!\vga_driver|Add7~7  & VCC))
// \vga_driver|Add7~9  = CARRY((\vga_driver|VGA_V_COUNT [4] & !\vga_driver|Add7~7 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~7 ),
	.combout(\vga_driver|Add7~8_combout ),
	.cout(\vga_driver|Add7~9 ));
// synopsys translate_off
defparam \vga_driver|Add7~8 .lut_mask = 16'hC30C;
defparam \vga_driver|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneii_lcell_comb \vga_driver|Add7~10 (
// Equation(s):
// \vga_driver|Add7~10_combout  = (\vga_driver|VGA_V_COUNT [5] & ((\vga_driver|Add7~9 ) # (GND))) # (!\vga_driver|VGA_V_COUNT [5] & (!\vga_driver|Add7~9 ))
// \vga_driver|Add7~11  = CARRY((\vga_driver|VGA_V_COUNT [5]) # (!\vga_driver|Add7~9 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~9 ),
	.combout(\vga_driver|Add7~10_combout ),
	.cout(\vga_driver|Add7~11 ));
// synopsys translate_off
defparam \vga_driver|Add7~10 .lut_mask = 16'hC3CF;
defparam \vga_driver|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneii_lcell_comb \vga_driver|Selector18~0 (
// Equation(s):
// \vga_driver|Selector18~0_combout  = ((\vga_driver|VGA_V_STATE.FRONT~regout  & ((\vga_driver|Selector9~0_combout ) # (!\vga_driver|LessThan11~2_combout )))) # (!\vga_driver|Add7~10_combout )

	.dataa(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datab(\vga_driver|Add7~10_combout ),
	.datac(\vga_driver|LessThan11~2_combout ),
	.datad(\vga_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector18~0 .lut_mask = 16'hBB3B;
defparam \vga_driver|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N16
cycloneii_lcell_comb \vga_driver|Equal2~3 (
// Equation(s):
// \vga_driver|Equal2~3_combout  = (\vga_driver|Equal2~0_combout  & (\vga_driver|Equal2~1_combout  & (\vga_driver|Equal2~2_combout  & !\vga_driver|VGA_H_COUNT [4])))

	.dataa(\vga_driver|Equal2~0_combout ),
	.datab(\vga_driver|Equal2~1_combout ),
	.datac(\vga_driver|Equal2~2_combout ),
	.datad(\vga_driver|VGA_H_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Equal2~3 .lut_mask = 16'h0080;
defparam \vga_driver|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y44_N1
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [5]));

// Location: LCCOMB_X68_Y44_N20
cycloneii_lcell_comb \vga_driver|Add7~12 (
// Equation(s):
// \vga_driver|Add7~12_combout  = (\vga_driver|VGA_V_COUNT [6] & (\vga_driver|Add7~11  $ (GND))) # (!\vga_driver|VGA_V_COUNT [6] & (!\vga_driver|Add7~11  & VCC))
// \vga_driver|Add7~13  = CARRY((\vga_driver|VGA_V_COUNT [6] & !\vga_driver|Add7~11 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~11 ),
	.combout(\vga_driver|Add7~12_combout ),
	.cout(\vga_driver|Add7~13 ));
// synopsys translate_off
defparam \vga_driver|Add7~12 .lut_mask = 16'hC30C;
defparam \vga_driver|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneii_lcell_comb \vga_driver|Selector17~0 (
// Equation(s):
// \vga_driver|Selector17~0_combout  = (\vga_driver|Add7~12_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datab(\vga_driver|LessThan11~2_combout ),
	.datac(\vga_driver|Add7~12_combout ),
	.datad(\vga_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector17~0 .lut_mask = 16'h50D0;
defparam \vga_driver|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y44_N31
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [6]));

// Location: LCCOMB_X68_Y44_N22
cycloneii_lcell_comb \vga_driver|Add7~14 (
// Equation(s):
// \vga_driver|Add7~14_combout  = (\vga_driver|VGA_V_COUNT [7] & (!\vga_driver|Add7~13 )) # (!\vga_driver|VGA_V_COUNT [7] & ((\vga_driver|Add7~13 ) # (GND)))
// \vga_driver|Add7~15  = CARRY((!\vga_driver|Add7~13 ) # (!\vga_driver|VGA_V_COUNT [7]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~13 ),
	.combout(\vga_driver|Add7~14_combout ),
	.cout(\vga_driver|Add7~15 ));
// synopsys translate_off
defparam \vga_driver|Add7~14 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneii_lcell_comb \vga_driver|Selector16~0 (
// Equation(s):
// \vga_driver|Selector16~0_combout  = (\vga_driver|Add7~14_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datab(\vga_driver|Add7~14_combout ),
	.datac(\vga_driver|LessThan11~2_combout ),
	.datad(\vga_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector16~0 .lut_mask = 16'h44C4;
defparam \vga_driver|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y44_N5
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [7]));

// Location: LCCOMB_X68_Y44_N24
cycloneii_lcell_comb \vga_driver|Add7~16 (
// Equation(s):
// \vga_driver|Add7~16_combout  = (\vga_driver|VGA_V_COUNT [8] & (\vga_driver|Add7~15  $ (GND))) # (!\vga_driver|VGA_V_COUNT [8] & (!\vga_driver|Add7~15  & VCC))
// \vga_driver|Add7~17  = CARRY((\vga_driver|VGA_V_COUNT [8] & !\vga_driver|Add7~15 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~15 ),
	.combout(\vga_driver|Add7~16_combout ),
	.cout(\vga_driver|Add7~17 ));
// synopsys translate_off
defparam \vga_driver|Add7~16 .lut_mask = 16'hC30C;
defparam \vga_driver|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneii_lcell_comb \vga_driver|Selector15~0 (
// Equation(s):
// \vga_driver|Selector15~0_combout  = (\vga_driver|Add7~16_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datab(\vga_driver|LessThan11~2_combout ),
	.datac(\vga_driver|Add7~16_combout ),
	.datad(\vga_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector15~0 .lut_mask = 16'h50D0;
defparam \vga_driver|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y44_N3
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [8]));

// Location: LCCOMB_X68_Y44_N28
cycloneii_lcell_comb \vga_driver|Add7~20 (
// Equation(s):
// \vga_driver|Add7~20_combout  = \vga_driver|VGA_V_COUNT [10] $ (!\vga_driver|Add7~19 )

	.dataa(\vga_driver|VGA_V_COUNT [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add7~19 ),
	.combout(\vga_driver|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add7~20 .lut_mask = 16'hA5A5;
defparam \vga_driver|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneii_lcell_comb \vga_driver|Selector13~0 (
// Equation(s):
// \vga_driver|Selector13~0_combout  = (\vga_driver|Add7~20_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|LessThan11~2_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector13~0 .lut_mask = 16'h3B00;
defparam \vga_driver|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N27
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[10] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [10]));

// Location: LCCOMB_X67_Y44_N0
cycloneii_lcell_comb \vga_driver|LessThan9~0 (
// Equation(s):
// \vga_driver|LessThan9~0_combout  = (!\vga_driver|VGA_V_COUNT [8] & (!\vga_driver|VGA_V_COUNT [6] & (!\vga_driver|VGA_V_COUNT [10] & !\vga_driver|VGA_V_COUNT [7])))

	.dataa(\vga_driver|VGA_V_COUNT [8]),
	.datab(\vga_driver|VGA_V_COUNT [6]),
	.datac(\vga_driver|VGA_V_COUNT [10]),
	.datad(\vga_driver|VGA_V_COUNT [7]),
	.cin(gnd),
	.combout(\vga_driver|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan9~0 .lut_mask = 16'h0001;
defparam \vga_driver|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneii_lcell_comb \vga_driver|LessThan11~0 (
// Equation(s):
// \vga_driver|LessThan11~0_combout  = (!\vga_driver|VGA_V_COUNT [9] & !\vga_driver|VGA_V_COUNT [10])

	.dataa(\vga_driver|VGA_V_COUNT [9]),
	.datab(vcc),
	.datac(\vga_driver|VGA_V_COUNT [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan11~0 .lut_mask = 16'h0505;
defparam \vga_driver|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneii_lcell_comb \vga_driver|LessThan11~2 (
// Equation(s):
// \vga_driver|LessThan11~2_combout  = (\vga_driver|LessThan11~0_combout ) # ((\vga_driver|LessThan11~1_combout  & (\vga_driver|LessThan9~0_combout  & \vga_driver|LessThan10~0_combout )))

	.dataa(\vga_driver|LessThan11~1_combout ),
	.datab(\vga_driver|LessThan9~0_combout ),
	.datac(\vga_driver|LessThan10~0_combout ),
	.datad(\vga_driver|LessThan11~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|LessThan11~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan11~2 .lut_mask = 16'hFF80;
defparam \vga_driver|LessThan11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneii_lcell_comb \vga_driver|Selector20~0 (
// Equation(s):
// \vga_driver|Selector20~0_combout  = (\vga_driver|Add7~6_combout  & (((!\vga_driver|Selector9~0_combout  & \vga_driver|LessThan11~2_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|Add7~6_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector20~0 .lut_mask = 16'h2A22;
defparam \vga_driver|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N21
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [3]));

// Location: LCCOMB_X69_Y44_N0
cycloneii_lcell_comb \vga_driver|Selector22~0 (
// Equation(s):
// \vga_driver|Selector22~0_combout  = (\vga_driver|Add7~2_combout  & (((!\vga_driver|Selector9~0_combout  & \vga_driver|LessThan11~2_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|Add7~2_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector22~0 .lut_mask = 16'h2A22;
defparam \vga_driver|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N1
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [1]));

// Location: LCCOMB_X69_Y44_N12
cycloneii_lcell_comb \vga_driver|Selector23~0 (
// Equation(s):
// \vga_driver|Selector23~0_combout  = (\vga_driver|Add7~0_combout  & (((!\vga_driver|Selector9~0_combout  & \vga_driver|LessThan11~2_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|Add7~0_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector23~0 .lut_mask = 16'h2A22;
defparam \vga_driver|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N13
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [0]));

// Location: LCCOMB_X69_Y44_N18
cycloneii_lcell_comb \vga_driver|Selector19~0 (
// Equation(s):
// \vga_driver|Selector19~0_combout  = (\vga_driver|Add7~8_combout  & (((\vga_driver|LessThan11~2_combout  & !\vga_driver|Selector9~0_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|LessThan11~2_combout ),
	.datab(\vga_driver|Add7~8_combout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.cin(gnd),
	.combout(\vga_driver|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector19~0 .lut_mask = 16'h08CC;
defparam \vga_driver|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N19
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [4]));

// Location: LCCOMB_X69_Y44_N24
cycloneii_lcell_comb \vga_driver|Selector9~0 (
// Equation(s):
// \vga_driver|Selector9~0_combout  = (\vga_driver|LessThan9~1_combout  & (\vga_driver|VGA_V_STATE.BACK~regout  & ((\vga_driver|LessThan10~0_combout ) # (!\vga_driver|VGA_V_COUNT [4]))))

	.dataa(\vga_driver|LessThan9~1_combout ),
	.datab(\vga_driver|VGA_V_STATE.BACK~regout ),
	.datac(\vga_driver|LessThan10~0_combout ),
	.datad(\vga_driver|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector9~0 .lut_mask = 16'h8088;
defparam \vga_driver|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneii_lcell_comb \vga_driver|Selector21~0 (
// Equation(s):
// \vga_driver|Selector21~0_combout  = (\vga_driver|Add7~4_combout  & (((!\vga_driver|Selector9~0_combout  & \vga_driver|LessThan11~2_combout )) # (!\vga_driver|VGA_V_STATE.FRONT~regout )))

	.dataa(\vga_driver|Add7~4_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~0_combout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector21~0 .lut_mask = 16'h2A22;
defparam \vga_driver|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N15
cycloneii_lcell_ff \vga_driver|VGA_V_COUNT[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_COUNT [2]));

// Location: LCCOMB_X69_Y44_N6
cycloneii_lcell_comb \vga_driver|LessThan10~0 (
// Equation(s):
// \vga_driver|LessThan10~0_combout  = (((!\vga_driver|VGA_V_COUNT [1]) # (!\vga_driver|VGA_V_COUNT [3])) # (!\vga_driver|VGA_V_COUNT [2])) # (!\vga_driver|VGA_V_COUNT [0])

	.dataa(\vga_driver|VGA_V_COUNT [0]),
	.datab(\vga_driver|VGA_V_COUNT [2]),
	.datac(\vga_driver|VGA_V_COUNT [3]),
	.datad(\vga_driver|VGA_V_COUNT [1]),
	.cin(gnd),
	.combout(\vga_driver|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|LessThan10~0 .lut_mask = 16'h7FFF;
defparam \vga_driver|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneii_lcell_comb \vga_driver|Selector10~0 (
// Equation(s):
// \vga_driver|Selector10~0_combout  = (\vga_driver|VGA_V_STATE.BACK~regout  & (((!\vga_driver|LessThan10~0_combout  & \vga_driver|VGA_V_COUNT [4])) # (!\vga_driver|LessThan9~1_combout )))

	.dataa(\vga_driver|LessThan9~1_combout ),
	.datab(\vga_driver|VGA_V_STATE.BACK~regout ),
	.datac(\vga_driver|LessThan10~0_combout ),
	.datad(\vga_driver|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector10~0 .lut_mask = 16'h4C44;
defparam \vga_driver|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneii_lcell_comb \vga_driver|Selector10~2 (
// Equation(s):
// \vga_driver|Selector10~2_combout  = (!\vga_driver|Selector10~0_combout  & ((\vga_driver|VGA_V_STATE.DISP~regout ) # (!\vga_driver|Selector10~1_combout )))

	.dataa(\vga_driver|Selector10~1_combout ),
	.datab(vcc),
	.datac(\vga_driver|VGA_V_STATE.DISP~regout ),
	.datad(\vga_driver|Selector10~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector10~2 .lut_mask = 16'h00F5;
defparam \vga_driver|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N29
cycloneii_lcell_ff \vga_driver|VGA_V_STATE.DISP (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector10~2_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_STATE.DISP~regout ));

// Location: LCCOMB_X69_Y44_N2
cycloneii_lcell_comb \vga_driver|Selector11~0 (
// Equation(s):
// \vga_driver|Selector11~0_combout  = (\vga_driver|Selector10~1_combout  & (((\vga_driver|VGA_V_STATE.FRONT~regout  & \vga_driver|LessThan11~2_combout )))) # (!\vga_driver|Selector10~1_combout  & (((\vga_driver|VGA_V_STATE.FRONT~regout  & 
// \vga_driver|LessThan11~2_combout )) # (!\vga_driver|VGA_V_STATE.DISP~regout )))

	.dataa(\vga_driver|Selector10~1_combout ),
	.datab(\vga_driver|VGA_V_STATE.DISP~regout ),
	.datac(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector11~0 .lut_mask = 16'hF111;
defparam \vga_driver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N3
cycloneii_lcell_ff \vga_driver|VGA_V_STATE.FRONT (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_STATE.FRONT~regout ));

// Location: LCCOMB_X69_Y44_N4
cycloneii_lcell_comb \vga_driver|Selector9~1 (
// Equation(s):
// \vga_driver|Selector9~1_combout  = (\vga_driver|VGA_V_STATE.BACK~regout  & ((\vga_driver|LessThan10~0_combout ) # (!\vga_driver|VGA_V_COUNT [4])))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_STATE.BACK~regout ),
	.datac(\vga_driver|LessThan10~0_combout ),
	.datad(\vga_driver|VGA_V_COUNT [4]),
	.cin(gnd),
	.combout(\vga_driver|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector9~1 .lut_mask = 16'hC0CC;
defparam \vga_driver|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneii_lcell_comb \vga_driver|Selector9~2 (
// Equation(s):
// \vga_driver|Selector9~2_combout  = (\vga_driver|LessThan9~1_combout  & ((\vga_driver|Selector9~1_combout ) # ((\vga_driver|VGA_V_STATE.FRONT~regout  & !\vga_driver|LessThan11~2_combout )))) # (!\vga_driver|LessThan9~1_combout  & 
// (\vga_driver|VGA_V_STATE.FRONT~regout  & ((!\vga_driver|LessThan11~2_combout ))))

	.dataa(\vga_driver|LessThan9~1_combout ),
	.datab(\vga_driver|VGA_V_STATE.FRONT~regout ),
	.datac(\vga_driver|Selector9~1_combout ),
	.datad(\vga_driver|LessThan11~2_combout ),
	.cin(gnd),
	.combout(\vga_driver|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector9~2 .lut_mask = 16'hA0EC;
defparam \vga_driver|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N31
cycloneii_lcell_ff \vga_driver|VGA_V_STATE.BACK (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector9~2_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_driver|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_STATE.BACK~regout ));

// Location: LCCOMB_X75_Y46_N6
cycloneii_lcell_comb \vga_driver|VGA_VSYNC~1 (
// Equation(s):
// \vga_driver|VGA_VSYNC~1_combout  = (!\vga_driver|VGA_H_COUNT [9] & (((!\vga_driver|VGA_H_COUNT [8]) # (!\vga_driver|VGA_H_COUNT [7])) # (!\vga_driver|VGA_H_COUNT [6])))

	.dataa(\vga_driver|VGA_H_COUNT [6]),
	.datab(\vga_driver|VGA_H_COUNT [7]),
	.datac(\vga_driver|VGA_H_COUNT [9]),
	.datad(\vga_driver|VGA_H_COUNT [8]),
	.cin(gnd),
	.combout(\vga_driver|VGA_VSYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_VSYNC~1 .lut_mask = 16'h070F;
defparam \vga_driver|VGA_VSYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneii_lcell_comb \vga_driver|VGA_VSYNC~2 (
// Equation(s):
// \vga_driver|VGA_VSYNC~2_combout  = (\vga_driver|VGA_V_COUNT [0]) # (((\vga_driver|VGA_VSYNC~1_combout  & !\vga_driver|VGA_H_COUNT [10])) # (!\vga_driver|VGA_V_STATE.BACK~regout ))

	.dataa(\vga_driver|VGA_V_COUNT [0]),
	.datab(\vga_driver|VGA_V_STATE.BACK~regout ),
	.datac(\vga_driver|VGA_VSYNC~1_combout ),
	.datad(\vga_driver|VGA_H_COUNT [10]),
	.cin(gnd),
	.combout(\vga_driver|VGA_VSYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_VSYNC~2 .lut_mask = 16'hBBFB;
defparam \vga_driver|VGA_VSYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneii_lcell_comb \vga_driver|VGA_VSYNC~0 (
// Equation(s):
// \vga_driver|VGA_VSYNC~0_combout  = (\vga_driver|VGA_V_COUNT [3]) # ((\vga_driver|VGA_V_COUNT [4]) # ((\vga_driver|VGA_V_COUNT [2]) # (\vga_driver|VGA_V_COUNT [1])))

	.dataa(\vga_driver|VGA_V_COUNT [3]),
	.datab(\vga_driver|VGA_V_COUNT [4]),
	.datac(\vga_driver|VGA_V_COUNT [2]),
	.datad(\vga_driver|VGA_V_COUNT [1]),
	.cin(gnd),
	.combout(\vga_driver|VGA_VSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_VSYNC~0 .lut_mask = 16'hFFFE;
defparam \vga_driver|VGA_VSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneii_lcell_comb \vga_driver|VGA_VSYNC~3 (
// Equation(s):
// \vga_driver|VGA_VSYNC~3_combout  = (\vga_driver|LessThan9~1_combout  & (!\vga_driver|VGA_VSYNC~2_combout  & !\vga_driver|VGA_VSYNC~0_combout ))

	.dataa(\vga_driver|LessThan9~1_combout ),
	.datab(vcc),
	.datac(\vga_driver|VGA_VSYNC~2_combout ),
	.datad(\vga_driver|VGA_VSYNC~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_VSYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_VSYNC~3 .lut_mask = 16'h000A;
defparam \vga_driver|VGA_VSYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y44_N9
cycloneii_lcell_ff \vga_driver|VGA_VSYNC (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_VSYNC~3_combout ),
	.sdata(gnd),
	.aclr(!\SW_17~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_VSYNC~regout ));

// Location: LCCOMB_X61_Y42_N24
cycloneii_lcell_comb \vga_driver|always4~0 (
// Equation(s):
// \vga_driver|always4~0_combout  = (!\vga_driver|VGA_V_STATE.DISP~regout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_STATE.DISP~regout ),
	.datac(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|always4~0 .lut_mask = 16'h3030;
defparam \vga_driver|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneii_lcell_comb \vga_driver|VGA_BLANK~feeder (
// Equation(s):
// \vga_driver|VGA_BLANK~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N25
cycloneii_lcell_ff \vga_driver|VGA_BLANK (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_BLANK~regout ));

// Location: LCCOMB_X57_Y50_N18
cycloneii_lcell_comb \vga_driver|VGA_R[0]~feeder (
// Equation(s):
// \vga_driver|VGA_R[0]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N19
cycloneii_lcell_ff \vga_driver|VGA_R[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [0]));

// Location: LCCOMB_X63_Y41_N8
cycloneii_lcell_comb \vga_driver|VGA_R[1]~feeder (
// Equation(s):
// \vga_driver|VGA_R[1]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N9
cycloneii_lcell_ff \vga_driver|VGA_R[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [1]));

// Location: LCCOMB_X57_Y50_N4
cycloneii_lcell_comb \vga_driver|VGA_R[2]~feeder (
// Equation(s):
// \vga_driver|VGA_R[2]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N5
cycloneii_lcell_ff \vga_driver|VGA_R[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [2]));

// Location: LCCOMB_X57_Y50_N14
cycloneii_lcell_comb \vga_driver|VGA_R[3]~feeder (
// Equation(s):
// \vga_driver|VGA_R[3]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N15
cycloneii_lcell_ff \vga_driver|VGA_R[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [3]));

// Location: LCCOMB_X57_Y50_N8
cycloneii_lcell_comb \vga_driver|VGA_R[4]~feeder (
// Equation(s):
// \vga_driver|VGA_R[4]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N9
cycloneii_lcell_ff \vga_driver|VGA_R[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [4]));

// Location: LCCOMB_X57_Y50_N2
cycloneii_lcell_comb \vga_driver|VGA_R[5]~feeder (
// Equation(s):
// \vga_driver|VGA_R[5]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N3
cycloneii_lcell_ff \vga_driver|VGA_R[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [5]));

// Location: LCCOMB_X67_Y41_N18
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[6]~6 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[6]~6_cout  = CARRY(!\vga_driver|VGA_V_COUNT [5])

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_driver|VGA_V_PIXEL[6]~6_cout ));
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[6]~6 .lut_mask = 16'h0033;
defparam \vga_driver|VGA_V_PIXEL[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[6]~7 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[6]~7_combout  = (\vga_driver|VGA_V_COUNT [6] & (\vga_driver|VGA_V_PIXEL[6]~6_cout  & VCC)) # (!\vga_driver|VGA_V_COUNT [6] & (!\vga_driver|VGA_V_PIXEL[6]~6_cout ))
// \vga_driver|VGA_V_PIXEL[6]~8  = CARRY((!\vga_driver|VGA_V_COUNT [6] & !\vga_driver|VGA_V_PIXEL[6]~6_cout ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_V_COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_V_PIXEL[6]~6_cout ),
	.combout(\vga_driver|VGA_V_PIXEL[6]~7_combout ),
	.cout(\vga_driver|VGA_V_PIXEL[6]~8 ));
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[6]~7 .lut_mask = 16'hC303;
defparam \vga_driver|VGA_V_PIXEL[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[9]~13 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[9]~13_combout  = (\vga_driver|VGA_V_COUNT [9] & ((GND) # (!\vga_driver|VGA_V_PIXEL[8]~12 ))) # (!\vga_driver|VGA_V_COUNT [9] & (\vga_driver|VGA_V_PIXEL[8]~12  $ (GND)))
// \vga_driver|VGA_V_PIXEL[9]~14  = CARRY((\vga_driver|VGA_V_COUNT [9]) # (!\vga_driver|VGA_V_PIXEL[8]~12 ))

	.dataa(\vga_driver|VGA_V_COUNT [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_V_PIXEL[8]~12 ),
	.combout(\vga_driver|VGA_V_PIXEL[9]~13_combout ),
	.cout(\vga_driver|VGA_V_PIXEL[9]~14 ));
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[9]~13 .lut_mask = 16'h5AAF;
defparam \vga_driver|VGA_V_PIXEL[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneii_lcell_comb \vga_driver|VGA_V_PIXEL[10]~15 (
// Equation(s):
// \vga_driver|VGA_V_PIXEL[10]~15_combout  = \vga_driver|VGA_V_PIXEL[9]~14  $ (!\vga_driver|VGA_V_COUNT [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_V_COUNT [10]),
	.cin(\vga_driver|VGA_V_PIXEL[9]~14 ),
	.combout(\vga_driver|VGA_V_PIXEL[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_V_PIXEL[10]~15 .lut_mask = 16'hF00F;
defparam \vga_driver|VGA_V_PIXEL[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X67_Y41_N29
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[10] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_V_PIXEL[10]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [10]));

// Location: LCFF_X67_Y41_N27
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_V_PIXEL[9]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [9]));

// Location: LCFF_X67_Y41_N21
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_V_PIXEL[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [6]));

// Location: LCFF_X67_Y41_N9
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_V_COUNT [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [5]));

// Location: LCFF_X67_Y41_N3
cycloneii_lcell_ff \vga_driver|VGA_V_PIXEL[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_V_COUNT [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_V_PIXEL [2]));

// Location: LCCOMB_X67_Y41_N6
cycloneii_lcell_comb \vga_driver|Add11~4 (
// Equation(s):
// \vga_driver|Add11~4_combout  = ((\vga_driver|VGA_V_PIXEL [4] $ (\vga_driver|VGA_V_PIXEL [6] $ (!\vga_driver|Add11~3 )))) # (GND)
// \vga_driver|Add11~5  = CARRY((\vga_driver|VGA_V_PIXEL [4] & ((\vga_driver|VGA_V_PIXEL [6]) # (!\vga_driver|Add11~3 ))) # (!\vga_driver|VGA_V_PIXEL [4] & (\vga_driver|VGA_V_PIXEL [6] & !\vga_driver|Add11~3 )))

	.dataa(\vga_driver|VGA_V_PIXEL [4]),
	.datab(\vga_driver|VGA_V_PIXEL [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~3 ),
	.combout(\vga_driver|Add11~4_combout ),
	.cout(\vga_driver|Add11~5 ));
// synopsys translate_off
defparam \vga_driver|Add11~4 .lut_mask = 16'h698E;
defparam \vga_driver|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneii_lcell_comb \vga_driver|Add11~6 (
// Equation(s):
// \vga_driver|Add11~6_combout  = (\vga_driver|VGA_V_PIXEL [7] & ((\vga_driver|VGA_V_PIXEL [5] & (\vga_driver|Add11~5  & VCC)) # (!\vga_driver|VGA_V_PIXEL [5] & (!\vga_driver|Add11~5 )))) # (!\vga_driver|VGA_V_PIXEL [7] & ((\vga_driver|VGA_V_PIXEL [5] & 
// (!\vga_driver|Add11~5 )) # (!\vga_driver|VGA_V_PIXEL [5] & ((\vga_driver|Add11~5 ) # (GND)))))
// \vga_driver|Add11~7  = CARRY((\vga_driver|VGA_V_PIXEL [7] & (!\vga_driver|VGA_V_PIXEL [5] & !\vga_driver|Add11~5 )) # (!\vga_driver|VGA_V_PIXEL [7] & ((!\vga_driver|Add11~5 ) # (!\vga_driver|VGA_V_PIXEL [5]))))

	.dataa(\vga_driver|VGA_V_PIXEL [7]),
	.datab(\vga_driver|VGA_V_PIXEL [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~5 ),
	.combout(\vga_driver|Add11~6_combout ),
	.cout(\vga_driver|Add11~7 ));
// synopsys translate_off
defparam \vga_driver|Add11~6 .lut_mask = 16'h9617;
defparam \vga_driver|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneii_lcell_comb \vga_driver|Add11~8 (
// Equation(s):
// \vga_driver|Add11~8_combout  = ((\vga_driver|VGA_V_PIXEL [8] $ (\vga_driver|VGA_V_PIXEL [6] $ (!\vga_driver|Add11~7 )))) # (GND)
// \vga_driver|Add11~9  = CARRY((\vga_driver|VGA_V_PIXEL [8] & ((\vga_driver|VGA_V_PIXEL [6]) # (!\vga_driver|Add11~7 ))) # (!\vga_driver|VGA_V_PIXEL [8] & (\vga_driver|VGA_V_PIXEL [6] & !\vga_driver|Add11~7 )))

	.dataa(\vga_driver|VGA_V_PIXEL [8]),
	.datab(\vga_driver|VGA_V_PIXEL [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~7 ),
	.combout(\vga_driver|Add11~8_combout ),
	.cout(\vga_driver|Add11~9 ));
// synopsys translate_off
defparam \vga_driver|Add11~8 .lut_mask = 16'h698E;
defparam \vga_driver|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneii_lcell_comb \vga_driver|Add11~10 (
// Equation(s):
// \vga_driver|Add11~10_combout  = (\vga_driver|VGA_V_PIXEL [7] & ((\vga_driver|VGA_V_PIXEL [9] & (\vga_driver|Add11~9  & VCC)) # (!\vga_driver|VGA_V_PIXEL [9] & (!\vga_driver|Add11~9 )))) # (!\vga_driver|VGA_V_PIXEL [7] & ((\vga_driver|VGA_V_PIXEL [9] & 
// (!\vga_driver|Add11~9 )) # (!\vga_driver|VGA_V_PIXEL [9] & ((\vga_driver|Add11~9 ) # (GND)))))
// \vga_driver|Add11~11  = CARRY((\vga_driver|VGA_V_PIXEL [7] & (!\vga_driver|VGA_V_PIXEL [9] & !\vga_driver|Add11~9 )) # (!\vga_driver|VGA_V_PIXEL [7] & ((!\vga_driver|Add11~9 ) # (!\vga_driver|VGA_V_PIXEL [9]))))

	.dataa(\vga_driver|VGA_V_PIXEL [7]),
	.datab(\vga_driver|VGA_V_PIXEL [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add11~9 ),
	.combout(\vga_driver|Add11~10_combout ),
	.cout(\vga_driver|Add11~11 ));
// synopsys translate_off
defparam \vga_driver|Add11~10 .lut_mask = 16'h9617;
defparam \vga_driver|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneii_lcell_comb \vga_driver|Add8~27 (
// Equation(s):
// \vga_driver|Add8~27_combout  = (\vga_driver|Add8~6_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(\vga_driver|Add8~6_combout ),
	.datab(vcc),
	.datac(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~27 .lut_mask = 16'hA0A0;
defparam \vga_driver|Add8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N17
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [3]));

// Location: LCCOMB_X62_Y42_N0
cycloneii_lcell_comb \vga_driver|Add8~0 (
// Equation(s):
// \vga_driver|Add8~0_combout  = \vga_driver|VGA_H_PIXEL [0] $ (VCC)
// \vga_driver|Add8~1  = CARRY(\vga_driver|VGA_H_PIXEL [0])

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~0_combout ),
	.cout(\vga_driver|Add8~1 ));
// synopsys translate_off
defparam \vga_driver|Add8~0 .lut_mask = 16'h33CC;
defparam \vga_driver|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneii_lcell_comb \vga_driver|Selector24~0 (
// Equation(s):
// \vga_driver|Selector24~0_combout  = ((\vga_driver|Add8~0_combout  & \vga_driver|VGA_H_STATE.DISP~regout )) # (!\vga_driver|VGA_H_STATE.IDLE~regout )

	.dataa(vcc),
	.datab(\vga_driver|Add8~0_combout ),
	.datac(\vga_driver|VGA_H_STATE.IDLE~regout ),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Selector24~0 .lut_mask = 16'hCF0F;
defparam \vga_driver|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y42_N23
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [0]));

// Location: LCCOMB_X62_Y42_N2
cycloneii_lcell_comb \vga_driver|Add8~2 (
// Equation(s):
// \vga_driver|Add8~2_combout  = (\vga_driver|VGA_H_PIXEL [1] & (!\vga_driver|Add8~1 )) # (!\vga_driver|VGA_H_PIXEL [1] & ((\vga_driver|Add8~1 ) # (GND)))
// \vga_driver|Add8~3  = CARRY((!\vga_driver|Add8~1 ) # (!\vga_driver|VGA_H_PIXEL [1]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~1 ),
	.combout(\vga_driver|Add8~2_combout ),
	.cout(\vga_driver|Add8~3 ));
// synopsys translate_off
defparam \vga_driver|Add8~2 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneii_lcell_comb \vga_driver|Add8~31 (
// Equation(s):
// \vga_driver|Add8~31_combout  = (\vga_driver|Add8~2_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\vga_driver|Add8~2_combout ),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Add8~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~31 .lut_mask = 16'hCC00;
defparam \vga_driver|Add8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y42_N29
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [1]));

// Location: LCCOMB_X62_Y42_N8
cycloneii_lcell_comb \vga_driver|Add8~8 (
// Equation(s):
// \vga_driver|Add8~8_combout  = (\vga_driver|VGA_H_PIXEL [4] & (\vga_driver|Add8~7  $ (GND))) # (!\vga_driver|VGA_H_PIXEL [4] & (!\vga_driver|Add8~7  & VCC))
// \vga_driver|Add8~9  = CARRY((\vga_driver|VGA_H_PIXEL [4] & !\vga_driver|Add8~7 ))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~7 ),
	.combout(\vga_driver|Add8~8_combout ),
	.cout(\vga_driver|Add8~9 ));
// synopsys translate_off
defparam \vga_driver|Add8~8 .lut_mask = 16'hC30C;
defparam \vga_driver|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneii_lcell_comb \vga_driver|Add8~28 (
// Equation(s):
// \vga_driver|Add8~28_combout  = (\vga_driver|VGA_H_STATE.DISP~regout  & \vga_driver|Add8~8_combout )

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datac(\vga_driver|Add8~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~28 .lut_mask = 16'hC0C0;
defparam \vga_driver|Add8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N19
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [4]));

// Location: LCCOMB_X62_Y42_N10
cycloneii_lcell_comb \vga_driver|Add8~10 (
// Equation(s):
// \vga_driver|Add8~10_combout  = (\vga_driver|VGA_H_PIXEL [5] & (!\vga_driver|Add8~9 )) # (!\vga_driver|VGA_H_PIXEL [5] & ((\vga_driver|Add8~9 ) # (GND)))
// \vga_driver|Add8~11  = CARRY((!\vga_driver|Add8~9 ) # (!\vga_driver|VGA_H_PIXEL [5]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~9 ),
	.combout(\vga_driver|Add8~10_combout ),
	.cout(\vga_driver|Add8~11 ));
// synopsys translate_off
defparam \vga_driver|Add8~10 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneii_lcell_comb \vga_driver|Add8~29 (
// Equation(s):
// \vga_driver|Add8~29_combout  = (\vga_driver|VGA_H_STATE.DISP~regout  & \vga_driver|Add8~10_combout )

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datac(\vga_driver|Add8~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~29 .lut_mask = 16'hC0C0;
defparam \vga_driver|Add8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N29
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [5]));

// Location: LCCOMB_X62_Y42_N12
cycloneii_lcell_comb \vga_driver|Add8~12 (
// Equation(s):
// \vga_driver|Add8~12_combout  = (\vga_driver|VGA_H_PIXEL [6] & (\vga_driver|Add8~11  $ (GND))) # (!\vga_driver|VGA_H_PIXEL [6] & (!\vga_driver|Add8~11  & VCC))
// \vga_driver|Add8~13  = CARRY((\vga_driver|VGA_H_PIXEL [6] & !\vga_driver|Add8~11 ))

	.dataa(\vga_driver|VGA_H_PIXEL [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~11 ),
	.combout(\vga_driver|Add8~12_combout ),
	.cout(\vga_driver|Add8~13 ));
// synopsys translate_off
defparam \vga_driver|Add8~12 .lut_mask = 16'hA50A;
defparam \vga_driver|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneii_lcell_comb \vga_driver|Add8~14 (
// Equation(s):
// \vga_driver|Add8~14_combout  = (\vga_driver|VGA_H_PIXEL [7] & (!\vga_driver|Add8~13 )) # (!\vga_driver|VGA_H_PIXEL [7] & ((\vga_driver|Add8~13 ) # (GND)))
// \vga_driver|Add8~15  = CARRY((!\vga_driver|Add8~13 ) # (!\vga_driver|VGA_H_PIXEL [7]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~13 ),
	.combout(\vga_driver|Add8~14_combout ),
	.cout(\vga_driver|Add8~15 ));
// synopsys translate_off
defparam \vga_driver|Add8~14 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneii_lcell_comb \vga_driver|Add8~25 (
// Equation(s):
// \vga_driver|Add8~25_combout  = (\vga_driver|Add8~14_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_driver|Add8~14_combout ),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Add8~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~25 .lut_mask = 16'hF000;
defparam \vga_driver|Add8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y42_N27
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [7]));

// Location: LCCOMB_X62_Y42_N16
cycloneii_lcell_comb \vga_driver|Add8~16 (
// Equation(s):
// \vga_driver|Add8~16_combout  = (\vga_driver|VGA_H_PIXEL [8] & (\vga_driver|Add8~15  $ (GND))) # (!\vga_driver|VGA_H_PIXEL [8] & (!\vga_driver|Add8~15  & VCC))
// \vga_driver|Add8~17  = CARRY((\vga_driver|VGA_H_PIXEL [8] & !\vga_driver|Add8~15 ))

	.dataa(\vga_driver|VGA_H_PIXEL [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~15 ),
	.combout(\vga_driver|Add8~16_combout ),
	.cout(\vga_driver|Add8~17 ));
// synopsys translate_off
defparam \vga_driver|Add8~16 .lut_mask = 16'hA50A;
defparam \vga_driver|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneii_lcell_comb \vga_driver|Add8~18 (
// Equation(s):
// \vga_driver|Add8~18_combout  = (\vga_driver|VGA_H_PIXEL [9] & (!\vga_driver|Add8~17 )) # (!\vga_driver|VGA_H_PIXEL [9] & ((\vga_driver|Add8~17 ) # (GND)))
// \vga_driver|Add8~19  = CARRY((!\vga_driver|Add8~17 ) # (!\vga_driver|VGA_H_PIXEL [9]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_PIXEL [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|Add8~17 ),
	.combout(\vga_driver|Add8~18_combout ),
	.cout(\vga_driver|Add8~19 ));
// synopsys translate_off
defparam \vga_driver|Add8~18 .lut_mask = 16'h3C3F;
defparam \vga_driver|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneii_lcell_comb \vga_driver|Add8~23 (
// Equation(s):
// \vga_driver|Add8~23_combout  = (\vga_driver|Add8~18_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\vga_driver|Add8~18_combout ),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~23 .lut_mask = 16'hCC00;
defparam \vga_driver|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y42_N31
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [9]));

// Location: LCCOMB_X62_Y42_N20
cycloneii_lcell_comb \vga_driver|Add8~20 (
// Equation(s):
// \vga_driver|Add8~20_combout  = \vga_driver|Add8~19  $ (!\vga_driver|VGA_H_PIXEL [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_PIXEL [10]),
	.cin(\vga_driver|Add8~19 ),
	.combout(\vga_driver|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~20 .lut_mask = 16'hF00F;
defparam \vga_driver|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneii_lcell_comb \vga_driver|Add8~22 (
// Equation(s):
// \vga_driver|Add8~22_combout  = (\vga_driver|Add8~20_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(\vga_driver|Add8~20_combout ),
	.datac(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~22 .lut_mask = 16'hC0C0;
defparam \vga_driver|Add8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N13
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[10] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [10]));

// Location: LCCOMB_X62_Y42_N24
cycloneii_lcell_comb \vga_driver|Add8~24 (
// Equation(s):
// \vga_driver|Add8~24_combout  = (\vga_driver|Add8~16_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_driver|Add8~16_combout ),
	.datad(\vga_driver|VGA_H_STATE.DISP~regout ),
	.cin(gnd),
	.combout(\vga_driver|Add8~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~24 .lut_mask = 16'hF000;
defparam \vga_driver|Add8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y42_N25
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [8]));

// Location: LCCOMB_X66_Y41_N0
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[5]~10 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[5]~10_combout  = (\vga_driver|VGA_V_PIXEL [2] & (\vga_driver|VGA_H_PIXEL [7] $ (VCC))) # (!\vga_driver|VGA_V_PIXEL [2] & (\vga_driver|VGA_H_PIXEL [7] & VCC))
// \vga_driver|VGA_PIXEL_ADDRESS[5]~11  = CARRY((\vga_driver|VGA_V_PIXEL [2] & \vga_driver|VGA_H_PIXEL [7]))

	.dataa(\vga_driver|VGA_V_PIXEL [2]),
	.datab(\vga_driver|VGA_H_PIXEL [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[5]~10_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[5]~11 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[5]~10 .lut_mask = 16'h6688;
defparam \vga_driver|VGA_PIXEL_ADDRESS[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[6]~12 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[6]~12_combout  = (\vga_driver|VGA_V_PIXEL [3] & ((\vga_driver|VGA_H_PIXEL [8] & (\vga_driver|VGA_PIXEL_ADDRESS[5]~11  & VCC)) # (!\vga_driver|VGA_H_PIXEL [8] & (!\vga_driver|VGA_PIXEL_ADDRESS[5]~11 )))) # 
// (!\vga_driver|VGA_V_PIXEL [3] & ((\vga_driver|VGA_H_PIXEL [8] & (!\vga_driver|VGA_PIXEL_ADDRESS[5]~11 )) # (!\vga_driver|VGA_H_PIXEL [8] & ((\vga_driver|VGA_PIXEL_ADDRESS[5]~11 ) # (GND)))))
// \vga_driver|VGA_PIXEL_ADDRESS[6]~13  = CARRY((\vga_driver|VGA_V_PIXEL [3] & (!\vga_driver|VGA_H_PIXEL [8] & !\vga_driver|VGA_PIXEL_ADDRESS[5]~11 )) # (!\vga_driver|VGA_V_PIXEL [3] & ((!\vga_driver|VGA_PIXEL_ADDRESS[5]~11 ) # (!\vga_driver|VGA_H_PIXEL 
// [8]))))

	.dataa(\vga_driver|VGA_V_PIXEL [3]),
	.datab(\vga_driver|VGA_H_PIXEL [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[5]~11 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[6]~12_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[6]~13 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[6]~12 .lut_mask = 16'h9617;
defparam \vga_driver|VGA_PIXEL_ADDRESS[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[7]~14 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[7]~14_combout  = ((\vga_driver|Add11~0_combout  $ (\vga_driver|VGA_H_PIXEL [9] $ (!\vga_driver|VGA_PIXEL_ADDRESS[6]~13 )))) # (GND)
// \vga_driver|VGA_PIXEL_ADDRESS[7]~15  = CARRY((\vga_driver|Add11~0_combout  & ((\vga_driver|VGA_H_PIXEL [9]) # (!\vga_driver|VGA_PIXEL_ADDRESS[6]~13 ))) # (!\vga_driver|Add11~0_combout  & (\vga_driver|VGA_H_PIXEL [9] & !\vga_driver|VGA_PIXEL_ADDRESS[6]~13 
// )))

	.dataa(\vga_driver|Add11~0_combout ),
	.datab(\vga_driver|VGA_H_PIXEL [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[6]~13 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[7]~14_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[7]~15 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[7]~14 .lut_mask = 16'h698E;
defparam \vga_driver|VGA_PIXEL_ADDRESS[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[8]~16 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[8]~16_combout  = (\vga_driver|Add11~2_combout  & ((\vga_driver|VGA_H_PIXEL [10] & (\vga_driver|VGA_PIXEL_ADDRESS[7]~15  & VCC)) # (!\vga_driver|VGA_H_PIXEL [10] & (!\vga_driver|VGA_PIXEL_ADDRESS[7]~15 )))) # 
// (!\vga_driver|Add11~2_combout  & ((\vga_driver|VGA_H_PIXEL [10] & (!\vga_driver|VGA_PIXEL_ADDRESS[7]~15 )) # (!\vga_driver|VGA_H_PIXEL [10] & ((\vga_driver|VGA_PIXEL_ADDRESS[7]~15 ) # (GND)))))
// \vga_driver|VGA_PIXEL_ADDRESS[8]~17  = CARRY((\vga_driver|Add11~2_combout  & (!\vga_driver|VGA_H_PIXEL [10] & !\vga_driver|VGA_PIXEL_ADDRESS[7]~15 )) # (!\vga_driver|Add11~2_combout  & ((!\vga_driver|VGA_PIXEL_ADDRESS[7]~15 ) # (!\vga_driver|VGA_H_PIXEL 
// [10]))))

	.dataa(\vga_driver|Add11~2_combout ),
	.datab(\vga_driver|VGA_H_PIXEL [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[7]~15 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[8]~16_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[8]~17 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[8]~16 .lut_mask = 16'h9617;
defparam \vga_driver|VGA_PIXEL_ADDRESS[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[9]~18 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[9]~18_combout  = (\vga_driver|Add11~4_combout  & (\vga_driver|VGA_PIXEL_ADDRESS[8]~17  $ (GND))) # (!\vga_driver|Add11~4_combout  & (!\vga_driver|VGA_PIXEL_ADDRESS[8]~17  & VCC))
// \vga_driver|VGA_PIXEL_ADDRESS[9]~19  = CARRY((\vga_driver|Add11~4_combout  & !\vga_driver|VGA_PIXEL_ADDRESS[8]~17 ))

	.dataa(vcc),
	.datab(\vga_driver|Add11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[8]~17 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[9]~18_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[9]~19 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[9]~18 .lut_mask = 16'hC30C;
defparam \vga_driver|VGA_PIXEL_ADDRESS[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[10]~20 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[10]~20_combout  = (\vga_driver|Add11~6_combout  & (!\vga_driver|VGA_PIXEL_ADDRESS[9]~19 )) # (!\vga_driver|Add11~6_combout  & ((\vga_driver|VGA_PIXEL_ADDRESS[9]~19 ) # (GND)))
// \vga_driver|VGA_PIXEL_ADDRESS[10]~21  = CARRY((!\vga_driver|VGA_PIXEL_ADDRESS[9]~19 ) # (!\vga_driver|Add11~6_combout ))

	.dataa(vcc),
	.datab(\vga_driver|Add11~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[9]~19 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[10]~20_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[10]~21 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[10]~20 .lut_mask = 16'h3C3F;
defparam \vga_driver|VGA_PIXEL_ADDRESS[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[11]~22 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[11]~22_combout  = (\vga_driver|Add11~8_combout  & (\vga_driver|VGA_PIXEL_ADDRESS[10]~21  $ (GND))) # (!\vga_driver|Add11~8_combout  & (!\vga_driver|VGA_PIXEL_ADDRESS[10]~21  & VCC))
// \vga_driver|VGA_PIXEL_ADDRESS[11]~23  = CARRY((\vga_driver|Add11~8_combout  & !\vga_driver|VGA_PIXEL_ADDRESS[10]~21 ))

	.dataa(vcc),
	.datab(\vga_driver|Add11~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[10]~21 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[11]~22_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[11]~23 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[11]~22 .lut_mask = 16'hC30C;
defparam \vga_driver|VGA_PIXEL_ADDRESS[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[12]~24 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[12]~24_combout  = (\vga_driver|Add11~10_combout  & (!\vga_driver|VGA_PIXEL_ADDRESS[11]~23 )) # (!\vga_driver|Add11~10_combout  & ((\vga_driver|VGA_PIXEL_ADDRESS[11]~23 ) # (GND)))
// \vga_driver|VGA_PIXEL_ADDRESS[12]~25  = CARRY((!\vga_driver|VGA_PIXEL_ADDRESS[11]~23 ) # (!\vga_driver|Add11~10_combout ))

	.dataa(vcc),
	.datab(\vga_driver|Add11~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[11]~23 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[12]~24_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[12]~25 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[12]~24 .lut_mask = 16'h3C3F;
defparam \vga_driver|VGA_PIXEL_ADDRESS[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[13]~26 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[13]~26_combout  = (\vga_driver|Add11~12_combout  & (\vga_driver|VGA_PIXEL_ADDRESS[12]~25  $ (GND))) # (!\vga_driver|Add11~12_combout  & (!\vga_driver|VGA_PIXEL_ADDRESS[12]~25  & VCC))
// \vga_driver|VGA_PIXEL_ADDRESS[13]~27  = CARRY((\vga_driver|Add11~12_combout  & !\vga_driver|VGA_PIXEL_ADDRESS[12]~25 ))

	.dataa(vcc),
	.datab(\vga_driver|Add11~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[12]~25 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[13]~26_combout ),
	.cout(\vga_driver|VGA_PIXEL_ADDRESS[13]~27 ));
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[13]~26 .lut_mask = 16'hC30C;
defparam \vga_driver|VGA_PIXEL_ADDRESS[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X66_Y41_N17
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[13] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[13]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [13]));

// Location: LCCOMB_X63_Y37_N18
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \vga_driver|VGA_PIXEL_ADDRESS [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y37_N19
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [1]));

// Location: LCFF_X63_Y37_N23
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]));

// Location: LCFF_X66_Y41_N15
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[12] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[12]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [12]));

// Location: LCCOMB_X66_Y41_N18
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[14]~28 (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[14]~28_combout  = \vga_driver|Add11~14_combout  $ (\vga_driver|VGA_PIXEL_ADDRESS[13]~27 )

	.dataa(\vga_driver|Add11~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_driver|VGA_PIXEL_ADDRESS[13]~27 ),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[14]~28 .lut_mask = 16'h5A5A;
defparam \vga_driver|VGA_PIXEL_ADDRESS[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X66_Y41_N19
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[14] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[14]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [14]));

// Location: LCCOMB_X66_Y41_N30
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout  = (!\vga_driver|VGA_PIXEL_ADDRESS [12] & (\vga_driver|VGA_PIXEL_ADDRESS [13] & !\vga_driver|VGA_PIXEL_ADDRESS [14]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.datac(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 .lut_mask = 16'h0030;
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneii_lcell_comb \vga_driver|Add8~26 (
// Equation(s):
// \vga_driver|Add8~26_combout  = (\vga_driver|Add8~4_combout  & \vga_driver|VGA_H_STATE.DISP~regout )

	.dataa(\vga_driver|Add8~4_combout ),
	.datab(vcc),
	.datac(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~26 .lut_mask = 16'hA0A0;
defparam \vga_driver|Add8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N31
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [2]));

// Location: LCCOMB_X61_Y42_N2
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[0]~feeder (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[0]~feeder_combout  = \vga_driver|VGA_H_PIXEL [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_PIXEL [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_PIXEL_ADDRESS[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N3
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [0]));

// Location: LCFF_X61_Y42_N5
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_H_PIXEL [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [1]));

// Location: LCCOMB_X61_Y42_N6
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[2]~feeder (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[2]~feeder_combout  = \vga_driver|VGA_H_PIXEL [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_PIXEL [4]),
	.cin(gnd),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_PIXEL_ADDRESS[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N7
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [2]));

// Location: LCCOMB_X61_Y42_N8
cycloneii_lcell_comb \vga_driver|VGA_PIXEL_ADDRESS[3]~feeder (
// Equation(s):
// \vga_driver|VGA_PIXEL_ADDRESS[3]~feeder_combout  = \vga_driver|VGA_H_PIXEL [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_H_PIXEL [5]),
	.cin(gnd),
	.combout(\vga_driver|VGA_PIXEL_ADDRESS[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_PIXEL_ADDRESS[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_PIXEL_ADDRESS[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N9
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [3]));

// Location: LCCOMB_X61_Y42_N14
cycloneii_lcell_comb \vga_driver|Add8~30 (
// Equation(s):
// \vga_driver|Add8~30_combout  = (\vga_driver|VGA_H_STATE.DISP~regout  & \vga_driver|Add8~12_combout )

	.dataa(vcc),
	.datab(\vga_driver|VGA_H_STATE.DISP~regout ),
	.datac(\vga_driver|Add8~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_driver|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|Add8~30 .lut_mask = 16'hC0C0;
defparam \vga_driver|Add8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y42_N15
cycloneii_lcell_ff \vga_driver|VGA_H_PIXEL[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|Add8~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_H_PIXEL [6]));

// Location: LCFF_X61_Y42_N11
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|VGA_H_PIXEL [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [4]));

// Location: LCFF_X66_Y41_N1
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [5]));

// Location: LCFF_X66_Y41_N3
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [6]));

// Location: LCFF_X66_Y41_N5
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[7]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [7]));

// Location: LCFF_X66_Y41_N7
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[8]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [8]));

// Location: LCFF_X66_Y41_N9
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[9]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [9]));

// Location: LCFF_X66_Y41_N11
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[10] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[10]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [10]));

// Location: LCFF_X66_Y41_N13
cycloneii_lcell_ff \vga_driver|VGA_PIXEL_ADDRESS[11] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_PIXEL_ADDRESS[11]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_PIXEL_ADDRESS [11]));

// Location: M4K_X55_Y37
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0001BEA380633EE6500027F000003E0D01E00000200005060FFE27F6A005E007C1000002000000001402199C7C00366851BE004D00020000000000000700B711E0FFF16077C00738100108020000C00000436F3A0FFFFE28601FBC03000007C00003E000001062267FF97FE45F1F1306000003230001F0200010D6C8FF80187CBDE0031B8000000CD907FFFF8018E5A7FFC7FE37C03E7FFE00001000000C011FE0163ACB00C0E5FF9661FFFCC80719000001FFF0003FB501FEE78E7C7507FFF3FC023C7F00001EFF0060DAF80E03CC0627903983FFE87FFC000001E1C000D30071E9E3E3C380000180FFC000DF800E01F3FFE081E61FA1F0E1BB00000009FCFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h07FF8000001F4FFBCC300FFCC04DFC310003F87F0001FE01000F3FF39C7F7E7E78D63FFE000000008000003E001301FF8CDB8E9F3E1F8FFFC605C000E0000003FFA3403E1C7F000F676FF87FFFFE70005C1E000000038838C27DF902679FB73FFFE00E00CFC01E1E00FE3810206806DF37806FFFF1FFFFE0F3F801FFFE7EB8006D3D9CFC67905181FFFFC000400000081FFC7800F8A3781FB0AF001E00300E00FF005C8E019EE0FEA67FE3C0006EC063FC3C5C00E0000FE00EE7C7FB37DD8B9F0E560007FE01FFFE0FFBFF0605E484D8F50A933E7E34C1FFFFF01FFFF00000FC7DA80800157DFB3A7F1E0003FE00100077FE7FC1F611383FB43522E5F7C10000;
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout  = (\vga_driver|VGA_PIXEL_ADDRESS [12] & (\vga_driver|VGA_PIXEL_ADDRESS [13] & !\vga_driver|VGA_PIXEL_ADDRESS [14]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.datac(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 .lut_mask = 16'h00C0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y33
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hCB8000000000000000000000000000003F6597163B00000000000000000000000000000035BEA5B22C0000000000000000000000000000006B17897E7E000000000000000000000000000000890DFE8D4900000000000000000000000000000099FFEDDEAC0000000000000100000000000000019FE4D942840000000000000100000000000000010FEE54E2C2000000000000000000000000000004E23824F4680000000000000600000000000000075F9037897E000000000000070000000000000008B81C318822000000000000000000000000000001038F98EC1C000000000000080000000000000029FC7FE86F00000000000000100000000000000008;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h38FFC7EBE4000000000000380000000000000049C1F9CDB67800000000000080000000000000007EF31C2D1E8C00000000000000000000000000005B130024FF380000000000000040000000000000FFC08E6C7FD0000000000007FE2800000000000213F8AC67FF9000000000000C0C2080000000000263F940B5FBA00000000000000A00080000000000C03488EE3DD0000000000180080101000000001800D863FE0C40000000000B0080040C100000001E1E700E6F0A0000000000B01180103FC1000000087581F0DF18180000001700607320FC0210000070DF1E00BBCFD8000000C00000000038480200003CA0E0013DEEA000004C00001F0000000001;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout  & 
// (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 )) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout 
//  & (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 .lut_mask = 16'hEA62;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout  = (!\vga_driver|VGA_PIXEL_ADDRESS [12] & (!\vga_driver|VGA_PIXEL_ADDRESS [13] & \vga_driver|VGA_PIXEL_ADDRESS [14]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.datac(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 .lut_mask = 16'h0300;
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y23
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021064B7B00000000000000000000000000000000314F5C130000000000000000000000000000000031C585700000000000000000000000000000000039C1B91A00000000000000000000000000000001F9E2702A00000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h0000000000000000000000000000AA206E40000000000000000000000000000000307A3068E000000000000000000000000000000014AF0E02800000000000000000000000000000006EAD9104C00000000000000000000000000000002EFFD88D80000000000000000000000000000000D8F9EA99400000000000000000000000000000015A788CC180000000000000000000000000000001FAFC037000000000000000000000000000000003F378135000000000000000000000000000000007303C074F80000000000000000000000000000004BB900DBA0000000000000000000000000000000D8A1204C100000000000000000000000000000003A93900;
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \vga_driver|VGA_PIXEL_ADDRESS [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y41_N23
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [2]));

// Location: LCCOMB_X63_Y41_N30
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N31
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]));

// Location: LCCOMB_X63_Y37_N24
cycloneii_lcell_comb \vga_driver|VGA_R~0 (
// Equation(s):
// \vga_driver|VGA_R~0_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs903w[0]~1_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R~0 .lut_mask = 16'hA088;
defparam \vga_driver|VGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y37_N25
cycloneii_lcell_ff \vga_driver|VGA_R[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [6]));

// Location: M4K_X55_Y23
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001081CC02000000000000000000000000000000003080CF600000000000000000000000000000000050024F0600000000000000000000000000000000D0005710000000000000000000000000000000005400333E00000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h000000000000000000000000000544101CA000000000000000000000000000000025041863C000000000000000000000000000000045101C02C0000000000000000000000000000000671206008000000000000000000000000000000047000F1C8000000000000000000000000000000141001E38C00000000000000000000000000000010380182340000000000000000000000000000001838014AA000000000000000000000000000000050B0004EE8000000000000000000000000000000608400CA90000000000000000000000000000000681EC06A90000000000000000000000000000000592EC032A80000000000000000000000000000017B7CA00;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneii_lcell_comb \vga_driver|VGA_R~1 (
// Equation(s):
// \vga_driver|VGA_R~1_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs951w[0]~1_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R~1 .lut_mask = 16'hE200;
defparam \vga_driver|VGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N17
cycloneii_lcell_ff \vga_driver|VGA_R[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [7]));

// Location: M4K_X55_Y22
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030FC00000000000000000000000000000000000030FE00000000000000000000000000000000200030FE000000000000000000000000000000006000E0EA00000000000000000000000000000000E0000CC800000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000016000001000000000000000000000000000000000600001D40000000000000000000000000000000060000004000000000000000000000000000000044000F0240000000000000000000000000000000840007024000000000000000000000000000000002000706000000000000000000000000000000018000061E0000000000000000000000000000000200000819000000000000000000000000000000000080082180000000000000000000000000000004038000508000000000000000000000000000000882000010800000000000000000000000000000018F0000100000000000000000000000000000001B9C0401;
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h11000000000000000000000000000000073F040181000000000000000000000000000000077F0600890000000000000000000000000000004EFF1608A00000000000000000000000000000001BF3C30854000000000000000000000000000000B7FF830DB20000000000000000000000000000016FF843817A000000000000000000000000000000BFF1B001780000000000000000000000000000031DC7E002F0000000000000000000000000000002000FD872E40000000000000000000000000000004003FC73E4000000000000000000000000000007FC006BF1E400000000000000000000000000000FFF801DF6E4000000000000000000000000000030;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h07003DF61800000000000000000000000000000000003FFF1800000000000000000000000000004000007D7F100000000000000000000000000000F800FFFFFF800000000000000000000000000001000003CDFF80000000000000000000000000000000001E037FC000000000000000000000000000020003E000BFD00000000000000000000000000000000F00E02FE00000000000000000000000000008003803F007E0000000000000000000000000001000C00FE001E000000000000000000000000000200201FFC000E00000000000000000000000000040031FFF800070000000000000000000000000000040FFFF0000700000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y33
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00004123FFFF00003000000000000000000000000001FE07FFFFE0003000000000000000000000000000F81FFFFFFE002000000000000000000000000003F01FFF000FE02000000000000000000000000003E03FF00001F82000000000000000000000000003C03F8000001C2000000000000000000000000000C0FF00000003200000000000000000000000000041F8000001FFF000000000000000000000000000C3F4FF3FFFFFF80000000000000000000000000007FFFFFF80007E000000000000000000010000004FFFFE00000026000000000000000000001E00005FFFF000000003000000000000000000000000007FFFE0005E0001C0000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000FFFFC00FF00000F0000000000000000000000000FFFF8000000000E0000000000000000000000000C1FF8003FE000060000000000000000000000000C03E00000000007000000000000000000000000080380201F800002008000000000000000000000180103C0001FF002000000E00000000000000000180007FFFFC0000200000000000000000000000030000FF800000203000000000000000000000007E0000E600000000300000000000000000000001C200003001F800001800000000000000000000030000001C03F80000030000000000000000000002100000070FFFC000010000000000000800003E0C6000000187E0C008050000;
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout  = (\vga_driver|VGA_PIXEL_ADDRESS [12] & (!\vga_driver|VGA_PIXEL_ADDRESS [13] & !\vga_driver|VGA_PIXEL_ADDRESS [14]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.datac(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 .lut_mask = 16'h000C;
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000000000000809000000000000007C01000000000000000000001840001FFC00FF07FE00800000000000000000001048003FFFE0FF07FF8080000000000000000000127001FFFF80FE0FFFC100000000000000000000393003FFFF803E0201C1800000000000000000002DC4030000003C000000C00000000000000000003E0600001F003C00000280000000000000000000370E000010383C080003C0000000000000000000100E003E847E7C3C4003C00000000000000000300C3E007F0FE67C783E06C000000000000000000000FE007FFFCE38FFF00680000000000000000000001E003FFFFE00FFF80580000000000000001800000E0007FFFE007F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFF0400000000000000000000000700001FF8003FF10400F8000000000000000000078000000000000004000100000000000000000009E01FF800800040050000F8000000000000000000603FFFFFFFFFE404000007000000000000000000607FFFFFFFFFD808000000000000000000000001C0FFFFFFFFFFE008000000000000000000000001C07FFFFFFFFF9809000000000000000000000000C0FFFFFFFFFF1410000000000000000000000000C1FFFFFFFFFFE010000000000000000000000000E1FFFFFFFFFFC01000000000000000000000000033FFFFFFFFFFC02000000000000000000000000019FFFFFFFFFF804000001000000000000000000009FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \vga_driver|VGA_PIXEL_ADDRESS [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N21
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [0]));

// Location: LCFF_X63_Y41_N11
cycloneii_lcell_ff \vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_driver|SB|altsyncram_component|auto_generated|address_reg_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]));

// Location: LCCOMB_X56_Y32_N30
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 .lut_mask = 16'hFC0A;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  
// & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout  & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout 
// ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 .lut_mask = 16'hDDA0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneii_lcell_comb \vga_driver|VGA_R~2 (
// Equation(s):
// \vga_driver|VGA_R~2_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout )))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs999w[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R~2 .lut_mask = 16'h8A80;
defparam \vga_driver|VGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N3
cycloneii_lcell_ff \vga_driver|VGA_R[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [8]));

// Location: LCCOMB_X66_Y41_N26
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3] = (!\vga_driver|VGA_PIXEL_ADDRESS [12] & (!\vga_driver|VGA_PIXEL_ADDRESS [13] & !\vga_driver|VGA_PIXEL_ADDRESS [14]))

	.dataa(vcc),
	.datab(\vga_driver|VGA_PIXEL_ADDRESS [12]),
	.datac(\vga_driver|VGA_PIXEL_ADDRESS [13]),
	.datad(\vga_driver|VGA_PIXEL_ADDRESS [14]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] .lut_mask = 16'h0003;
defparam \vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFF000000000000000000000000000003FFFFFFFF7C000000000000000000000000000000FFFFC000100000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ) # 
// ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// !\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 .lut_mask = 16'hF0AC;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y34
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFE00000000000000000000000000000018FE0000FE00000000000000000000000000000038FF0001F600000000000000000000000000000031FF8001DE00000000000000000000000000000067FF8001BE0000000000000000000000000000004FFFC0007C0000000000000000000000000000009FFFE000FC0000000000000000000000000000017FFFE000FC000000000000000000000000000000FFFFF001FC000000000000000000000000000001FFFFF001F8000000000000000000000000000007FFFFF801F800000000000000000000000000000FFFFFFC03F800000000000000000000000000001FFFFFFE03F800000000000000000000000000001F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFE0FE000000000000000000000000000003FFFFFFE1FE000000000000000000000000000003FFFFFFEFFE0000000000000000000000000000007FFFFFFFFE00000000000000000000000000000FFFFFFF3FFE00000000000000000000000000001FFFFFFFCFFE00000000000000000000000000001FFFFFFFF7FE00000000000000000000000000007FFFFFF1FDFF00000000000000000000000000007FFFFFC0FFFF0000000000000000000000000000FFFFFF01FFFF0000000000000000000000000001FFFFE003FFFF0000000000000000000000000003FFCE0007FFFE0000000000000000000000000007FFF0000FFFFE00000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  & 
// (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 .lut_mask = 16'hE2CC;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000400000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000000000000000000008000000C00000000000000000000000000000001800000080000000000000000000000000000000380000018000000000000000000000000000000038000001800000000000000000000000000000007800000180000000000000000000000000000000FC00000180000000000000000000000000000000FC00000180000000000000000000000000000001FC00000780000000000000000000000000000003FC00001F00000000000000000000000000000003FC00003F000000000000000000000000000000077C00007F0000000000000000000000000000000E7C0000FF0000000000000000000000000000000C7E0000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneii_lcell_comb \vga_driver|VGA_R~3 (
// Equation(s):
// \vga_driver|VGA_R~3_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1047w[0]~1_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|VGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_R~3 .lut_mask = 16'hA808;
defparam \vga_driver|VGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N5
cycloneii_lcell_ff \vga_driver|VGA_R[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_R~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_R [9]));

// Location: LCCOMB_X57_Y50_N20
cycloneii_lcell_comb \vga_driver|VGA_G[0]~feeder (
// Equation(s):
// \vga_driver|VGA_G[0]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N21
cycloneii_lcell_ff \vga_driver|VGA_G[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [0]));

// Location: LCCOMB_X57_Y50_N30
cycloneii_lcell_comb \vga_driver|VGA_G[1]~feeder (
// Equation(s):
// \vga_driver|VGA_G[1]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N31
cycloneii_lcell_ff \vga_driver|VGA_G[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [1]));

// Location: LCCOMB_X57_Y50_N16
cycloneii_lcell_comb \vga_driver|VGA_G[2]~feeder (
// Equation(s):
// \vga_driver|VGA_G[2]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N17
cycloneii_lcell_ff \vga_driver|VGA_G[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [2]));

// Location: LCCOMB_X57_Y50_N10
cycloneii_lcell_comb \vga_driver|VGA_G[3]~feeder (
// Equation(s):
// \vga_driver|VGA_G[3]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N11
cycloneii_lcell_ff \vga_driver|VGA_G[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [3]));

// Location: LCCOMB_X57_Y50_N12
cycloneii_lcell_comb \vga_driver|VGA_G[4]~feeder (
// Equation(s):
// \vga_driver|VGA_G[4]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N13
cycloneii_lcell_ff \vga_driver|VGA_G[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [4]));

// Location: LCCOMB_X63_Y41_N16
cycloneii_lcell_comb \vga_driver|VGA_G[5]~feeder (
// Equation(s):
// \vga_driver|VGA_G[5]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N17
cycloneii_lcell_ff \vga_driver|VGA_G[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [5]));

// Location: M4K_X64_Y38
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000314078FF00000000000000000000000000000000414C3CF90000000000000000000000000000000051E43CFE0000000000000000000000000000000039E570FA0000000000000000000000000000000178E764F200000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000010AE2F4E40000000000000000000000000000000307F3304A0000000000000000000000000000000169F2D0A80000000000000000000000000000000E6BF9F3B800000000000000000000000000000006EFFD78F802000000000000000000000000000005AFBEC19C00000000000000000000000000000015A7DA86000000000000000000000000000000001FA3CE3B140000000000000000000000000000003BBFC63888000000000000000000000000000000731ECF79780000000000000000000000000000005BB62FCB20000000000000000000000000000001D8BE2FCE100000000000000000000000000000003A9E18C;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneii_lcell_comb \vga_driver|VGA_G~0 (
// Equation(s):
// \vga_driver|VGA_G~0_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1095w[0]~1_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\vga_driver|always4~0_combout ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G~0 .lut_mask = 16'hE020;
defparam \vga_driver|VGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y37_N27
cycloneii_lcell_ff \vga_driver|VGA_G[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [6]));

// Location: M4K_X64_Y29
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108000000000000000000000000000000000000000800004000000000000000000000000000000007002000000000000000000000000000000000000D000200800000000000000000000000000000000D400340E00000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000005401000A0000000000000000000000000000000250018678000000000000000000000000000000047001E02C000000000000000000000000000000067000804C00000000000000000000000000000004700081C80000000000000000000000000000001C3001A38C000000000000000000000000000000103801802C00000000000000000000000000000018380142A000000000000000000000000000000050380147E8000000000000000000000000000000609800C2100000000000000000000000000000007818C06A100000000000000000000000000000005930C032A80000000000000000000000000000017B70A00;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneii_lcell_comb \vga_driver|VGA_G~1 (
// Equation(s):
// \vga_driver|VGA_G~1_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1143w[0]~1_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G~1 .lut_mask = 16'hE200;
defparam \vga_driver|VGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y37_N21
cycloneii_lcell_ff \vga_driver|VGA_G[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [7]));

// Location: M4K_X55_Y28
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF9FFDFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFB8F82FFCFFFFFFFFFFFFFFFFFFFFFF17FFF00FFF81F81FFCFFFFFFFFFFFFFFFFFFFFFF0FFFB001FFC3F00C7DFFFFFFFFFFFFFFFFFFFFF38FFF0000FFE3F87C1FFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFE3EFFF0FFFFFFFFFFFFFFFFFFFFFF1F9FFFFE0FFE7FFFF0FFFFFFFFFFFFFFFFFFFFFF879FFFFFFE7C3FFFFDDFFFFFFFFFFFFFFFFFFFFFFF1FFC38781C3C03FFDFFFFFFFFFFFFFFFFFFFFFFC1FF800001838031FFFFFFFFFFFFFFFFFFFFFFFF81FFC18601C3803FFFFFFFFFFFFFFFFFFFFFFFFF81FFE00001E7800FFDFFFFFFFFFFFFFFFFFFFFFF81FFF80003FFC0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h01FDFFFFFFFFFFFFFFFFFFFFFF80FFFFF007FFE01FFDFFFFFFFFFFFFFFFFFFFFFF807FFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF803FF007FE318003FDFFFFFFFFFFFFFFFFFFFFFFC01FF800E0000003FDFFFFFFFFFFFFFFFFFFFFFFC03FE8000000001FF9FFFFFFFFFFFFFFFFFFFFFFC03FE0000000003FF1FFFFFFFFFFFFFFFFFFFFFFC03FC000000000FFF1FFFFFFFFFFFFFFFFFFFFFFC03FC001802000FFF3FFFFFFFFFFFFFFFFFFFFFFC03F0003800000FFF3FFFFFFFFFFFFFFFFFFFFFFC03F0000060000FFE3FFFFFFFFFFFFFFFFFFFFFFE00F000016E0007FE7FFFFFFFFFFFFFFFFFFFFFFE0070000060001FFCFFFFFFFFFFFFFFFFFFFFFFFF00600;
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000001FF9FFFFFFFFFFFFFFFFFFFFFFFF806000000000FFF1FFFFFFFFFFFFFFFFFFFFFFFFE0300000040FFFC3FFFFFFFFFFFFFFFFFFFFFFFFF00E0000FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF803801FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFE00FF7FE000383FFFFFFFFFFFFFFFFFFFFFFFFFFF803FC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 .lut_mask = 16'hEE50;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y36
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h0000007F8007FFF030000FFFFFFFFFFFFFFFFFFFC00181FE00007FF8B003FFFFFFFFFFFFFFFFFFFFF8008BFC00000FF8807FFFFFFFFFFFFFFFFFFFFFFE03AFF0000000FCA7FFFFFFFFFFFFFFFFFFFFFFFF835FF00000001F3FFFFFFFFFFFFFFFFFFFFFFFFFE35FE000000003BFFFFFFFFFFFFFFFFFFFFFFFFFF0BFC000000001BFFFFFFFFFFFFFFFFFFFFFFFFFF83F80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFEBF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFCFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F0023FFFF9FFFFFFFFFFFFFFFFFFFFFFF7FFFFFC780F3FFFF9FFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ) # ((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout  & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 .lut_mask = 16'hBC8C;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y25
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000020000000000000000000000000000000020000006000000000000000000000000000000006000C00200000000000000000000000000000000E000080800000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h000000000000000000000000001600000100000000000000000000000000000000060000190000000000000000000000000000000004000000400000000000000000000000000000004400070240000000000000000000000000000000840007024000000000000000000000000000000000000706000000000000000000000000000000018000061F0000000000000000000000000000000200000819000000000000000000000000000000000000082180000000000000000000000000000004020000588000000000000000000000000000000982000018800000000000000000000000000000018E0000100000000000000000000000000000001B9C0401;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneii_lcell_comb \vga_driver|VGA_G~2 (
// Equation(s):
// \vga_driver|VGA_G~2_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1191w[0]~1_combout ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|VGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G~2 .lut_mask = 16'hA820;
defparam \vga_driver|VGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N7
cycloneii_lcell_ff \vga_driver|VGA_G[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [8]));

// Location: M4K_X55_Y38
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000400000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000008000000C000000000000000000000000000000018000000C0000000000000000000000000000000380000018000000000000000000000000000000038000001800000000000000000000000000000007800000180000000000000000000000000000000FC00000180000000000000000000000000000000FC00000180000000000000000000000000000001FC00000780000000000000000000000000000003FC00001F00000000000000000000000000000003FC00003F000000000000000000000000000000067C00007F0000000000000000000000000000000E7C0000FF0000000000000000000000000000000C7E0000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneii_lcell_comb \vga_driver|VGA_G~3 (
// Equation(s):
// \vga_driver|VGA_G~3_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1239w[0]~1_combout ),
	.datab(\vga_driver|always4~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_G~3 .lut_mask = 16'hC088;
defparam \vga_driver|VGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N29
cycloneii_lcell_ff \vga_driver|VGA_G[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_G~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_G [9]));

// Location: LCFF_X61_Y42_N25
cycloneii_lcell_ff \vga_driver|VGA_B[0] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|always4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [0]));

// Location: LCCOMB_X57_Y50_N6
cycloneii_lcell_comb \vga_driver|VGA_B[1]~feeder (
// Equation(s):
// \vga_driver|VGA_B[1]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N7
cycloneii_lcell_ff \vga_driver|VGA_B[1] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [1]));

// Location: LCCOMB_X57_Y50_N0
cycloneii_lcell_comb \vga_driver|VGA_B[2]~feeder (
// Equation(s):
// \vga_driver|VGA_B[2]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N1
cycloneii_lcell_ff \vga_driver|VGA_B[2] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [2]));

// Location: LCCOMB_X57_Y50_N26
cycloneii_lcell_comb \vga_driver|VGA_B[3]~feeder (
// Equation(s):
// \vga_driver|VGA_B[3]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N27
cycloneii_lcell_ff \vga_driver|VGA_B[3] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [3]));

// Location: LCCOMB_X57_Y50_N28
cycloneii_lcell_comb \vga_driver|VGA_B[4]~feeder (
// Equation(s):
// \vga_driver|VGA_B[4]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N29
cycloneii_lcell_ff \vga_driver|VGA_B[4] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [4]));

// Location: LCCOMB_X57_Y50_N22
cycloneii_lcell_comb \vga_driver|VGA_B[5]~feeder (
// Equation(s):
// \vga_driver|VGA_B[5]~feeder_combout  = \vga_driver|always4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_driver|always4~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_driver|VGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N23
cycloneii_lcell_ff \vga_driver|VGA_B[5] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [5]));

// Location: M4K_X55_Y35
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h368000000000000000000000000000003B67EC08AE000000000000000000000000000000373EF4B8CE0000000000000000000000000000006A28E9DA7B00000000000000000000000000000092F85ECF090000000000000300000000000000004406AD8098000000000000070000000000000001C008551C8600000000000001000000000000000337D1F39D120000000000000700000000000000161FFD8622940000000000001F0000000000000008A049D1FD8600000000000010000000000000000747E78534520000000000000C000000000000001E6E70E2FB6E0000000000003000000000000000B0318017FA24000000000000600000000000000057;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h0F8811E21C00000000000080C0000000000000373C063E9880000000000001C4F8000000000000030EC3D401F000000000000080FF800000000001B4ECFFB900C8000000000001005FF0000000000101BF3A8E40B000000000000400FBFE1800000001CF472E41F87000000000001000C6BFE0000000060D0567F11C6000000000039000BFEFFC000000063FCBFE606F4000000000074000FFF37F80000000FF31B8E81A7800000000EC00007E7EE7C0000020F12FF3E804B80000000D400000FFFFF778000033C7C00FDB0EC0000000D8400001FFFF075C0000019C03FFB1C6F800001E80000000EE01E80B4000C3807F9F70E36000215000000400BF046201;
// synopsys translate_on

// Location: M4K_X55_Y39
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h38017013E6067C61E000A88000C00000FFF380000F23FFC3F00C67F01034000500000002E46F00000F897F8780FFE4787546000000000000DE00000083E6630E0FFFCE407000012000000000FFC2000400F4E319FFFFFFC8581F3000000001C08F800000003BF399FFFF7FF84002000000000000F800000000130337FBF09F0FE0E00010000000000000F8180003E2DFFF9F9FFEF81E30C600000000FE00000F4002A53FFFFF8DFFE86073880060010080003C6040008AFE000EE8386407E80008001820800007F80000E5013C03FF1E0710000010603FF80036007F00005C03C3E001078380008100FFC000000004000030CFFF860FFE1F80A3800006083800;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h80020000000065FE8C0FF0038099E0100000F800182000010000407E3C1180C0C8E020E00000000000005C18000078000E35FEB0DFE087034607E00000000003F800FC003FF0007FBFEE30387FFFA800000001002001BF81C27B02FEBFC71E3FF9C102000000000000013F04200000019FD867F8DFFFDBC0003000FF80013F04651DC31B1FD00100FFFF80000000400000013E78C96387324EC0001C003000000000000E00733FFCA0FF9DFFFCC8C061FFFC80000000078000C27FFF570D05E1F0F600024F00EC0000007F0003C4FCFF9106D4C2C03401FFC1E19EED000000340398B803EA7FFCFC80340803C30000001F203FFFF2EAB0000B478D02001C0030;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ) # ((!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout  & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 .lut_mask = 16'hDA8A;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003080305E0000000000000000000000000000000040C03079000000000000000000000000000000005046247C000000000000000000000000000000003000B07A000000000000000000000000000000017C4208FA00000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h000000000000000000000000001AC42F040000000000000000000000000000000034002234200000000000000000000000000000002490120340000000000000000000000000000000FC90040300000000000000000000000000000000D0988E16C000000000000000000000000000000020919F2A8000000000000000000000000000000120889E320000000000000000000000000000000A4200001B4000000000000000000000000000000063C05C4F800000000000000000000000000000044C40E890000000000000000000000000000000064D4CEEA50000000000000000000000000000001A74EC65FB0000000000000000000000000000000333CE80;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneii_lcell_comb \vga_driver|VGA_B~0 (
// Equation(s):
// \vga_driver|VGA_B~0_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1287w[0]~1_combout ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|VGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B~0 .lut_mask = 16'hA820;
defparam \vga_driver|VGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N25
cycloneii_lcell_ff \vga_driver|VGA_B[6] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [6]));

// Location: M4K_X55_Y43
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h400080C3FFFE039F900067FFFF3FFFFF000C7FFFD0010303FFF3E00F800DFFFFFFFFFFFF1B90FFFFF4038007FF001C07F33FFFFFFFFFFFFF21FFFFFF7D01840FF00001C7F7FFFFFFFFFFFFFF003DFFFBFF430C1E0000003BE7FFFFFFFFFFFFFF707FFFFFFFD01C1E00000005FFFFFFFFFFFFFFFF07FFFFFFFFE09C38000000017FFFFFFFFFFFFFFFFFFFFFFFFFF9FCE00000000147FFFFFFFFFFFFFF01FFFFFFFFFD39C000007FFFE7FFFFFFFFFFFFFF7FFFFFFFBFFF1301FFFFE00063FFFFFFFFFFFFFF7FFFFFFFFFFF36FFFC0000E000FFFFFFFFFFFFFFFFC9FFFFFFFFAFFFC01FFFF8007FFFFFFFFFFFFFFFFFFFFFFFFF2FFF81FFFFE0007FFFFFFFFFFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h7FFFFFFFFFFF85FE83FFFFFC007FFFFFFFFFFFFFE7DFFFFFFFFF807E03FE003F001FFFFFFFFFFFFFFFFFA3FFFFFF800001C6018F001FFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFEFFDFFE40000203FE03803FFFFFFFFFFFFFFFFFFFFFFFFEC000380000008027FFFFFFFFFFFFFFFFFFFFFFFEC00078E23F03002FFFFFFFFFFFFFFFFFBFFFFFFEC000CF1C78C0613FFFFFFFFFFFFFFFFFFFFFFF82C000E0001C000337FFFFFFFFFFFFFFFFFFFFFF3B800070F1FC1E0F01FFFFFFFFFFFFFFFFFFFFFCFF03001CFB0C3C3FCFFFFFFFFFFFFFFFFFFFFFFDFF07FC0D0803207FCDFFFFFFFFFFFFFFFFFFFFFF6F0FFFF2C47DC1FFE5FFFF;
// synopsys translate_on

// Location: M4K_X84_Y39
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode793w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00003FFFF16FFFFFFFFFFFFFFFFFFFFFFFF22200000061FFC21FFFFFFFFFFFFF8FFFFFFFFFFD020000007FFF82BFFFFFFFFFF1FFFFFFFFFFFFFE81600007FFBF117FFFFFFFFFF883FFFFFFFFFFFF405000F8001802FFF7FFFFFFC3F0FFFFFFFFFFFFC8160603FFF603FFFCFFDFFFFF70FFFFFFFFFFFFF424E3FFE01817FFFFFFFFFFCC26FFEFFFFFFFFFFD1079FFC0005FFFFFFFEF7FFFDF3FFFFFFFFFFFFF4C000000017FFFFFFFFFFFE8FFF9FFFFFFFFFFFFB600200011FFFFFFFFFBFFFE01DEFFFFFFFFFFFFF7E000079FFFFFFFFFFFF9FFFCFFFFFFFFFFFFFFFC07FFE0E7FFFFFFFFFFFFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFE73FFF03073FFDFFFF;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFBE7FFF007FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3FFFC790F030F880FFFFFFFFFFFFFFFFFFFFFFFFFFFF1C00001FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF303E0000FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7007E00FFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFB9F38000FBFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFE0B03DCC6FFFFFFFFFFFFFFFFFFFFFFFFFFF2007FDBFFFFFDBF807FFFFFFFFFFFFFFFFFFFFFFFC018FFFFFFFF7FFFF7FEFFFD1EFFF87FDFFF61C03E00801DFFFFF3FFFFFFFFF707FFFFFFFFFFFF000030FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE3FC0100C1FFFFF0FFFFFFFFFFFF0FFFFFFFFFFF8781E000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 .lut_mask = 16'hD9C8;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y38
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h6A0000000000000000000000000000003B40060163000000000000000000000000000000174086005A0000000000000000000000000000002EF716192900000000000000000000000000000059038311F80000000000000000000000000000003BFF23035A0000000000000100000000000000002FF00382040000000000000200000000000000020FE00002660000000000000000000000000000038002780662000000000000040000000000000000BFC60801640000000000000F000000000000000B07E074023C00000000000013000000000000001990700804100000000000000F000000000000000FFE000804000000000000001F0000000000000027;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00083F141C0000000000003F000000000000003FFC0607EE9C000000000000BB00000000000000BFFFC3BE7EE40000000000017F0000000000000033FC0000FF60000000000002FF60000000000000FFFFF9203F30000000000007FF0C000000000000CFF8E2BC87B0000000000007FF38C000000000040FFCA80E03A000000000002FFF4008000000000A3FC5806F909800000000013FFF000D8000000010FF0240E7E818000000001BFFFF81810800000000FF1003E7FB18000000033FFFFF00000980000033FE800FC4FC1800000037BFFFFF0000F890000041FC03FF8E3F100000027FFFFFFF11FE17F20000C3B07FFF0F1FD00000CFFFFFFFFF40FB9DFE;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  & 
// (((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 .lut_mask = 16'hE2CC;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y22
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000004000000000000000000000000000000007000000200000000000000000000000000000000D000A00800000000000000000000000000000000D0003C0E00000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000005001000E0000000000000000000000000000000250018570000000000000000000000000000000055000C024000000000000000000000000000000065000C04400000000000000000000000000000006900060D80000000000000000000000000000001990005198000000000000000000000000000000159000612C00000000000000000000000000000003B80182A000000000000000000000000000000069B80083E800000000000000000000000000000053800042680000000000000000000000000000006338004B3000000000000000000000000000000001800022A800000000000000000000000000000173F0400;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneii_lcell_comb \vga_driver|VGA_B~1 (
// Equation(s):
// \vga_driver|VGA_B~1_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ))))

	.dataa(\vga_driver|always4~0_combout ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1335w[0]~1_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B~1 .lut_mask = 16'hA088;
defparam \vga_driver|VGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N23
cycloneii_lcell_ff \vga_driver|VGA_B[7] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [7]));

// Location: M4K_X64_Y39
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode840w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000020000000000000000000000000000000020000006000000000000000000000000000000006000400200000000000000000000000000000000E000000800000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h000000000000000000000000001600000100000000000000000000000000000000060000098000000000000000000000000000000006000000C000000000000000000000000000000046000302C0000000000000000000000000000000820001024000000000000000000000000000000042000206400000000000000000000000000000018200000F0000000000000000000000000000000380000019000000000000000000000000000000010000002180000000000000000000000000000006038000598000000000000000000000000000000802000018800000000000000000000000000000040D0000100000000000000000000000000000001B1C0001;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneii_lcell_comb \vga_driver|VGA_B~2 (
// Equation(s):
// \vga_driver|VGA_B~2_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1383w[0]~1_combout ),
	.datab(\vga_driver|always4~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B~2 .lut_mask = 16'hC088;
defparam \vga_driver|VGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N1
cycloneii_lcell_ff \vga_driver|VGA_B[8] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [8]));

// Location: M4K_X55_Y41
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hFF0000000000000000000000000000001CFE0000FE00000000000000000000000000000038FF0001F600000000000000000000000000000031FF8001DE00000000000000000000000000000067FF8001BE000000000000000000000000000000CFFFC0007C0000000000000000000000000000009FFFE000FC0000000000000000000000000000017FFFE000FC000000000000000000000000000000FFFFF001FC000000000000000000000000000003FFFFF001F8000000000000000000000000000007FFFFF801F800000000000000000000000000000FFFFFFC03F800000000000000000000000000001FFFFFFC03F800000000000000000000000000001F;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFE0FE000000000000000000000000000003FFFFFFE1FE000000000000000000000000000007FFFFFFEFFE000000000000000000000000000004FFFFFFFFFE00000000000000000000000000000FFFFFFF3FFE00000000000000000000000000001FFFFFF00FFE00000000000000000000000000003FFFFF0007FE00000000000000000000000000007FFFF00001FF0000000000000000000000000000FFFFC000007F0000000000000000000000000001FFFE0000003F0000000000000000000000000001FFF00000001F0000000000000000000000000003FF800000000E0000000000000000000000000007FE000000000600000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y44
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h0000000000000000000000000000000000020000000000000000000000000003800042000001000000000000000000000008001FF840F000000100000000000000000000000000FFFE007800000200000000000000000000000001FFFF00380000000000000000000000000000C00040000018000000000000000000000000000000000000001800000000000000000000000000000000000000380000000000000000000000000000000000000038000000000000000000000000000100000000007800000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000FFC0000000000000000000000000000000000001FFF81C4FE0000000000000000000000000000003FFFFFEFFE0000000000000000000000000000003FFFFFFFF80000000000000000000000000000007FFF21E8000000000000000000000000000000007FFF010000000000000000000000000000000000FFFF2C0000000000000000000000000000000001FFFF000000000000000000000000000000000003FFFFC00800000000000000000000000000000001FFFFF000C0000000000000000000000000000001FF;
// synopsys translate_on

// Location: M4K_X37_Y41
cycloneii_ram_block \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\vga_driver|SB|altsyncram_component|auto_generated|decode_b|w_anode810w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_driver|VGA_PIXEL_ADDRESS [11],\vga_driver|VGA_PIXEL_ADDRESS [10],\vga_driver|VGA_PIXEL_ADDRESS [9],\vga_driver|VGA_PIXEL_ADDRESS [8],\vga_driver|VGA_PIXEL_ADDRESS [7],\vga_driver|VGA_PIXEL_ADDRESS [6],\vga_driver|VGA_PIXEL_ADDRESS [5],\vga_driver|VGA_PIXEL_ADDRESS [4],
\vga_driver|VGA_PIXEL_ADDRESS [3],\vga_driver|VGA_PIXEL_ADDRESS [2],\vga_driver|VGA_PIXEL_ADDRESS [1],\vga_driver|VGA_PIXEL_ADDRESS [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../display.mif";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_disable_ce_on_output_registers = "on";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 4095;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 19200;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h0000FF80000000006000000000000000000000000000FE00000000006000000000000000000000000001FC00000000002000000000000000000000000001F800000000000000000000000000000000000001F000000000000000000000000000000000000001E000000000000000000000000000000000000001E000000000000000000000000000000000000000C00000000000000000000000000000000000000040000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000020000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 .lut_mask = 16'hFC0A;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneii_lcell_comb \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 (
// Equation(s):
// \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout  = (\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ))))) # (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 .lut_mask = 16'hDDA0;
defparam \vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneii_lcell_comb \vga_driver|VGA_B~3 (
// Equation(s):
// \vga_driver|VGA_B~3_combout  = (\vga_driver|always4~0_combout  & ((\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # 
// (!\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout )))))

	.dataa(\vga_driver|SB|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datab(\vga_driver|always4~0_combout ),
	.datac(\vga_driver|SB|altsyncram_component|auto_generated|mux5|w_mux_outputs1431w[0]~1_combout ),
	.datad(\vga_driver|SB|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_driver|VGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_driver|VGA_B~3 .lut_mask = 16'h88C0;
defparam \vga_driver|VGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y41_N19
cycloneii_lcell_ff \vga_driver|VGA_B[9] (
	.clk(\video_pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_driver|VGA_B~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW_17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_driver|VGA_B [9]));

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR_17~I (
	.datain(\SW_17~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR_17));
// synopsys translate_off
defparam \LEDR_17~I .input_async_reset = "none";
defparam \LEDR_17~I .input_power_up = "low";
defparam \LEDR_17~I .input_register_mode = "none";
defparam \LEDR_17~I .input_sync_reset = "none";
defparam \LEDR_17~I .oe_async_reset = "none";
defparam \LEDR_17~I .oe_power_up = "low";
defparam \LEDR_17~I .oe_register_mode = "none";
defparam \LEDR_17~I .oe_sync_reset = "none";
defparam \LEDR_17~I .operation_mode = "output";
defparam \LEDR_17~I .output_async_reset = "none";
defparam \LEDR_17~I .output_power_up = "low";
defparam \LEDR_17~I .output_register_mode = "none";
defparam \LEDR_17~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(\video_pll|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(!\vga_driver|VGA_HSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(!\vga_driver|VGA_VSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(\vga_driver|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\vga_driver|VGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\vga_driver|VGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\vga_driver|VGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\vga_driver|VGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\vga_driver|VGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\vga_driver|VGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\vga_driver|VGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\vga_driver|VGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\vga_driver|VGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\vga_driver|VGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\vga_driver|VGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\vga_driver|VGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\vga_driver|VGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\vga_driver|VGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\vga_driver|VGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\vga_driver|VGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\vga_driver|VGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\vga_driver|VGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\vga_driver|VGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\vga_driver|VGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\vga_driver|VGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\vga_driver|VGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\vga_driver|VGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\vga_driver|VGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\vga_driver|VGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\vga_driver|VGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\vga_driver|VGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\vga_driver|VGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\vga_driver|VGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\vga_driver|VGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
