<stg><name>store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %output_ftmap_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap_load

]]></Node>
<StgValue><ssdm name="output_ftmap_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %select_ln532_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln532

]]></Node>
<StgValue><ssdm name="select_ln532_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:7 %p_read_3 = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_26, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8 0, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i.i:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split.i.i.i

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i.i.i:1 %y_1 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i.i.i:2 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.i.i:3 %zext_ln333 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.i:4 %add_ln333 = add i10 %zext_ln333, i10 %p_read_4

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.i.i:5 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %add_ln333, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="20">
<![CDATA[
for.inc.i.i.i:6 %zext_ln333_1 = zext i20 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln333_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.i.i.i:7 %shl_ln333_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln333, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln333_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="12">
<![CDATA[
for.inc.i.i.i:8 %zext_ln333_2 = zext i12 %shl_ln333_1

]]></Node>
<StgValue><ssdm name="zext_ln333_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc.i.i.i:9 %sub_ln333 = sub i21 %zext_ln333_1, i21 %zext_ln333_2

]]></Node>
<StgValue><ssdm name="sub_ln333"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.i.i:10 %icmp_ln333 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.i.i:11 %add_ln333_5 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln333_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i:12 %br_ln333 = br i1 %icmp_ln333, void %for.inc13.loopexit.i.i.i, void %store_tile_mm_Loop_Out_writey_proc.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc13.loopexit.i.i.i:0 %x_load = load i8 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:1 %add_ln333_1 = add i8 %y_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln333_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:3 %icmp_ln336 = icmp_eq  i8 %x_load, i8 %select_ln532_read

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc13.loopexit.i.i.i:4 %or_ln333 = or i1 %icmp_ln336, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln333"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:5 %select_ln333 = select i1 %icmp_ln336, i8 0, i8 %x_load

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:6 %zext_ln333_3 = zext i8 %add_ln333_1

]]></Node>
<StgValue><ssdm name="zext_ln333_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:7 %select_ln333_1 = select i1 %icmp_ln336, i8 %add_ln333_1, i8 %y_1

]]></Node>
<StgValue><ssdm name="select_ln333_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc13.loopexit.i.i.i:8 %add_ln333_2 = add i10 %zext_ln333_3, i10 %p_read_4

]]></Node>
<StgValue><ssdm name="add_ln333_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc13.loopexit.i.i.i:9 %shl_ln333_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %add_ln333_2, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln333_mid1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="20">
<![CDATA[
for.inc13.loopexit.i.i.i:10 %zext_ln333_4 = zext i20 %shl_ln333_mid1

]]></Node>
<StgValue><ssdm name="zext_ln333_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc13.loopexit.i.i.i:11 %shl_ln333_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln333_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln333_1_mid1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="12">
<![CDATA[
for.inc13.loopexit.i.i.i:12 %zext_ln333_5 = zext i12 %shl_ln333_1_mid1

]]></Node>
<StgValue><ssdm name="zext_ln333_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc13.loopexit.i.i.i:13 %sub_ln333_1 = sub i21 %zext_ln333_4, i21 %zext_ln333_5

]]></Node>
<StgValue><ssdm name="sub_ln333_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
for.inc13.loopexit.i.i.i:14 %select_ln333_2 = select i1 %icmp_ln336, i21 %sub_ln333_1, i21 %sub_ln333

]]></Node>
<StgValue><ssdm name="select_ln333_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="21">
<![CDATA[
for.inc13.loopexit.i.i.i:15 %sext_ln333 = sext i21 %select_ln333_2

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13.loopexit.i.i.i:16 %add_ln333_3 = add i64 %sext_ln333, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="add_ln333_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13.loopexit.i.i.i:17 %add_ln333_4 = add i64 %add_ln333_3, i64 %output_ftmap_load_read

]]></Node>
<StgValue><ssdm name="add_ln333_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13.loopexit.i.i.i:18 %sext_ln336_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln333_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln336_mid2_v"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
for.inc13.loopexit.i.i.i:20 %zext_ln336 = zext i8 %select_ln333

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc13.loopexit.i.i.i:21 %br_ln336 = br i1 %or_ln333, void %for.inc.split.i.i.i, void %for.first.iter.for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="60">
<![CDATA[
for.inc.split.i.i.i:2 %trunc_ln339 = trunc i60 %p_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc.split.i.i.i:3 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln339, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="8">
<![CDATA[
for.inc.split.i.i.i:4 %trunc_ln339_1 = trunc i8 %select_ln333_1

]]></Node>
<StgValue><ssdm name="trunc_ln339_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split.i.i.i:5 %add_ln339 = add i5 %tmp, i5 %trunc_ln339_1

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc.split.i.i.i:6 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln339, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split.i.i.i:7 %add_ln339_1 = add i9 %tmp_3, i9 %zext_ln336

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split.i.i.i:8 %zext_ln339 = zext i9 %add_ln339_1

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i.i:9 %outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln339

]]></Node>
<StgValue><ssdm name="outbuf_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split.i.i.i:10 %outbuf_load = load i9 %outbuf_addr

]]></Node>
<StgValue><ssdm name="outbuf_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i.i.i:14 %add_ln336 = add i8 %select_ln333, i8 1

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i.i.i:15 %icmp_ln336_1 = icmp_eq  i8 %add_ln336, i8 %select_ln532_read

]]></Node>
<StgValue><ssdm name="icmp_ln336_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.i.i.i:16 %br_ln336 = br i1 %icmp_ln336_1, void %new.latch.for.inc.split.i.i.i, void %last.iter.for.inc.split.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split.i.i.i:0 %store_ln336 = store i16 %add_ln333_5, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split.i.i.i:1 %store_ln336 = store i8 %select_ln333_1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split.i.i.i:2 %store_ln336 = store i8 %add_ln336, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.split.i.i.i:3 %br_ln336 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13.loopexit.i.i.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_writey_Out_writex_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="62">
<![CDATA[
for.inc13.loopexit.i.i.i:19 %sext_ln333_1 = sext i62 %sext_ln336_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln333_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.first.iter.for.inc.i.i.i:0 %gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln333_1

]]></Node>
<StgValue><ssdm name="gmem_out_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc.i.i.i:1 %empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc.i.i.i:2 %br_ln336 = br void %for.inc.split.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split.i.i.i:10 %outbuf_load = load i9 %outbuf_addr

]]></Node>
<StgValue><ssdm name="outbuf_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split.i.i.i:12 %gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln333_1

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i.i.i:0 %specpipeline_ln338 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln338"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i.i.i:1 %specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln336"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i.i.i:11 %bitcast_ln339 = bitcast i32 %outbuf_load

]]></Node>
<StgValue><ssdm name="bitcast_ln339"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split.i.i.i:13 %write_ln339 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr_1, i32 %bitcast_ln339, i4 15

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="87" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="88" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="89" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="90" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
store_tile_mm_Loop_Out_writey_proc.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="91" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.split.i.i.i:1 %br_ln336 = br void %new.latch.for.inc.split.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
