Method,LOC,CC,PC
Architecture:CreateArchitecture,5,2,1
Architecture:Architecture,3,1,1
Architecture:ExtendCompilerPipeline,3,1,1
Architecture:ExtendMethodCompilerPipeline,14,1,1
Architecture:GetCodeEmitter,3,1,0
Architecture:InsertMoveInstruction,3,1,3
Architecture:InsertStoreInstruction,3,1,4
Architecture:InsertLoadInstruction,3,1,4
Architecture:InsertCompoundCopy,3,1,7
Architecture:InsertExchangeInstruction,3,1,3
Architecture:InsertJumpInstruction,3,1,2
Architecture:IsInstructionMove,3,1,1
ARMv6Instruction:ARMv6Instruction,2,1,2
ARMv6Instruction:ComputeOpCode,3,1,3
ARMv6Instruction:Emit,3,1,2
ARMv6Instruction:Emit,3,1,2
ARMv6Instruction:EmitDataProcessingInstruction,14,2,3
ARMv6Instruction:EmitMultiplyInstruction,10,2,2
ARMv6Instruction:EmitMemoryLoadStore,31,2,3
GeneralPurposeRegister:GeneralPurposeRegister,3,1,2
ARMv6CodeEmitter:ResolvePatches,3,1,0
ARMv6CodeEmitter:Write,6,1,1
ARMv6CodeEmitter:GetConditionCode,24,2,1
ARMv6CodeEmitter:GetShiftTypeCode,10,2,1
ARMv6CodeEmitter:EmitBranch,8,1,2
ARMv6CodeEmitter:EmitBranch,9,1,3
ARMv6CodeEmitter:EmitInstructionWithRegister,16,1,7
ARMv6CodeEmitter:EmitInstructionWithImmediate,17,1,7
ARMv6CodeEmitter:EmitMultiply,13,1,5
ARMv6CodeEmitter:EmitMultiplyWithAccumulate,15,1,6
ARMv6CodeEmitter:EmitSingleDataTransfer,18,1,9
ARMv6CodeEmitter:EmitSingleDataTransfer,19,1,10
Adc:Adc,2,1,0
Adc:Emit,3,1,2
Add:Add,2,1,0
Add:Emit,3,1,2
Adr:Adr,2,1,0
Adr:Emit,3,1,2
And:And,2,1,0
And:Emit,3,1,2
Asr:Asr,2,1,0
Asr:Emit,3,1,2
B:B,2,1,0
B:Emit,3,1,2
Bic:Bic,2,1,0
Bic:Emit,3,1,2
Bkpt:Bkpt,2,1,0
Bkpt:Emit,3,1,2
Bl:Bl,2,1,0
Bl:Emit,3,1,2
Blx:Blx,2,1,0
Blx:Emit,3,1,2
Bx:Bx,2,1,0
Bx:Emit,3,1,2
Cmn:Cmn,2,1,0
Cmn:Emit,3,1,2
Cmp:Cmp,2,1,0
Cmp:Emit,3,1,2
Dmb:Dmb,2,1,0
Dmb:Emit,3,1,2
Dsb:Dsb,2,1,0
Dsb:Emit,3,1,2
Eor:Eor,2,1,0
Eor:Emit,3,1,2
Isb:Isb,2,1,0
Isb:Emit,3,1,2
Ldm:Ldm,2,1,0
Ldm:Emit,3,1,2
Ldmfd:Ldmfd,2,1,0
Ldmfd:Emit,3,1,2
Ldmia:Ldmia,2,1,0
Ldmia:Emit,3,1,2
Ldr:Ldr,2,1,0
Ldr:Emit,3,1,2
Ldrb:Ldrb,2,1,0
Ldrb:Emit,3,1,2
Ldrh:Ldrh,2,1,0
Ldrh:Emit,3,1,2
Ldrsb:Ldrsb,2,1,0
Ldrsb:Emit,3,1,2
Ldrsh:Ldrsh,2,1,0
Ldrsh:Emit,3,1,2
Lsl:Lsl,2,1,0
Lsl:Emit,3,1,2
Lsr:Lsr,2,1,0
Lsr:Emit,3,1,2
Mov:Mov,2,1,0
Mov:Emit,3,1,2
Mrs:Mrs,2,1,0
Mrs:Emit,3,1,2
Msr:Msr,2,1,0
Msr:Emit,3,1,2
Mul:Mul,2,1,0
Mul:Emit,3,1,2
Mvn:Mvn,2,1,0
Mvn:Emit,3,1,2
Nop:Nop,2,1,0
Nop:Emit,3,1,2
Orr:Orr,2,1,0
Orr:Emit,3,1,2
Pop:Pop,2,1,0
Pop:Emit,3,1,2
Push:Push,2,1,0
Push:Emit,3,1,2
Rev:Rev,2,1,0
Rev:Emit,3,1,2
Rev16:Rev16,2,1,0
Rev16:Emit,3,1,2
Revsh:Revsh,2,1,0
Revsh:Emit,3,1,2
Ror:Ror,2,1,0
Ror:Emit,3,1,2
Rsc:Rsc,2,1,0
Rsc:Emit,3,1,2
Rsb:Rsb,2,1,0
Rsb:Emit,3,1,2
Sbc:Sbc,2,1,0
Sbc:Emit,3,1,2
Sev:Sev,2,1,0
Sev:Emit,3,1,2
Stm:Stm,2,1,0
Stm:Emit,3,1,2
Stmea:Stmea,2,1,0
Stmea:Emit,3,1,2
Stmia:Stmia,2,1,0
Stmia:Emit,3,1,2
Str:Str,2,1,0
Str:Emit,3,1,2
Strb:Strb,2,1,0
Strb:Emit,3,1,2
Strh:Strh,2,1,0
Strh:Emit,3,1,2
Sub:Sub,2,1,0
Sub:Emit,3,1,2
Svc:Svc,2,1,0
Svc:Emit,3,1,2
Swi:Swi,2,1,0
Swi:Emit,3,1,2
Sxtb:Sxtb,2,1,0
Sxtb:Emit,3,1,2
Sxth:Sxth,2,1,0
Sxth:Emit,3,1,2
Teq:Teq,2,1,0
Teq:Emit,3,1,2
Tst:Tst,2,1,0
Tst:Emit,3,1,2
Uxtb:Uxtb,2,1,0
Uxtb:Emit,3,1,2
Uxth:Uxth,2,1,0
Uxth:Emit,3,1,2
Wfe:Wfe,2,1,0
Wfe:Emit,3,1,2
Wfi:Wfi,2,1,0
Wfi:Emit,3,1,2
Yield:Yield,2,1,0
Yield:Emit,3,1,2
IRTransformationStage:PopulateVisitationDictionary,7,1,0
IRTransformationStage:AddSigned,3,1,1
IRTransformationStage:AddUnsigned,3,1,1
IRTransformationStage:LogicalOr,3,1,1
IRTransformationStage:SubSigned,3,1,1
IRTransformationStage:SubUnsigned,3,1,1
