//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 oh1015@EEWS104A-005 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Thu Apr 28 16:41:55 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\oh1015\AppData\Local\Temp\log1532258b6d4.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows/System32' not writable, using C:/Users/oh1015/AppData/Local/Temp
project new -name CDT
set_working_dir {//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/CDT}
solution file add ./cdt.cpp
# /INPUTFILES/1
go analyze
# Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\CDT\CDT'. (PRJ-1)
# Moving session transcript to file "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\CDT\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\CDT\cdt.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 0.56 seconds, memory usage 147196kB, peak memory usage 182044kB (SOL-9)
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -DESIGN_HIERARCHY cdt
# /DESIGN_HIERARCHY cdt
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/cdt.cpp(13): Found top design routine 'cdt' specified by directive (CIN-52)
# $PROJECT_HOME/cdt.cpp(13): Synthesizing routine 'cdt' (CIN-13)
# $PROJECT_HOME/cdt.cpp(13): Inlining routine 'cdt' (CIN-14)
# $PROJECT_HOME/cdt.cpp(13): Optimizing block '/cdt' ... (CIN-4)
# $PROJECT_HOME/cdt.cpp(13): Inout port 'R_OUT' is only used as an output. (OPT-11)
# $PROJECT_HOME/cdt.cpp(13): Inout port 'G_OUT' is only used as an output. (OPT-11)
# $PROJECT_HOME/cdt.cpp(13): Inout port 'B_OUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/cdt': (Total ops = 44, Real ops = 7, Vars = 21) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 44, Real ops = 7, Vars = 15) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 44, Real ops = 7, Vars = 15) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 44, Real ops = 7, Vars = 21) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 44, Real ops = 7, Vars = 21) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 44, Real ops = 7, Vars = 15) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 21, Real ops = 4, Vars = 7) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 21, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 21, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 21, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 21, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 21, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 21, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 26, Real ops = 6, Vars = 7) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 20, Real ops = 6, Vars = 7) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 20, Real ops = 6, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 20, Real ops = 6, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 20, Real ops = 6, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 20, Real ops = 6, Vars = 11) (SOL-10)
# Design 'cdt' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'cdt.v1': elapsed time 0.27 seconds, memory usage 155080kB, peak memory usage 182044kB (SOL-9)
directive set /cdt/core/main -PIPELINE_INIT_INTERVAL 1
# /cdt/core/main/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'architect' on solution 'cdt.v1' (SOL-8)
# $PROJECT_HOME/cdt.cpp(13): Loop '/cdt/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'H_IN:rsc' (from var: H_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'S_IN:rsc' (from var: S_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'V_IN:rsc' (from var: V_IN) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'R_OUT:rsc' (from var: R_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 10). (MEM-2)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'G_OUT:rsc' (from var: G_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 10). (MEM-2)
# $PROJECT_HOME/cdt.cpp(13): I/O-Port inferred - resource 'B_OUT:rsc' (from var: B_OUT) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 10). (MEM-2)
# Info: Optimizing partition '/cdt': (Total ops = 27, Real ops = 7, Vars = 13) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 27, Real ops = 7, Vars = 5) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 7, Vars = 4) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 7, Vars = 12) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 7, Vars = 4) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 7, Vars = 12) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 22, Real ops = 7, Vars = 12) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 22, Real ops = 7, Vars = 4) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 52, Real ops = 10, Vars = 23) (SOL-10)
# Info: Optimizing partition '/cdt/core': (Total ops = 25, Real ops = 10, Vars = 6) (SOL-10)
# Design 'cdt' contains '10' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'cdt.v1': elapsed time 0.31 seconds, memory usage 155436kB, peak memory usage 182044kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'cdt.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/cdt/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/cdt.cpp(13): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/cdt.cpp(13): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 1, Area (Datapath, Register, Total) = 27.00, 0.00, 27.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 1, Area (Datapath, Register, Total) = 27.00, 0.00, 27.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'cdt.v1': elapsed time 0.05 seconds, memory usage 155352kB, peak memory usage 182044kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'cdt.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/cdt/core' (CRAAS-1)
# Global signal 'H_IN:rsc.z' added to design 'cdt' for component 'H_IN:rsc:mgc_in_wire' (LIB-3)
# Global signal 'S_IN:rsc.z' added to design 'cdt' for component 'S_IN:rsc:mgc_in_wire' (LIB-3)
# Global signal 'R_OUT:rsc.z' added to design 'cdt' for component 'R_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'G_OUT:rsc.z' added to design 'cdt' for component 'G_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'B_OUT:rsc.z' added to design 'cdt' for component 'B_OUT:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/cdt': (Total ops = 55, Real ops = 11, Vars = 30) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core': (Total ops = 37, Real ops = 10, Vars = 17) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core/core': (Total ops = 30, Real ops = 10, Vars = 10) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core/core': (Total ops = 23, Real ops = 10, Vars = 6) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 41, Real ops = 10, Vars = 23) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core': (Total ops = 26, Real ops = 10, Vars = 11) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core/core': (Total ops = 21, Real ops = 10, Vars = 6) (SOL-10)
# Info: Optimizing partition '/cdt': (Total ops = 41, Real ops = 10, Vars = 21) (SOL-10)
# Info: Optimizing partition '/cdt/cdt:core': (Total ops = 26, Real ops = 10, Vars = 11) (SOL-10)
# Error: Report generation failed
# Error: no space left on device
# Error:     while executing
# Error: "# Compiled -- no source code available
# Error: error "called a copy of a compiled script""
# Error:     (procedure "cleanup" line 1)
# Error:     invoked from within
# Error:     invoked from within
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/CDT/CDT/cdt.v1/concat_rtl.v
# Error: unknown identifier '' (Line 1) (READ-5)
# Error: syntax error at token '' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__schedule.sif', no designs read. (READ-4)
# Error: unknown identifier '' (Line 1) (READ-5)
# Error: syntax error at token '' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__schedule.sif', no designs read. (READ-4)
# Error: unknown identifier '' (Line 1) (READ-5)
# Error: syntax error at token '' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__schedule.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: errors encountered while running flows, check $errorInfo for more details
# Error: solution get: Unknown path '/TOP'
# Error: Package: Precision, Version: 2010a_up2, Flow: generate
# Error: Script: C:\PROGRA~1\CALYPT~1\CATAPU~1.126\Mgc_home\pkgs\sif\userware\En_na\flows\app_psr.flo ...
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# File '$PROJECT_HOME/cdt.cpp' saved
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Error: syntax error at token 'Ð' (Line 1) (READ-3)
# Error: Error reading SIF database 'sid1__dpfsm.sif', no designs read. (READ-4)
# Error: unknown identifier 'Ð' (Line 1) (READ-5)
# Input file has changed
go new
project save
# Saving project file '//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/CDT/CDT.ccs'. (PRJ-5)
quit -f
