INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sources_1/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sources_1/imports/ELD/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sim_1/imports/ELD/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
