
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005278                       # Number of seconds simulated
sim_ticks                                  5278446000                       # Number of ticks simulated
final_tick                                 5278446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190711                       # Simulator instruction rate (inst/s)
host_op_rate                                   358532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              184974783                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734632                       # Number of bytes of host memory used
host_seconds                                    28.54                       # Real time elapsed on the host
sim_insts                                     5442118                       # Number of instructions simulated
sim_ops                                      10231069                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         156864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         894720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1051584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       156864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       136960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          136960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           13980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29717837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169504434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199222271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29717837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29717837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25947031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25947031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25947031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29717837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169504434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225169302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006151231750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34767                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1996                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16431                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2140                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1049984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  135104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1051584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               136960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5278427500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16431                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.747413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.135380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.814377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2406     46.11%     46.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1394     26.72%     72.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418      8.01%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          292      5.60%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168      3.22%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      2.09%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      1.34%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      0.96%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          311      5.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5218                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.078125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.936715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    368.365503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           121     94.53%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      4.69%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.492188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.469141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     75.78%     75.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.56%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     20.31%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       156864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       893120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       135104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29717837.408964682370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169201314.174664288759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25595411.982996512204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        13980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     92108500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    510720250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 123206261250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37579.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36532.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57573019.28                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    295216250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               602828750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   82030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17994.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36744.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       198.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     284229.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 18214140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9658275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                55413540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4661460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            144135330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       614168160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        40477920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        844639260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1875909525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            355.390493                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4950917750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3959500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      59280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3498619750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    105403750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     264233500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1346949500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19106640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10144035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                61725300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6357960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            157074900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5375040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       607965420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        33328320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        842745900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1883961435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            356.915925                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4920057000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6989500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      59280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3499936750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     86785250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     292071750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1333382750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1397377                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1397377                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             38482                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1219570                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   59486                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2080                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1219570                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             869462                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           350108                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13819                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1540902                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      471676                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1792                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           228                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      689081                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           453                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10556893                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             774077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7063392                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1397377                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             928948                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       9549181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   77430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1047                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           876                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    688936                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10364095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.296046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.800270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8268051     79.78%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   134083      1.29%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   102288      0.99%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   217912      2.10%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    86818      0.84%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60286      0.58%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55236      0.53%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    55534      0.54%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1383887     13.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10364095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.132366                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.669079                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   608289                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7819397                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1229116                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                668578                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  38715                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               13069432                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  38715                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   694797                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6905941                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19761                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1291721                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1413160                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12893336                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15519                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 220664                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  22081                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 604328                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              177                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            17706342                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              31559283                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19464892                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            215836                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14148833                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3557509                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1029                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1013                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4873678                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1620417                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              515184                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50803                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17567                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12552540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1686                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  11729525                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8309                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2323156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3280988                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            864                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10364095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.131746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.889025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6246614     60.27%     60.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1701206     16.41%     76.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              561267      5.42%     82.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              362715      3.50%     85.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              458988      4.43%     90.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              570816      5.51%     95.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              209302      2.02%     97.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153700      1.48%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               99487      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10364095                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   84151     78.01%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    10      0.01%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    137      0.13%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    242      0.22%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     78.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   28      0.03%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12418     11.51%     89.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9917      9.19%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               706      0.65%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              253      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             85327      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9153030     78.03%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                16709      0.14%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                373775      3.19%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5599      0.05%     82.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1379      0.01%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8197      0.07%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18246      0.16%     82.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17193      0.15%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8511      0.07%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2805      0.02%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1526877     13.02%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              464214      3.96%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33305      0.28%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14347      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11729525                       # Type of FU issued
system.cpu.iq.rate                           1.111077                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      107873                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009197                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33715740                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          14684253                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11512772                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              223587                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             193266                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102624                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11640030                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112041                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           198172                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       307667                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       135382                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  38715                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1021838                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                164478                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12554226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1297                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1620417                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               515184                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6443                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                153789                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            145                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          15632                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        29781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45413                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              11658828                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1541732                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             70697                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2013394                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1168056                       # Number of branches executed
system.cpu.iew.exec_stores                     471662                       # Number of stores executed
system.cpu.iew.exec_rate                     1.104381                       # Inst execution rate
system.cpu.iew.wb_sent                       11629303                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11615396                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9347891                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15113115                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.100267                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618528                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2323310                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             822                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             38611                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10041455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.018883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.360616                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7739170     77.07%     77.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       641877      6.39%     83.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       227601      2.27%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       322181      3.21%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71703      0.71%     89.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       118767      1.18%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        19375      0.19%     91.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        35698      0.36%     91.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       865083      8.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10041455                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5442118                       # Number of instructions committed
system.cpu.commit.committedOps               10231069                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1692552                       # Number of memory references committed
system.cpu.commit.loads                       1312750                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1079808                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77092                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10123849                       # Number of committed integer instructions.
system.cpu.commit.function_calls                34066                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        70942      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8098625     79.16%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           14197      0.14%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           310927      3.04%     83.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.03%     83.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.06%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.11%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.13%     83.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.07%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1292629     12.63%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         367427      3.59%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.20%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10231069                       # Class of committed instruction
system.cpu.commit.bw_lim_events                865083                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21730751                       # The number of ROB reads
system.cpu.rob.rob_writes                    25433307                       # The number of ROB writes
system.cpu.timesIdled                            1584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          192798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5442118                       # Number of Instructions Simulated
system.cpu.committedOps                      10231069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.939850                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.939850                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.515504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.515504                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16906990                       # number of integer regfile reads
system.cpu.int_regfile_writes                10652645                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143374                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81105                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6161214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5060605                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4289757                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.397125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1682343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            212853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.903779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.397125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          938                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7099713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7099713                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1099701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1099701                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       369781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         369781                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1469482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1469482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1469482                       # number of overall hits
system.cpu.dcache.overall_hits::total         1469482                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       242208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        242208                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        10025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10025                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       252233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         252233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       252233                       # number of overall misses
system.cpu.dcache.overall_misses::total        252233                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5949919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5949919500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    470395499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    470395499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6420314999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6420314999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6420314999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6420314999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1341909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1341909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       379806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       379806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1721715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1721715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1721715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1721715                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.180495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.180495                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026395                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.146501                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.146501                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.146501                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.146501                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24565.330212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24565.330212                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46922.244289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46922.244289                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25453.905710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25453.905710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25453.905710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25453.905710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29900                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          679                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.627451                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.727273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199959                       # number of writebacks
system.cpu.dcache.writebacks::total            199959                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39369                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        39376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39376                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39376                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       202839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       202839                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10018                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       212857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       212857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       212857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       212857                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3176032500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3176032500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    460060499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    460060499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3636092999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3636092999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3636092999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3636092999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.151157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.151157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123631                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15657.898629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15657.898629                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45923.387802                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45923.387802                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17082.327567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17082.327567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17082.327567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17082.327567                       # average overall mshr miss latency
system.cpu.dcache.replacements                 211829                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.912358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              688043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            233.869137                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.912358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1380804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1380804                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       685101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          685101                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       685101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           685101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       685101                       # number of overall hits
system.cpu.icache.overall_hits::total          685101                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3830                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3830                       # number of overall misses
system.cpu.icache.overall_misses::total          3830                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    283640499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283640499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    283640499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283640499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    283640499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283640499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       688931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       688931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       688931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       688931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       688931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       688931                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005559                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005559                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74057.571540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74057.571540                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74057.571540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74057.571540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74057.571540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74057.571540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2136                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2429                       # number of writebacks
system.cpu.icache.writebacks::total              2429                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          888                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          888                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2942                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2942                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    227383500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    227383500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    227383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    227383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    227383500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    227383500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004270                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77288.749150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77288.749150                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77288.749150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77288.749150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77288.749150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77288.749150                       # average overall mshr miss latency
system.cpu.icache.replacements                   2429                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3994.918153                       # Cycle average of tags in use
system.l2.tags.total_refs                      429907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.701620                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.295601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       241.626320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3635.996231                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.058991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.887694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975322                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6897548                       # Number of tag accesses
system.l2.tags.data_accesses                  6897548                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       199959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           199959                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2409                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2409                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              5363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5363                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                486                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        193510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            193510                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               198873                       # number of demand (read+write) hits
system.l2.demand_hits::total                   199359                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 486                       # number of overall hits
system.l2.overall_hits::.cpu.data              198873                       # number of overall hits
system.l2.overall_hits::total                  199359                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            4651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4651                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2452                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9329                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13980                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16432                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2452                       # number of overall misses
system.l2.overall_misses::.cpu.data             13980                       # number of overall misses
system.l2.overall_misses::total                 16432                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    386683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     386683500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    217769000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    217769000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    839305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    839305000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    217769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1225988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1443757500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    217769000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1225988500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1443757500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       199959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       199959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2409                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         10014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       202839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        202839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           212853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               215791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          212853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              215791                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.464450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.464450                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.834581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834581                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.045992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045992                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.834581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.065679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.834581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.065679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076148                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83139.862395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83139.862395                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88812.805873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88812.805873                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89967.306249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89967.306249                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88812.805873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87695.886981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87862.554771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88812.805873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87695.886981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87862.554771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2140                       # number of writebacks
system.l2.writebacks::total                      2140                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         4651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4651                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2451                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9329                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16431                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    340173500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    340173500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    193245500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    193245500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    746015000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    746015000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    193245500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1086188500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1279434000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    193245500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1086188500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1279434000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.464450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.464450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.834241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.834241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.045992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045992                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.834241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.065679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076143                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.834241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.065679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076143                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73139.862395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73139.862395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78843.533252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78843.533252                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79967.306249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79967.306249                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78843.533252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77695.886981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77867.080519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78843.533252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77695.886981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77867.080519                       # average overall mshr miss latency
system.l2.replacements                          13308                       # number of replacements
system.membus.snoop_filter.tot_requests         28605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        12180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11780                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2140                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10030                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4651                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11780                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1188544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1188544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1188544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16435                       # Request fanout histogram
system.membus.reqLayer2.occupancy            41564500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87791500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       430057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       214269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1243                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1242                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5278446000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            205781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       202099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23038                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2942                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       202839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       637543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                645852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     26419968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13312                       # Total snoops (count)
system.tol2bus.snoopTraffic                    137216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           229107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 227808     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1298      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             229107                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          417416500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4413998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         319281500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
