Time resolution is 1 ps
$stop called at time : 200 ns : File "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v" Line 88
$stop called at time : 200 ns : File "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v" Line 88
$stop called at time : 200 ns : File "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v" Line 88
