-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-005                                 
-- Generated date:              Thu May 05 16:27:22 +0100 2016                      

Solution Settings: FrameBuffer.v1
  Current state: schedule
  Project: FrameBuffer
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/Frame_Buffer.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /FrameBuffer/core                      12 2621444          3      2621441  0          
    Design Total:                          12 2621444          3      2621441  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /FrameBuffer/core        
    
  I/O Data Ranges
    Port          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------- ---- -------- --------- --------- ------- -------- --------
    row:rsc.z     IN   Unsigned        11                                     
    col:rsc.z     IN   Unsigned        10                                     
    data_in:rsc.z IN   Unsigned         4                                     
    write:rsc.z   IN   Unsigned         1                                     
    clk           IN   Unsigned         1                                     
    rst           IN   Unsigned         1                                     
    out:rsc.z     OUT  Unsigned         4                                     
    
  Memory Resources
    Resource Name: /FrameBuffer/row:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 11
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /FrameBuffer/row    0:10 00000000-00000000 (0-0) 
      
    Resource Name: /FrameBuffer/col:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /FrameBuffer/col     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /FrameBuffer/data_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /FrameBuffer/data_in     0:3 00000000-00000000 (0-0) 
      
    Resource Name: /FrameBuffer/write:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /FrameBuffer/write     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /FrameBuffer/out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /FrameBuffer/out     0:3 00000000-00000000 (0-0) 
      
    Resource Name: /FrameBuffer/core/data:rsc
      Memory Component: singleport                   Size:         1310720 x 4
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable               Indices Phys Memory Address           
      ---------------------- ------- -----------------------------
      /FrameBuffer/core/data     0:3 0013ffff-00000000 (1310719-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init     Comments 
    ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- ------------
    /FrameBuffer/core core:rlp           Infinite       1      2621444   52.43 ms                           
    /FrameBuffer/core   data:vinit        1310720       2     (2621440) (52.43 ms)             reset action 
    /FrameBuffer/core   main             Infinite       3            3   60.00 ns                           
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- ------------
    /FrameBuffer/core core:rlp                   1                        0.00                3               
    /FrameBuffer/core   data:vinit        (2621440)                       0.00         (2621440) reset action 
    /FrameBuffer/core   main                     3                        0.00                3               
    
  End of Report
