;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	SUB #12, @200
	SUB #12, @200
	SLT -3, 60
	MOV -2, 100
	SUB @3, 507
	MOV -2, 100
	MOV -2, 100
	MOV @9, 703
	SLT 20, @12
	SLT 210, 60
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	ADD 1, 20
	SUB @121, 106
	SLT 20, @12
	DJN -39, 26
	SUB -207, <-120
	SUB 0, 7
	SLT 20, @12
	MOV @9, 703
	SUB #12, @200
	SUB #12, @200
	CMP @-127, 100
	MOV @0, 702
	MOV @0, 702
	SUB @0, -70
	SLT 20, @12
	SLT -30, 26
	SLT 20, @12
	CMP @103, 30
	SUB @0, -70
	SUB @121, 106
	ADD -30, 26
	SUB 300, 90
	SUB 300, 90
	MOV -1, <-20
	MOV -1, <-20
	SLT #270, <1
	MOV @0, 702
	SUB <300, 260
	CMP <300, 260
	MOV -2, 100
	MOV -7, <-20
	MOV -7, <-20
