<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2020.2-->
<!-- ##TE Last Modification:2021.05.26-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0803_4ev_1e" display_name="TE0803-*-4DE21-L/-04EV-1EB/-04EV-1E3 (4GB DDR). *SPRT PCB: REV03,REV02" url="trenz.org/te0803-info" preset_file="preset.xml">
  <images>
    <image name="te0803_board.png" display_name="TE0803 BOARD" sub_type="board">
      <description>TE0803 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="0">0.3</revision>
    <revision id="0">0.2</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>3.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Zynq UltraScale+ MPSoC TE0803-*-4DE21-L/-04EV-1EB/-04EV-1E3 (4GB DDR) Board (form factor 5.2x7.6 cm) with 4x 1 GByte  DDR4, speed grade -1 and extended temperature range. *Supported PCB Revisions: REV03, REV02. Board Part is only with minimum PS-Setup. Use for own carrier or simple SDK debugging. User must configure B2B MIOs manually, depending on his carrier board connection. Without user PS configuration only JTAG and QSPI boot is possible with this board part file.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="TE0803" type="fpga" part_name="xczu4ev-sfvc784-1-e" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <!-- <connections> -->
  <!-- </connections> -->
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <!-- <ip_associated_rules> -->
    <!-- <ip_associated_rule name="default"> -->
    <!-- </ip_associated_rule> -->
  <!-- </ip_associated_rules> -->
<!-- ##################################################################### -->
</board>
