# 1 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts"
# 46 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun9i-a80.dtsi" 1
# 45 "arch/arm/boot/dts/sun9i-a80.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 46 "arch/arm/boot/dts/sun9i-a80.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun9i-a80-ccu.h" 1
# 48 "arch/arm/boot/dts/sun9i-a80.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun9i-a80-de.h" 1
# 49 "arch/arm/boot/dts/sun9i-a80.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun9i-a80-usb.h" 1
# 50 "arch/arm/boot/dts/sun9i-a80.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun9i-a80-ccu.h" 1
# 51 "arch/arm/boot/dts/sun9i-a80.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun9i-a80-de.h" 1
# 52 "arch/arm/boot/dts/sun9i-a80.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun9i-a80-usb.h" 1
# 53 "arch/arm/boot/dts/sun9i-a80.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &gmac;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   cci-control-port = <&cci_control0>;
   clock-frequency = <12000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   cci-control-port = <&cci_control0>;
   clock-frequency = <12000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x1>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   cci-control-port = <&cci_control0>;
   clock-frequency = <12000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x2>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   cci-control-port = <&cci_control0>;
   clock-frequency = <12000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x3>;
  };

  cpu4: cpu@100 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   cci-control-port = <&cci_control1>;
   clock-frequency = <18000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x100>;
  };

  cpu5: cpu@101 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   cci-control-port = <&cci_control1>;
   clock-frequency = <18000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x101>;
  };

  cpu6: cpu@102 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   cci-control-port = <&cci_control1>;
   clock-frequency = <18000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x102>;
  };

  cpu7: cpu@103 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   cci-control-port = <&cci_control1>;
   clock-frequency = <18000000>;
   enable-method = "allwinner,sun9i-a80-smp";
   reg = <0x103>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <24000000>;
  arm,cpu-registers-not-fw-configured;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;




  ranges = <0 0 0 0x20000000>;
# 170 "arch/arm/boot/dts/sun9i-a80.dtsi"
  osc24M: clk-24M {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };






  osc32k: clk-32k {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <1>;
   clock-mult = <1>;
   clock-output-names = "osc32k";
  };
# 199 "arch/arm/boot/dts/sun9i-a80.dtsi"
  mii_phy_tx_clk: mii_phy_tx_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <25000000>;
   clock-output-names = "mii_phy_tx";
  };

  gmac_int_tx_clk: gmac_int_tx_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   clock-output-names = "gmac_int_tx";
  };

  gmac_tx_clk: clk@800030 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-gmac-clk";
   reg = <0x00800030 0x4>;
   clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
   clock-output-names = "gmac_tx";
  };

  cpus_clk: clk@8001410 {
   compatible = "allwinner,sun9i-a80-cpus-clk";
   reg = <0x08001410 0x4>;
   #clock-cells = <0>;
   clocks = <&osc32k>, <&osc24M>,
     <&ccu 3>,
     <&ccu 2>;
   clock-output-names = "cpus";
  };

  ahbs: clk-ahbs {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;
   clock-div = <1>;
   clock-mult = <1>;
   clocks = <&cpus_clk>;
   clock-output-names = "ahbs";
  };

  apbs: clk@800141c {
   compatible = "allwinner,sun8i-a23-apb0-clk";
   reg = <0x0800141c 0x4>;
   #clock-cells = <0>;
   clocks = <&ahbs>;
   clock-output-names = "apbs";
  };

  apbs_gates: clk@8001428 {
   compatible = "allwinner,sun9i-a80-apbs-gates-clk";
   reg = <0x08001428 0x4>;
   #clock-cells = <1>;
   clocks = <&apbs>;
   clock-indices = <0>, <1>,
     <2>, <3>,
     <4>, <5>,
     <6>, <7>,
     <12>, <13>,
     <16>, <17>,
     <18>, <20>;
   clock-output-names = "apbs_pio", "apbs_ir",
     "apbs_timer", "apbs_rsb",
     "apbs_uart", "apbs_1wire",
     "apbs_i2c0", "apbs_i2c1",
     "apbs_ps2_0", "apbs_ps2_1",
     "apbs_dma", "apbs_i2s0",
     "apbs_i2s1", "apbs_twd";
  };

  r_1wire_clk: clk@8001450 {
   reg = <0x08001450 0x4>;
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   clocks = <&osc32k>, <&osc24M>;
   clock-output-names = "r_1wire";
  };

  r_ir_clk: clk@8001454 {
   reg = <0x08001454 0x4>;
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   clocks = <&osc32k>, <&osc24M>;
   clock-output-names = "r_ir";
  };
 };

 de: display-engine {
  compatible = "allwinner,sun9i-a80-display-engine";
  allwinner,pipelines = <&fe0>, <&fe1>;
  status = "disabled";
 };

 soc@20000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;




  ranges = <0 0 0 0x20000000>;

  sram_b: sram@20000 {

   compatible = "mmio-sram";
   reg = <0x00020000 0x40000>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x00020000 0x40000>;

   smp-sram@1000 {




    compatible = "allwinner,sun9i-a80-smp-sram";
    reg = <0x1000 0x8>;
   };
  };

  gmac: ethernet@830000 {
   compatible = "allwinner,sun7i-a20-gmac";
   reg = <0x00830000 0x1054>;
   interrupts = <0 82 4>;
   interrupt-names = "macirq";
   clocks = <&ccu 97>, <&gmac_tx_clk>;
   clock-names = "stmmaceth", "allwinner_gmac_tx";
   resets = <&ccu 17>;
   reset-names = "stmmaceth";
   snps,pbl = <2>;
   snps,fixed-burst;
   snps,force_sf_dma_mode;
   status = "disabled";

   mdio: mdio {
    compatible = "snps,dwmac-mdio";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  ehci0: usb@a00000 {
   compatible = "allwinner,sun9i-a80-ehci", "generic-ehci";
   reg = <0x00a00000 0x100>;
   interrupts = <0 72 4>;
   clocks = <&usb_clocks 0>;
   resets = <&usb_clocks 0>;
   phys = <&usbphy1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci0: usb@a00400 {
   compatible = "allwinner,sun9i-a80-ohci", "generic-ohci";
   reg = <0x00a00400 0x100>;
   interrupts = <0 73 4>;
   clocks = <&usb_clocks 0>,
     <&usb_clocks 1>;
   resets = <&usb_clocks 0>;
   phys = <&usbphy1>;
   phy-names = "usb";
   status = "disabled";
  };

  usbphy1: phy@a00800 {
   compatible = "allwinner,sun9i-a80-usb-phy";
   reg = <0x00a00800 0x4>;
   clocks = <&usb_clocks 5>;
   clock-names = "phy";
   resets = <&usb_clocks 3>;
   reset-names = "phy";
   status = "disabled";
   #phy-cells = <0>;
  };

  ehci1: usb@a01000 {
   compatible = "allwinner,sun9i-a80-ehci", "generic-ehci";
   reg = <0x00a01000 0x100>;
   interrupts = <0 74 4>;
   clocks = <&usb_clocks 2>;
   resets = <&usb_clocks 1>;
   phys = <&usbphy2>;
   phy-names = "usb";
   status = "disabled";
  };

  usbphy2: phy@a01800 {
   compatible = "allwinner,sun9i-a80-usb-phy";
   reg = <0x00a01800 0x4>;
   clocks = <&usb_clocks 7>,
     <&usb_clocks 10>,
     <&usb_clocks 6>;
   clock-names = "phy",
          "hsic_12M",
          "hsic_480M";
   resets = <&usb_clocks 5>,
     <&usb_clocks 4>;
   reset-names = "phy",
          "hsic";
   status = "disabled";
   #phy-cells = <0>;

   phy_type = "hsic";
  };

  ehci2: usb@a02000 {
   compatible = "allwinner,sun9i-a80-ehci", "generic-ehci";
   reg = <0x00a02000 0x100>;
   interrupts = <0 76 4>;
   clocks = <&usb_clocks 3>;
   resets = <&usb_clocks 2>;
   phys = <&usbphy3>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci2: usb@a02400 {
   compatible = "allwinner,sun9i-a80-ohci", "generic-ohci";
   reg = <0x00a02400 0x100>;
   interrupts = <0 77 4>;
   clocks = <&usb_clocks 3>,
     <&usb_clocks 4>;
   resets = <&usb_clocks 2>;
   phys = <&usbphy3>;
   phy-names = "usb";
   status = "disabled";
  };

  usbphy3: phy@a02800 {
   compatible = "allwinner,sun9i-a80-usb-phy";
   reg = <0x00a02800 0x4>;
   clocks = <&usb_clocks 9>,
     <&usb_clocks 10>,
     <&usb_clocks 8>;
   clock-names = "phy",
          "hsic_12M",
          "hsic_480M";
   resets = <&usb_clocks 7>,
     <&usb_clocks 6>;
   reset-names = "phy",
          "hsic";
   status = "disabled";
   #phy-cells = <0>;
  };

  usb_clocks: clock@a08000 {
   compatible = "allwinner,sun9i-a80-usb-clks";
   reg = <0x00a08000 0x8>;
   clocks = <&ccu 96>, <&osc24M>;
   clock-names = "bus", "hosc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  cpucfg@1700000 {
   compatible = "allwinner,sun9i-a80-cpucfg";
   reg = <0x01700000 0x100>;
  };

  crypto: crypto@1c02000 {
   compatible = "allwinner,sun9i-a80-crypto";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 80 4>;
   resets = <&ccu 3>;
   clocks = <&ccu 83>, <&ccu 46>;
   clock-names = "bus", "mod";
  };

  mmc0: mmc@1c0f000 {
   compatible = "allwinner,sun9i-a80-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&mmc_config_clk 0>, <&ccu 33>,
     <&ccu 35>,
     <&ccu 34>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 0>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@1c10000 {
   compatible = "allwinner,sun9i-a80-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&mmc_config_clk 1>, <&ccu 36>,
     <&ccu 38>,
     <&ccu 37>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 1>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@1c11000 {
   compatible = "allwinner,sun9i-a80-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&mmc_config_clk 2>, <&ccu 39>,
     <&ccu 41>,
     <&ccu 40>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 2>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc3: mmc@1c12000 {
   compatible = "allwinner,sun9i-a80-mmc";
   reg = <0x01c12000 0x1000>;
   clocks = <&mmc_config_clk 3>, <&ccu 42>,
     <&ccu 44>,
     <&ccu 43>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 3>;
   reset-names = "ahb";
   interrupts = <0 63 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc_config_clk: clk@1c13000 {
   compatible = "allwinner,sun9i-a80-mmc-config-clk";
   reg = <0x01c13000 0x10>;
   clocks = <&ccu 84>;
   resets = <&ccu 4>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   clock-output-names = "mmc0_config", "mmc1_config",
          "mmc2_config", "mmc3_config";
  };

  gic: interrupt-controller@1c41000 {
   compatible = "arm,gic-400";
   reg = <0x01c41000 0x1000>,
         <0x01c42000 0x2000>,
         <0x01c44000 0x2000>,
         <0x01c46000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  cci: cci@1c90000 {
   compatible = "arm,cci-400";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x01c90000 0x1000>;
   ranges = <0x0 0x01c90000 0x10000>;

   cci_control0: slave-if@4000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x4000 0x1000>;
   };

   cci_control1: slave-if@5000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x5000 0x1000>;
   };

   pmu@9000 {
     compatible = "arm,cci-400-pmu,r1";
     reg = <0x9000 0x5000>;
     interrupts = <0 134 4>,
           <0 134 4>,
           <0 134 4>,
           <0 134 4>,
           <0 134 4>;
   };
  };

  de_clocks: clock@3000000 {
   compatible = "allwinner,sun9i-a80-de-clks";
   reg = <0x03000000 0x30>;
   clocks = <&ccu 55>,
     <&ccu 54>,
     <&ccu 107>;
   clock-names = "mod",
          "dram",
          "bus";
   resets = <&ccu 29>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  fe0: display-frontend@3100000 {
   compatible = "allwinner,sun9i-a80-display-frontend";
   reg = <0x03100000 0x40000>;
   interrupts = <0 93 4>;
   clocks = <&de_clocks 21>, <&de_clocks 0>,
     <&de_clocks 11>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&de_clocks 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    fe0_out: port@1 {
     reg = <1>;

     fe0_out_deu0: endpoint {
      remote-endpoint = <&deu0_in_fe0>;
     };
    };
   };
  };

  fe1: display-frontend@3140000 {
   compatible = "allwinner,sun9i-a80-display-frontend";
   reg = <0x03140000 0x40000>;
   interrupts = <0 94 4>;
   clocks = <&de_clocks 22>, <&de_clocks 1>,
     <&de_clocks 12>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&de_clocks 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    fe1_out: port@1 {
     reg = <1>;

     fe1_out_deu1: endpoint {
      remote-endpoint = <&deu1_in_fe1>;
     };
    };
   };
  };

  be0: display-backend@3200000 {
   compatible = "allwinner,sun9i-a80-display-backend";
   reg = <0x03200000 0x40000>;
   interrupts = <0 95 4>;
   clocks = <&de_clocks 26>, <&de_clocks 5>,
     <&de_clocks 16>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&de_clocks 5>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    be0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     be0_in_deu0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&deu0_out_be0>;
     };

     be0_in_deu1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&deu1_out_be0>;
     };
    };

    be0_out: port@1 {
     reg = <1>;

     be0_out_drc0: endpoint {
      remote-endpoint = <&drc0_in_be0>;
     };
    };
   };
  };

  be1: display-backend@3240000 {
   compatible = "allwinner,sun9i-a80-display-backend";
   reg = <0x03240000 0x40000>;
   interrupts = <0 96 4>;
   clocks = <&de_clocks 27>, <&de_clocks 6>,
     <&de_clocks 17>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&de_clocks 6>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    be1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     be1_in_deu0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&deu0_out_be1>;
     };

     be1_in_deu1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&deu1_out_be1>;
     };
    };

    be1_out: port@1 {
     reg = <1>;

     be1_out_drc1: endpoint {
      remote-endpoint = <&drc1_in_be1>;
     };
    };
   };
  };

  deu0: deu@3300000 {
   compatible = "allwinner,sun9i-a80-deu";
   reg = <0x03300000 0x40000>;
   interrupts = <0 92 4>;
   clocks = <&de_clocks 24>,
     <&de_clocks 3>,
     <&de_clocks 14>;
   clock-names = "ahb",
          "mod",
          "ram";
   resets = <&de_clocks 3>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    deu0_in: port@0 {
     reg = <0>;

     deu0_in_fe0: endpoint {
      remote-endpoint = <&fe0_out_deu0>;
     };
    };

    deu0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     deu0_out_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_in_deu0>;
     };

     deu0_out_be1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&be1_in_deu0>;
     };
    };
   };
  };

  deu1: deu@3340000 {
   compatible = "allwinner,sun9i-a80-deu";
   reg = <0x03340000 0x40000>;
   interrupts = <0 92 4>;
   clocks = <&de_clocks 25>,
     <&de_clocks 4>,
     <&de_clocks 15>;
   clock-names = "ahb",
          "mod",
          "ram";
   resets = <&de_clocks 4>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    deu1_in: port@0 {
     reg = <0>;

     deu1_in_fe1: endpoint {
      remote-endpoint = <&fe1_out_deu1>;
     };
    };

    deu1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     deu1_out_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_in_deu1>;
     };

     deu1_out_be1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&be1_in_deu1>;
     };
    };
   };
  };

  drc0: drc@3400000 {
   compatible = "allwinner,sun9i-a80-drc";
   reg = <0x03400000 0x40000>;
   interrupts = <0 91 4>;
   clocks = <&de_clocks 29>,
     <&de_clocks 8>,
     <&de_clocks 19>;
   clock-names = "ahb",
          "mod",
          "ram";
   resets = <&de_clocks 8>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    drc0_in: port@0 {
     reg = <0>;

     drc0_in_be0: endpoint {
      remote-endpoint = <&be0_out_drc0>;
     };
    };

    drc0_out: port@1 {
     reg = <1>;

     drc0_out_tcon0: endpoint {
      remote-endpoint = <&tcon0_in_drc0>;
     };
    };
   };
  };

  drc1: drc@3440000 {
   compatible = "allwinner,sun9i-a80-drc";
   reg = <0x03440000 0x40000>;
   interrupts = <0 91 4>;
   clocks = <&de_clocks 30>,
     <&de_clocks 9>,
     <&de_clocks 20>;
   clock-names = "ahb",
          "mod",
          "ram";
   resets = <&de_clocks 9>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    drc1_in: port@0 {
     reg = <0>;

     drc1_in_be1: endpoint {
      remote-endpoint = <&be1_out_drc1>;
     };
    };

    drc1_out: port@1 {
     reg = <1>;

     drc1_out_tcon1: endpoint {
      remote-endpoint = <&tcon1_in_drc1>;
     };
    };
   };
  };

  tcon0: lcd-controller@3c00000 {
   compatible = "allwinner,sun9i-a80-tcon-lcd";
   reg = <0x03c00000 0x10000>;
   interrupts = <0 86 4>;
   clocks = <&ccu 102>, <&ccu 58>;
   clock-names = "ahb", "tcon-ch0";
   resets = <&ccu 22>,
     <&ccu 24>,
     <&ccu 25>;
   reset-names = "lcd",
          "edp",
          "lvds";
   clock-output-names = "tcon0-pixel-clock";
   #clock-cells = <0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon0_in: port@0 {
     reg = <0>;

     tcon0_in_drc0: endpoint {
      remote-endpoint = <&drc0_out_tcon0>;
     };
    };

    tcon0_out: port@1 {
     reg = <1>;
    };
   };
  };

  tcon1: lcd-controller@3c10000 {
   compatible = "allwinner,sun9i-a80-tcon-tv";
   reg = <0x03c10000 0x10000>;
   interrupts = <0 87 4>;
   clocks = <&ccu 103>, <&ccu 59>;
   clock-names = "ahb", "tcon-ch1";
   resets = <&ccu 23>, <&ccu 24>;
   reset-names = "lcd", "edp";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon1_in: port@0 {
     reg = <0>;

     tcon1_in_drc1: endpoint {
      remote-endpoint = <&drc1_out_tcon1>;
     };
    };

    tcon1_out: port@1 {
     reg = <1>;
    };
   };
  };

  ccu: clock@6000000 {
   compatible = "allwinner,sun9i-a80-ccu";
   reg = <0x06000000 0x800>;
   clocks = <&osc24M>, <&osc32k>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  timer@6000c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x06000c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>,
         <0 20 4>,
         <0 21 4>,
         <0 22 4>,
         <0 23 4>;

   clocks = <&osc24M>;
  };

  wdt: watchdog@6000ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x06000ca0 0x20>;
   interrupts = <0 24 4>;
   clocks = <&osc24M>;
  };

  pio: pinctrl@6000800 {
   compatible = "allwinner,sun9i-a80-pinctrl";
   reg = <0x06000800 0x400>;
   interrupts = <0 11 4>,
         <0 15 4>,
         <0 16 4>,
         <0 17 4>,
         <0 120 4>;
   clocks = <&ccu 111>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   gmac_rgmii_pins: gmac-rgmii-pins {
    pins = "PA0", "PA1", "PA2", "PA3", "PA4", "PA5",
           "PA7", "PA8", "PA9", "PA10", "PA12",
           "PA13", "PA15", "PA16", "PA17";
    function = "gmac";




    drive-strength = <40>;
   };

   i2c3_pins: i2c3-pins {
    pins = "PG10", "PG11";
    function = "i2c3";
   };

   lcd0_rgb888_pins: lcd0-rgb888-pins {
    pins = "PD0", "PD1", "PD2", "PD3",
           "PD4", "PD5", "PD6", "PD7",
           "PD8", "PD9", "PD10", "PD11",
           "PD12", "PD13", "PD14", "PD15",
           "PD16", "PD17", "PD18", "PD19",
           "PD20", "PD21", "PD22", "PD23",
           "PD24", "PD25", "PD26", "PD27";
    function = "lcd0";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1" ,"PF2", "PF3",
           "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc1_pins: mmc1-pins {
    pins = "PG0", "PG1" ,"PG2", "PG3",
       "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_8bit_pins: mmc2-8bit-pins {
    pins = "PC6", "PC7", "PC8", "PC9",
           "PC10", "PC11", "PC12",
           "PC13", "PC14", "PC15",
           "PC16";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   uart0_ph_pins: uart0-ph-pins {
    pins = "PH12", "PH13";
    function = "uart0";
   };

   uart4_pins: uart4-pins {
    pins = "PG12", "PG13", "PG14", "PG15";
    function = "uart4";
   };
  };

  uart0: serial@7000000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 124>;
   resets = <&ccu 45>;
   status = "disabled";
  };

  uart1: serial@7000400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 125>;
   resets = <&ccu 46>;
   status = "disabled";
  };

  uart2: serial@7000800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 126>;
   resets = <&ccu 47>;
   status = "disabled";
  };

  uart3: serial@7000c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 127>;
   resets = <&ccu 48>;
   status = "disabled";
  };

  uart4: serial@7001000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07001000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 128>;
   resets = <&ccu 49>;
   status = "disabled";
  };

  uart5: serial@7001400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07001400 0x400>;
   interrupts = <0 5 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 129>;
   resets = <&ccu 50>;
   status = "disabled";
  };

  i2c0: i2c@7002800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07002800 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 119>;
   resets = <&ccu 40>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@7002c00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07002c00 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 120>;
   resets = <&ccu 41>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@7003000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003000 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 121>;
   resets = <&ccu 42>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@7003400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003400 0x400>;
   interrupts = <0 9 4>;
   clocks = <&ccu 122>;
   resets = <&ccu 43>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c4: i2c@7003800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003800 0x400>;
   interrupts = <0 10 4>;
   clocks = <&ccu 123>;
   resets = <&ccu 44>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  r_wdt: watchdog@8001000 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x08001000 0x20>;
   interrupts = <0 36 4>;
   clocks = <&osc24M>;
  };

  prcm@8001400 {
   compatible = "allwinner,sun9i-a80-prcm";
   reg = <0x08001400 0x200>;
  };

  apbs_rst: reset@80014b0 {
   reg = <0x080014b0 0x4>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   #reset-cells = <1>;
  };

  nmi_intc: interrupt-controller@80015a0 {
   compatible = "allwinner,sun9i-a80-nmi";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x080015a0 0xc>;
   interrupts = <0 32 4>;
  };

  r_ir: ir@8002000 {
   compatible = "allwinner,sun6i-a31-ir";
   interrupts = <0 37 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&r_ir_pins>;
   clocks = <&apbs_gates 1>, <&r_ir_clk>;
   clock-names = "apb", "ir";
   resets = <&apbs_rst 1>;
   reg = <0x08002000 0x40>;
   status = "disabled";
  };

  r_uart: serial@8002800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x08002800 0x400>;
   interrupts = <0 38 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apbs_gates 4>;
   resets = <&apbs_rst 4>;
   status = "disabled";
  };

  r_pio: pinctrl@8002c00 {
   compatible = "allwinner,sun9i-a80-r-pinctrl";
   reg = <0x08002c00 0x400>;
   interrupts = <0 45 4>,
         <0 46 4>;
   clocks = <&apbs_gates 0>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   r_ir_pins: r-ir-pins {
    pins = "PL6";
    function = "s_cir_rx";
   };

   r_rsb_pins: r-rsb-pins {
    pins = "PN0", "PN1";
    function = "s_rsb";
    drive-strength = <20>;
    bias-pull-up;
   };
  };

  r_rsb: rsb@8003400 {
   compatible = "allwinner,sun8i-a23-rsb";
   reg = <0x08003400 0x400>;
   interrupts = <0 39 4>;
   clocks = <&apbs_gates 3>;
   clock-frequency = <3000000>;
   resets = <&apbs_rst 3>;
   pinctrl-names = "default";
   pinctrl-0 = <&r_rsb_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };
};
# 48 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 50 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts" 2

/ {
 model = "Cubietech Cubieboard4";
 compatible = "cubietech,a80-cubieboard4", "allwinner,sun9i-a80";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";

  led-0 {
   label = "cubieboard4:green:usr";
   gpios = <&pio 7 17 0>;
  };

  led-1 {
   label = "cubieboard4:red:usr";
   gpios = <&pio 7 6 0>;
  };
 };

 vga-connector {
  compatible = "vga-connector";
  label = "vga";
  ddc-i2c-bus = <&i2c3>;

  port {
   vga_con_in: endpoint {
    remote-endpoint = <&vga_dac_out>;
   };
  };
 };

 vga-dac {
  compatible = "corpro,gm7123", "adi,adv7123";
  vdd-supply = <&reg_dcdc1>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    vga_dac_in: endpoint {
     remote-endpoint = <&tcon0_out_vga>;
    };
   };

   port@1 {
    reg = <1>;

    vga_dac_out: endpoint {
     remote-endpoint = <&vga_con_in>;
    };
   };
  };
 };

 wifi_pwrseq: wifi-pwrseq {
  compatible = "mmc-pwrseq-simple";
  clocks = <&ac100_rtc 1>;
  clock-names = "ext_clock";

  reset-gpios = <&r_pio 0 2 1>;
 };
};

&de {
 status = "okay";
};

&gmac {
 pinctrl-names = "default";
 pinctrl-0 = <&gmac_rgmii_pins>;
 phy-handle = <&phy1>;
 phy-mode = "rgmii-id";
 phy-supply = <&reg_cldo1>;
 status = "okay";
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins>;
 status = "okay";
};

&mdio {
 phy1: ethernet-phy@1 {
  reg = <1>;
 };
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins>;
 vmmc-supply = <&reg_dcdc1>;
 bus-width = <4>;
 cd-gpios = <&pio 7 18 1>;
 status = "okay";
};

&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 vmmc-supply = <&reg_dldo1>;
 vqmmc-supply = <&reg_cldo3>;
 mmc-pwrseq = <&wifi_pwrseq>;
 bus-width = <4>;
 non-removable;
 status = "okay";
};

&mmc1_pins {
 bias-pull-up;
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_8bit_pins>;
 vmmc-supply = <&reg_dcdc1>;
 bus-width = <8>;
 non-removable;
 cap-mmc-hw-reset;
 status = "okay";
};

&mmc2_8bit_pins {

 drive-strength = <40>;
};

&osc32k {

 clocks = <&ac100_rtc 0>;
};

&pio {
 vcc-pa-supply = <&reg_ldo_io1>;
 vcc-pb-supply = <&reg_aldo2>;
 vcc-pc-supply = <&reg_dcdc1>;
 vcc-pd-supply = <&reg_dc1sw>;
 vcc-pe-supply = <&reg_eldo2>;
 vcc-pf-supply = <&reg_dcdc1>;
 vcc-pg-supply = <&reg_ldo_io0>;
 vcc-ph-supply = <&reg_dcdc1>;
};

&r_ir {
 status = "okay";
};

&r_pio {
 vcc-pl-supply = <&reg_dldo2>;
 vcc-pm-supply = <&reg_eldo3>;
};

&r_rsb {
 status = "okay";

 axp809: pmic@3a3 {
  reg = <0x3a3>;
  interrupt-parent = <&nmi_intc>;
  interrupts = <0 8>;

  regulators {
   reg_aldo1: aldo1 {




    regulator-always-on;
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc33-usbh";
   };

   reg_aldo2: aldo2 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc-pb-io-cam";
   };

   aldo3 {

   };

   reg_dc1sw: dc1sw {
    regulator-name = "vcc-pd";
   };

   reg_dc5ldo: dc5ldo {
    regulator-always-on;
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-cpus-09-usbh";
   };

   reg_dcdc1: dcdc1 {
    regulator-always-on;
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc-3v";
   };

   reg_dcdc2: dcdc2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-gpu";
   };

   reg_dcdc3: dcdc3 {
    regulator-always-on;
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-cpua";
   };

   reg_dcdc4: dcdc4 {
    regulator-always-on;
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-sys-usb0-hdmi";
   };

   reg_dcdc5: dcdc5 {
    regulator-always-on;
    regulator-min-microvolt = <1425000>;
    regulator-max-microvolt = <1575000>;
    regulator-name = "vcc-dram";
   };

   reg_dldo1: dldo1 {






    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc-wifi";
   };

   reg_dldo2: dldo2 {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc-pl";
   };

   reg_eldo1: eldo1 {
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
    regulator-name = "vcc-dvdd-cam";
   };

   reg_eldo2: eldo2 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc-pe";
   };

   reg_eldo3: eldo3 {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc-pm-codec-io1";
   };

   reg_ldo_io0: ldo_io0 {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc-pg";
   };

   reg_ldo_io1: ldo_io1 {
    regulator-min-microvolt = <2500000>;
    regulator-max-microvolt = <2500000>;
    regulator-name = "vcc-pa-gmac-2v5";
   };

   reg_rtc_ldo: rtc_ldo {
    regulator-name = "vcc-rtc-vdd1v8-io";
   };

   sw {

   };
  };
 };

 axp806: pmic@745 {
  compatible = "x-powers,axp806";
  reg = <0x745>;
  interrupt-parent = <&nmi_intc>;
  interrupts = <0 8>;
  interrupt-controller;
  #interrupt-cells = <1>;
  bldoin-supply = <&reg_dcdce>;

  regulators {
   reg_s_aldo1: aldo1 {
    regulator-always-on;
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "avcc";
   };

   aldo2 {




    regulator-name = "s_aldo2";
   };

   aldo3 {




    regulator-name = "s_aldo3";
   };

   reg_bldo1: bldo1 {
    regulator-always-on;
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <1900000>;
    regulator-name = "vcc18-efuse-adc-display-csi";
   };

   reg_bldo2: bldo2 {
    regulator-always-on;
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <1900000>;
    regulator-name =
     "vdd18-drampll-vcc18-pll-cpvdd";
   };

   bldo3 {

   };

   reg_bldo4: bldo4 {
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1300000>;
    regulator-name = "vcc12-hsic";
   };

   reg_cldo1: cldo1 {





    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;







    regulator-enable-ramp-delay = <100000>;
    regulator-name = "vcc-gmac-phy";
   };

   reg_cldo2: cldo2 {
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-name = "afvcc-cam";
   };

   reg_cldo3: cldo3 {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-name = "vcc-io-wifi-codec-io2";
   };

   reg_dcdca: dcdca {
    regulator-always-on;
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-cpub";
   };

   reg_dcdcd: dcdcd {
    regulator-always-on;
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-vpu";
   };

   reg_dcdce: dcdce {
    regulator-always-on;
    regulator-min-microvolt = <2100000>;
    regulator-max-microvolt = <2100000>;
    regulator-name = "vcc-bldo-codec-ldoin";
   };

   sw {




    regulator-name = "s_sw";
   };
  };
 };

 ac100: codec@e89 {
  compatible = "x-powers,ac100";
  reg = <0xe89>;

  ac100_codec: codec {
   compatible = "x-powers,ac100-codec";
   interrupt-parent = <&r_pio>;
   interrupts = <0 9 8>;
   #clock-cells = <0>;
   clock-output-names = "4M_adda";
  };

  ac100_rtc: rtc {
   compatible = "x-powers,ac100-rtc";
   interrupt-parent = <&nmi_intc>;
   interrupts = <0 8>;
   clocks = <&ac100_codec>;
   #clock-cells = <1>;
   clock-output-names = "cko1_rtc",
          "cko2_rtc",
          "cko3_rtc";
  };
 };
};

# 1 "arch/arm/boot/dts/axp809.dtsi" 1
# 49 "arch/arm/boot/dts/axp809.dtsi"
&axp809 {
 compatible = "x-powers,axp809";
 interrupt-controller;
 #interrupt-cells = <1>;
};
# 492 "arch/arm/boot/dts/sun9i-a80-cubieboard4.dts" 2

&tcon0 {
 pinctrl-names = "default";
 pinctrl-0 = <&lcd0_rgb888_pins>;
};

&tcon0_out {
 tcon0_out_vga: endpoint {
  remote-endpoint = <&vga_dac_in>;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_ph_pins>;
 status = "okay";
};
