#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560b7765b4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560b776b67b0 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x560b776b4bb0 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/5-I-type/lb5.hex.txt";
P_0x560b776b4bf0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x560b7774f160_0 .net "active", 0 0, v0x560b7774ad60_0;  1 drivers
v0x560b7774f220_0 .net "address", 31 0, v0x560b7774cc00_0;  1 drivers
v0x560b7774f330_0 .net "byteenable", 3 0, v0x560b7774b2c0_0;  1 drivers
v0x560b7774f3d0_0 .var "clk", 0 0;
v0x560b7774f470_0 .net "read", 0 0, v0x560b7774d920_0;  1 drivers
v0x560b7774f560_0 .net "readdata", 31 0, v0x560b7774ec80_0;  1 drivers
v0x560b7774f670_0 .net "register_v0", 31 0, v0x560b7774a430_0;  1 drivers
v0x560b7774f730_0 .var "reset", 0 0;
v0x560b7774f7d0_0 .var "waitrequest", 0 0;
v0x560b7774f870_0 .net "write", 0 0, v0x560b7774dd30_0;  1 drivers
v0x560b7774f960_0 .net "writedata", 31 0, v0x560b7774b5c0_0;  1 drivers
E_0x560b77682c00/0 .event edge, v0x560b7774cc00_0;
E_0x560b77682c00/1 .event posedge, v0x560b7774dd30_0;
E_0x560b77682c00 .event/or E_0x560b77682c00/0, E_0x560b77682c00/1;
E_0x560b77683ef0/0 .event edge, v0x560b7774cc00_0;
E_0x560b77683ef0/1 .event posedge, v0x560b7774d920_0;
E_0x560b77683ef0 .event/or E_0x560b77683ef0/0, E_0x560b77683ef0/1;
S_0x560b776b7690 .scope module, "cpuInst" "mips_cpu_bus" 3 35, 4 1 0, S_0x560b776b67b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "readdata";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "read";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "writedata";
    .port_info 10 /OUTPUT 32 "address";
enum0x560b7765c1c0 .enum4 (2)
   "DATA_FETCH" 2'b00,
   "DATA_WRITE" 2'b01,
   "INSTR_FETCH" 2'b10,
   "WAITING" 2'b11
 ;
v0x560b7774cb10_0 .net "active", 0 0, v0x560b7774ad60_0;  alias, 1 drivers
v0x560b7774cc00_0 .var "address", 31 0;
v0x560b7774ccc0_0 .net "byteenable", 3 0, v0x560b7774b2c0_0;  alias, 1 drivers
v0x560b7774cdc0_0 .net "clk", 0 0, v0x560b7774f3d0_0;  1 drivers
v0x560b7774ceb0_0 .var "clk_enable", 0 0;
v0x560b7774cff0_0 .net "data_addr", 31 0, v0x560b7774b220_0;  1 drivers
v0x560b7774d090_0 .var "data_addr_reg", 31 0;
v0x560b7774d150_0 .var "data_read", 31 0;
v0x560b7774d210_0 .net "data_read_en", 0 0, v0x560b7774b360_0;  1 drivers
v0x560b7774d2b0_0 .var "data_reg", 31 0;
v0x560b7774d350_0 .net "data_write", 0 0, v0x560b7774b500_0;  1 drivers
v0x560b7774d420_0 .net "instr_addr", 31 0, v0x560b7774b910_0;  1 drivers
v0x560b7774d4f0_0 .var "instr_addr_reg", 31 0;
v0x560b7774d5b0_0 .var "instr_read", 31 0;
v0x560b7774d6a0_0 .var "instr_reg", 31 0;
v0x560b7774d760_0 .var "next_state", 1 0;
v0x560b7774d840_0 .var "prev_state", 1 0;
v0x560b7774d920_0 .var "read", 0 0;
v0x560b7774d9e0_0 .net "readdata", 31 0, v0x560b7774ec80_0;  alias, 1 drivers
v0x560b7774dac0_0 .net "register_v0", 31 0, v0x560b7774a430_0;  alias, 1 drivers
v0x560b7774db80_0 .net "reset", 0 0, v0x560b7774f730_0;  1 drivers
v0x560b7774dc70_0 .net "waitrequest", 0 0, v0x560b7774f7d0_0;  1 drivers
v0x560b7774dd30_0 .var "write", 0 0;
v0x560b7774ddf0_0 .net "writedata", 31 0, v0x560b7774b5c0_0;  alias, 1 drivers
E_0x560b7766d600/0 .event edge, v0x560b7774d4f0_0, v0x560b7774b910_0, v0x560b7774b360_0, v0x560b7774d840_0;
E_0x560b7766d600/1 .event edge, v0x560b7774b500_0, v0x560b7774d760_0, v0x560b7774b220_0, v0x560b7774d9e0_0;
E_0x560b7766d600/2 .event edge, v0x560b7774d6a0_0, v0x560b7774d2b0_0, v0x560b7774dc70_0;
E_0x560b7766d600 .event/or E_0x560b7766d600/0, E_0x560b7766d600/1, E_0x560b7766d600/2;
S_0x560b776b6c80 .scope module, "harvard_cpu" "mips_cpu_harvard_mod" 4 95, 5 1 0, S_0x560b776b7690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /INPUT 32 "data_readdata";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 4 "data_byteenable";
    .port_info 11 /OUTPUT 32 "data_writedata";
    .port_info 12 /OUTPUT 32 "data_address";
enum0x560b7767f3d0 .enum4 (6)
   "R_TYPE" 6'b000000,
   "BR_Z" 6'b000001,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "BEQ" 6'b000100,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BNE" 6'b000101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "LUI" 6'b001111,
   "LW" 6'b100011,
   "LWL" 6'b100010,
   "LWR" 6'b100110,
   "ORI" 6'b001101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "XORI" 6'b001110
 ;
enum0x560b776eaca0 .enum4 (6)
   "F_ADDU" 6'b100001,
   "F_AND" 6'b100100,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_JALR" 6'b001001,
   "F_JR" 6'b001000,
   "F_MFHI" 6'b010000,
   "F_MFLO" 6'b010010,
   "F_MTHI" 6'b010001,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_OR" 6'b100101,
   "F_SLL" 6'b000000,
   "F_SLLV" 6'b000100,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011,
   "F_SRA" 6'b000011,
   "F_SRAV" 6'b000111,
   "F_SRL" 6'b000010,
   "F_SRLV" 6'b000110,
   "F_SUBU" 6'b100011,
   "F_XOR" 6'b100110
 ;
enum0x560b776ed330 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "SLT" 4'b1000,
   "SLTU" 4'b1001
 ;
v0x560b7774ad60_0 .var "active", 0 0;
v0x560b7774ae40_0 .var "alu_b", 31 0;
v0x560b7774af00_0 .var "alu_control", 3 0;
v0x560b7774afa0_0 .net "alu_result", 31 0, v0x560b7772d660_0;  1 drivers
v0x560b7774b040_0 .var "alu_shift_amt", 4 0;
v0x560b7774b0e0_0 .net "clk", 0 0, v0x560b7774f3d0_0;  alias, 1 drivers
v0x560b7774b180_0 .net "clk_enable", 0 0, v0x560b7774ceb0_0;  1 drivers
v0x560b7774b220_0 .var "data_address", 31 0;
v0x560b7774b2c0_0 .var "data_byteenable", 3 0;
v0x560b7774b360_0 .var "data_read", 0 0;
v0x560b7774b420_0 .net "data_readdata", 31 0, v0x560b7774d150_0;  1 drivers
v0x560b7774b500_0 .var "data_write", 0 0;
v0x560b7774b5c0_0 .var "data_writedata", 31 0;
v0x560b7774b6a0_0 .net "equal", 0 0, v0x560b7772b370_0;  1 drivers
v0x560b7774b770_0 .var "hi_in", 31 0;
v0x560b7774b830_0 .var "hi_reg", 31 0;
v0x560b7774b910_0 .var "instr_address", 31 0;
v0x560b7774bb00_0 .net "instr_readdata", 31 0, v0x560b7774d5b0_0;  1 drivers
v0x560b7774bbe0_0 .var "ir_reg", 31 0;
v0x560b7774bcc0_0 .var "lo_in", 31 0;
v0x560b7774bda0_0 .var "lo_reg", 31 0;
v0x560b7774be80_0 .net "negative", 0 0, v0x560b77727d60_0;  1 drivers
v0x560b7774bf50_0 .var "pc_in", 31 0;
v0x560b7774c010_0 .var "pc_reg", 31 0;
v0x560b7774c0f0_0 .var "product", 63 0;
v0x560b7774c1d0_0 .net "read_data_a", 31 0, v0x560b7774a030_0;  1 drivers
v0x560b7774c290_0 .net "read_data_b", 31 0, v0x560b7774a0f0_0;  1 drivers
v0x560b7774c350_0 .var "regfile_write_addr", 4 0;
v0x560b7774c420_0 .var "regfile_write_data", 31 0;
v0x560b7774c4f0_0 .var "regfile_write_enable", 0 0;
v0x560b7774c5c0_0 .net "register_v0", 31 0, v0x560b7774a430_0;  alias, 1 drivers
v0x560b7774c690_0 .net "reset", 0 0, v0x560b7774f730_0;  alias, 1 drivers
v0x560b7774c760_0 .var "sign_extended_immediate", 31 0;
v0x560b7774c800_0 .var "u_product", 63 0;
v0x560b7774c8c0_0 .net "zero", 0 0, v0x560b77749680_0;  1 drivers
E_0x560b7772f070/0 .event edge, v0x560b7774c010_0, v0x560b7774aae0_0, v0x560b7772d660_0, v0x560b7774bbe0_0;
E_0x560b7772f070/1 .event edge, v0x560b7772c5b0_0, v0x560b7774a0f0_0, v0x560b7774ad60_0, v0x560b7774c0f0_0;
E_0x560b7772f070/2 .event edge, v0x560b7774c800_0, v0x560b7774b830_0, v0x560b7774bda0_0, v0x560b77727d60_0;
E_0x560b7772f070/3 .event edge, v0x560b7774c760_0, v0x560b7774b420_0, v0x560b7772b370_0, v0x560b77749680_0;
E_0x560b7772f070 .event/or E_0x560b7772f070/0, E_0x560b7772f070/1, E_0x560b7772f070/2, E_0x560b7772f070/3;
L_0x560b7774fa20 .part v0x560b7774bbe0_0, 21, 5;
L_0x560b7774fac0 .part v0x560b7774bbe0_0, 16, 5;
S_0x560b77697150 .scope module, "alu" "mips_cpu_alu" 5 68, 6 1 0, S_0x560b776b6c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 5 "alu_shift_amt";
    .port_info 2 /INPUT 32 "alu_a";
    .port_info 3 /INPUT 32 "alu_b";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "equal";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 32 "alu_out";
enum0x560b776ee8f0 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "STL" 4'b1000,
   "STLU" 4'b1001
 ;
v0x560b7772c5b0_0 .net "alu_a", 31 0, v0x560b7774a030_0;  alias, 1 drivers
v0x560b7772ce50_0 .net "alu_b", 31 0, v0x560b7774ae40_0;  1 drivers
v0x560b7772d100_0 .net "alu_control", 3 0, v0x560b7774af00_0;  1 drivers
v0x560b7772d660_0 .var "alu_out", 31 0;
v0x560b776fe1a0_0 .net "alu_shift_amt", 4 0, v0x560b7774b040_0;  1 drivers
v0x560b7772b370_0 .var "equal", 0 0;
v0x560b77727d60_0 .var "negative", 0 0;
v0x560b77749680_0 .var "zero", 0 0;
E_0x560b7772f4b0 .event edge, v0x560b7772d100_0, v0x560b7772c5b0_0, v0x560b7772ce50_0, v0x560b776fe1a0_0;
S_0x560b77749890 .scope module, "reg_file" "mips_cpu_register_file" 5 79, 7 1 0, S_0x560b776b6c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 5 "read_addr_a";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /INPUT 5 "read_addr_b";
    .port_info 7 /OUTPUT 32 "read_data_b";
    .port_info 8 /INPUT 5 "regfile_write_addr";
    .port_info 9 /INPUT 1 "regfile_write_enable";
    .port_info 10 /INPUT 32 "regfile_write_data";
v0x560b77749bc0_0 .net "clk", 0 0, v0x560b7774f3d0_0;  alias, 1 drivers
v0x560b77749ca0_0 .net "clk_enable", 0 0, v0x560b7774ceb0_0;  alias, 1 drivers
v0x560b77749d60_0 .var/i "i", 31 0;
v0x560b77749e20_0 .net "read_addr_a", 4 0, L_0x560b7774fa20;  1 drivers
v0x560b77749f00_0 .net "read_addr_b", 4 0, L_0x560b7774fac0;  1 drivers
v0x560b7774a030_0 .var "read_data_a", 31 0;
v0x560b7774a0f0_0 .var "read_data_b", 31 0;
v0x560b7774a1b0_0 .net "regfile_write_addr", 4 0, v0x560b7774c350_0;  1 drivers
v0x560b7774a290_0 .net "regfile_write_data", 31 0, v0x560b7774c420_0;  1 drivers
v0x560b7774a370_0 .net "regfile_write_enable", 0 0, v0x560b7774c4f0_0;  1 drivers
v0x560b7774a430_0 .var "register_v0", 31 0;
v0x560b7774a510 .array "regs", 0 31, 31 0;
v0x560b7774aae0_0 .net "reset", 0 0, v0x560b7774f730_0;  alias, 1 drivers
E_0x560b7772f6b0 .event posedge, v0x560b77749bc0_0;
v0x560b7774a510_2 .array/port v0x560b7774a510, 2;
v0x560b7774a510_0 .array/port v0x560b7774a510, 0;
E_0x560b77749a60/0 .event edge, v0x560b7774aae0_0, v0x560b7774a510_2, v0x560b77749e20_0, v0x560b7774a510_0;
v0x560b7774a510_1 .array/port v0x560b7774a510, 1;
v0x560b7774a510_3 .array/port v0x560b7774a510, 3;
v0x560b7774a510_4 .array/port v0x560b7774a510, 4;
v0x560b7774a510_5 .array/port v0x560b7774a510, 5;
E_0x560b77749a60/1 .event edge, v0x560b7774a510_1, v0x560b7774a510_3, v0x560b7774a510_4, v0x560b7774a510_5;
v0x560b7774a510_6 .array/port v0x560b7774a510, 6;
v0x560b7774a510_7 .array/port v0x560b7774a510, 7;
v0x560b7774a510_8 .array/port v0x560b7774a510, 8;
v0x560b7774a510_9 .array/port v0x560b7774a510, 9;
E_0x560b77749a60/2 .event edge, v0x560b7774a510_6, v0x560b7774a510_7, v0x560b7774a510_8, v0x560b7774a510_9;
v0x560b7774a510_10 .array/port v0x560b7774a510, 10;
v0x560b7774a510_11 .array/port v0x560b7774a510, 11;
v0x560b7774a510_12 .array/port v0x560b7774a510, 12;
v0x560b7774a510_13 .array/port v0x560b7774a510, 13;
E_0x560b77749a60/3 .event edge, v0x560b7774a510_10, v0x560b7774a510_11, v0x560b7774a510_12, v0x560b7774a510_13;
v0x560b7774a510_14 .array/port v0x560b7774a510, 14;
v0x560b7774a510_15 .array/port v0x560b7774a510, 15;
v0x560b7774a510_16 .array/port v0x560b7774a510, 16;
v0x560b7774a510_17 .array/port v0x560b7774a510, 17;
E_0x560b77749a60/4 .event edge, v0x560b7774a510_14, v0x560b7774a510_15, v0x560b7774a510_16, v0x560b7774a510_17;
v0x560b7774a510_18 .array/port v0x560b7774a510, 18;
v0x560b7774a510_19 .array/port v0x560b7774a510, 19;
v0x560b7774a510_20 .array/port v0x560b7774a510, 20;
v0x560b7774a510_21 .array/port v0x560b7774a510, 21;
E_0x560b77749a60/5 .event edge, v0x560b7774a510_18, v0x560b7774a510_19, v0x560b7774a510_20, v0x560b7774a510_21;
v0x560b7774a510_22 .array/port v0x560b7774a510, 22;
v0x560b7774a510_23 .array/port v0x560b7774a510, 23;
v0x560b7774a510_24 .array/port v0x560b7774a510, 24;
v0x560b7774a510_25 .array/port v0x560b7774a510, 25;
E_0x560b77749a60/6 .event edge, v0x560b7774a510_22, v0x560b7774a510_23, v0x560b7774a510_24, v0x560b7774a510_25;
v0x560b7774a510_26 .array/port v0x560b7774a510, 26;
v0x560b7774a510_27 .array/port v0x560b7774a510, 27;
v0x560b7774a510_28 .array/port v0x560b7774a510, 28;
v0x560b7774a510_29 .array/port v0x560b7774a510, 29;
E_0x560b77749a60/7 .event edge, v0x560b7774a510_26, v0x560b7774a510_27, v0x560b7774a510_28, v0x560b7774a510_29;
v0x560b7774a510_30 .array/port v0x560b7774a510, 30;
v0x560b7774a510_31 .array/port v0x560b7774a510, 31;
E_0x560b77749a60/8 .event edge, v0x560b7774a510_30, v0x560b7774a510_31, v0x560b77749f00_0;
E_0x560b77749a60 .event/or E_0x560b77749a60/0, E_0x560b77749a60/1, E_0x560b77749a60/2, E_0x560b77749a60/3, E_0x560b77749a60/4, E_0x560b77749a60/5, E_0x560b77749a60/6, E_0x560b77749a60/7, E_0x560b77749a60/8;
S_0x560b7774dff0 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x560b776b67b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x560b7774e1f0 .param/str "RAM_FILE" 0 8 11, "test/2-binary/5-I-type/lb5.hex.txt";
v0x560b7774e7a0_0 .net "address", 31 0, v0x560b7774cc00_0;  alias, 1 drivers
v0x560b7774e880_0 .net "byteenable", 3 0, v0x560b7774b2c0_0;  alias, 1 drivers
v0x560b7774e970_0 .net "clk", 0 0, v0x560b7774f3d0_0;  alias, 1 drivers
v0x560b7774ea10_0 .var "mapped_address", 12 0;
v0x560b7774ead0 .array "mem", 0 8191, 7 0;
v0x560b7774ebe0_0 .net "read", 0 0, v0x560b7774d920_0;  alias, 1 drivers
v0x560b7774ec80_0 .var "readdata", 31 0;
v0x560b7774ed50_0 .net "waitrequest", 0 0, v0x560b7774f7d0_0;  alias, 1 drivers
v0x560b7774ee20_0 .net "write", 0 0, v0x560b7774dd30_0;  alias, 1 drivers
v0x560b7774eef0_0 .var "write_clk_sync", 0 0;
v0x560b7774ef90_0 .net "writedata", 31 0, v0x560b7774b5c0_0;  alias, 1 drivers
E_0x560b7774e300 .event negedge, v0x560b7774dc70_0;
E_0x560b7774e2c0 .event edge, v0x560b7774cc00_0;
S_0x560b7774e4f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 19, 8 19 0, S_0x560b7774dff0;
 .timescale 0 0;
v0x560b7774e6a0_0 .var/i "i", 31 0;
    .scope S_0x560b7774dff0;
T_0 ;
    %fork t_1, S_0x560b7774e4f0;
    %jmp t_0;
    .scope S_0x560b7774e4f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b7774e6a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560b7774e6a0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560b7774e6a0_0;
    %store/vec4a v0x560b7774ead0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560b7774e6a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560b7774e6a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 25 "$display", "Loading %s into RAM", P_0x560b7774e1f0 {0 0 0};
    %vpi_call/w 8 26 "$readmemh", P_0x560b7774e1f0, v0x560b7774ead0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000001111111111111 {0 0 0};
    %end;
    .scope S_0x560b7774dff0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x560b7774dff0;
T_1 ;
    %wait E_0x560b7774e2c0;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 191, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x560b7774ea10_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x560b7774ea10_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x560b7774ea10_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x560b7774ea10_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x560b7774e7a0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x560b7774ea10_0, 0, 13;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560b7774dff0;
T_2 ;
    %wait E_0x560b7774e300;
    %load/vec4 v0x560b7774ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560b7774ec80_0, 0;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x560b7774ead0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 8 52 "$display", "TB : INFO : RAM_ACCESS: Read from 0x%h, data: 0x%h", v0x560b7774e7a0_0, S<0,vec4,u32> {1 0 0};
T_2.0 ;
    %load/vec4 v0x560b7774ee20_0;
    %store/vec4 v0x560b7774eef0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b7774dff0;
T_3 ;
    %wait E_0x560b7772f6b0;
    %load/vec4 v0x560b7774eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call/w 8 59 "$write", "TB : INFO : RAM_ACCESS: Write to 0x%h, data: 0x", v0x560b7774e7a0_0 {0 0 0};
    %load/vec4 v0x560b7774e880_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560b7774ef90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774ead0, 0, 4;
    %vpi_call/w 8 62 "$write", "%h", &PV<v0x560b7774ef90_0, 24, 8> {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 8 65 "$write", "xx" {0 0 0};
T_3.3 ;
    %load/vec4 v0x560b7774e880_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560b7774ef90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774ead0, 0, 4;
    %vpi_call/w 8 69 "$write", "%h", &PV<v0x560b7774ef90_0, 16, 8> {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 8 72 "$write", "xx" {0 0 0};
T_3.5 ;
    %load/vec4 v0x560b7774e880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x560b7774ef90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774ead0, 0, 4;
    %vpi_call/w 8 76 "$write", "%h", &PV<v0x560b7774ef90_0, 8, 8> {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 8 79 "$write", "xx" {0 0 0};
T_3.7 ;
    %load/vec4 v0x560b7774e880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x560b7774ef90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x560b7774ea10_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774ead0, 0, 4;
    %vpi_call/w 8 83 "$display", "%h", &PV<v0x560b7774ef90_0, 0, 8> {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %vpi_call/w 8 86 "$display", "xx" {0 0 0};
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774eef0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560b77697150;
T_4 ;
Ewait_0 .event/or E_0x560b7772f4b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560b7772d100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %load/vec4 v0x560b7772ce50_0;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %add;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %sub;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %and;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %or;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.4 ;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %xor;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.5 ;
    %load/vec4 v0x560b7772ce50_0;
    %ix/getv 4, v0x560b776fe1a0_0;
    %shiftr 4;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x560b7772ce50_0;
    %ix/getv 4, v0x560b776fe1a0_0;
    %shiftr/s 4;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x560b7772ce50_0;
    %ix/getv 4, v0x560b776fe1a0_0;
    %shiftl 4;
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7772d660_0, 0, 32;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %load/vec4 v0x560b7772c5b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x560b77749680_0, 0, 1;
    %load/vec4 v0x560b7772c5b0_0;
    %load/vec4 v0x560b7772ce50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x560b7772b370_0, 0, 1;
    %load/vec4 v0x560b7772c5b0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x560b77727d60_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560b77749890;
T_5 ;
Ewait_1 .event/or E_0x560b77749a60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560b7774aae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560b7774a510, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x560b7774a430_0, 0, 32;
    %load/vec4 v0x560b7774aae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x560b77749e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b7774a510, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x560b7774a030_0, 0, 32;
    %load/vec4 v0x560b7774aae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x560b77749f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b7774a510, 4;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v0x560b7774a0f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560b77749890;
T_6 ;
    %wait E_0x560b7772f6b0;
    %load/vec4 v0x560b7774aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b77749d60_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x560b77749d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560b77749d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774a510, 0, 4;
    %load/vec4 v0x560b77749d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b77749d60_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560b7774a370_0;
    %load/vec4 v0x560b7774a1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560b77749ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x560b7774a290_0;
    %load/vec4 v0x560b7774a1b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b7774a510, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560b776b6c80;
T_7 ;
    %wait E_0x560b7772f070;
    %load/vec4 v0x560b7774c010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x560b7774c690_0;
    %or;
    %store/vec4 v0x560b7774ad60_0, 0, 1;
    %load/vec4 v0x560b7774c010_0;
    %store/vec4 v0x560b7774b910_0, 0, 32;
    %load/vec4 v0x560b7774afa0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x560b7774b220_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x560b7774c760_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x560b7774c1d0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 5, 6, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x560b7774b040_0, 0, 5;
    %load/vec4 v0x560b7774c1d0_0;
    %pad/s 64;
    %load/vec4 v0x560b7774c290_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560b7774c0f0_0, 0, 64;
    %load/vec4 v0x560b7774c1d0_0;
    %pad/u 64;
    %load/vec4 v0x560b7774c290_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560b7774c800_0, 0, 64;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774b360_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560b7774b2c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b7774b5c0_0, 0, 32;
    %load/vec4 v0x560b7774c290_0;
    %store/vec4 v0x560b7774ae40_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x560b7774c350_0, 0, 5;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x560b7774afa0_0;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %load/vec4 v0x560b7774ad60_0;
    %and;
    %store/vec4 v0x560b7774c4f0_0, 0, 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 5, 1, 2;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x560b7774c1d0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %load/vec4 v0x560b7774b830_0;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0x560b7774c1d0_0;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0x560b7774c0f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x560b7774c800_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0x560b7774c1d0_0;
    %load/vec4 v0x560b7774c290_0;
    %mod/s;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v0x560b7774c1d0_0;
    %load/vec4 v0x560b7774c290_0;
    %mod;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %load/vec4 v0x560b7774bda0_0;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.17 ;
    %load/vec4 v0x560b7774c1d0_0;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.18 ;
    %load/vec4 v0x560b7774c0f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.19 ;
    %load/vec4 v0x560b7774c800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.20 ;
    %load/vec4 v0x560b7774c1d0_0;
    %load/vec4 v0x560b7774c290_0;
    %div/s;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.21 ;
    %load/vec4 v0x560b7774c1d0_0;
    %load/vec4 v0x560b7774c290_0;
    %div;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %load/vec4 v0x560b7774afa0_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.28;
T_7.24 ;
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.28;
T_7.25 ;
    %load/vec4 v0x560b7774b830_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x560b7774bda0_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.36 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.38 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.42;
T_7.42 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_7.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774b360_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560b7774b2c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b7774b5c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %load/vec4 v0x560b7774c290_0;
    %store/vec4 v0x560b7774ae40_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x560b7774c350_0, 0, 5;
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x560b7774ad60_0;
    %and;
    %store/vec4 v0x560b7774c4f0_0, 0, 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x560b7774be80_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.45, 8;
    %load/vec4 v0x560b7774c010_0;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_7.46, 8;
T_7.45 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.46, 8;
 ; End of false expr.
    %blend;
T_7.46;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %load/vec4 v0x560b7774b830_0;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %load/vec4 v0x560b7774bda0_0;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774ad60_0;
    %and;
    %or;
    %store/vec4 v0x560b7774b500_0, 0, 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774ad60_0;
    %and;
    %store/vec4 v0x560b7774b360_0, 0, 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.47, 8;
    %load/vec4 v0x560b7774c290_0;
    %jmp/1 T_7.48, 8;
T_7.47 ; End of true expr.
    %load/vec4 v0x560b7774c760_0;
    %jmp/0 T_7.48, 8;
 ; End of false expr.
    %blend;
T_7.48;
    %store/vec4 v0x560b7774ae40_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.49, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_7.50, 8;
T_7.49 ; End of true expr.
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_7.50, 8;
 ; End of false expr.
    %blend;
T_7.50;
    %store/vec4 v0x560b7774c350_0, 0, 5;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x560b7774ad60_0;
    %and;
    %store/vec4 v0x560b7774c4f0_0, 0, 1;
    %load/vec4 v0x560b7774b830_0;
    %store/vec4 v0x560b7774b770_0, 0, 32;
    %load/vec4 v0x560b7774bda0_0;
    %store/vec4 v0x560b7774bcc0_0, 0, 32;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.53, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.55 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560b7774af00_0, 0, 4;
    %jmp T_7.57;
T_7.57 ;
    %pop/vec4 1;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.58, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b2c0_0, 4, 1;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b2c0_0, 4, 1;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b2c0_0, 4, 1;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b2c0_0, 4, 1;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.60, 8;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.61, 8;
T_7.60 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.61, 8;
 ; End of false expr.
    %blend;
T_7.61;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b5c0_0, 4, 8;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.62, 8;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.63, 8;
T_7.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.63, 8;
 ; End of false expr.
    %blend;
T_7.63;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b5c0_0, 4, 8;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.64, 8;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.65, 8;
T_7.64 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.65, 8;
 ; End of false expr.
    %blend;
T_7.65;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b5c0_0, 4, 8;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.66, 8;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.67, 8;
T_7.66 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.67, 8;
 ; End of false expr.
    %blend;
T_7.67;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774b5c0_0, 4, 8;
    %jmp T_7.59;
T_7.58 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.68, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.70, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_7.71, 8;
T_7.70 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_7.71, 8;
 ; End of false expr.
    %blend;
T_7.71;
    %store/vec4 v0x560b7774b2c0_0, 0, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.72, 8;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_7.73, 8;
T_7.72 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.73, 8;
 ; End of false expr.
    %blend;
T_7.73;
    %store/vec4 v0x560b7774b5c0_0, 0, 32;
    %jmp T_7.69;
T_7.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560b7774b2c0_0, 0, 4;
    %load/vec4 v0x560b7774c290_0;
    %store/vec4 v0x560b7774b5c0_0, 0, 32;
T_7.69 ;
T_7.59 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_7.74, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.76, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.77, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.78, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.79, 6;
    %jmp T_7.80;
T_7.76 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 7, 4;
    %and;
    %replicate 24;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.80;
T_7.77 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 15, 5;
    %and;
    %replicate 24;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.80;
T_7.78 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 23, 6;
    %and;
    %replicate 24;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.80;
T_7.79 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 31, 6;
    %and;
    %replicate 24;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.80;
T_7.80 ;
    %pop/vec4 1;
    %jmp T_7.75;
T_7.74 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_7.81, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.83, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.84, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.85, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.86, 6;
    %jmp T_7.87;
T_7.83 ;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.87;
T_7.84 ;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.87;
T_7.85 ;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.87;
T_7.86 ;
    %load/vec4 v0x560b7774b420_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.87;
T_7.87 ;
    %pop/vec4 1;
    %jmp T_7.82;
T_7.81 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_7.88, 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.90, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.91, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.92, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.93, 6;
    %jmp T_7.94;
T_7.90 ;
    %load/vec4 v0x560b7774b420_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.94;
T_7.91 ;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.94;
T_7.92 ;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.94;
T_7.93 ;
    %load/vec4 v0x560b7774c290_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.94;
T_7.94 ;
    %pop/vec4 1;
    %jmp T_7.89;
T_7.88 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_7.95, 4;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.97, 8;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_7.98, 8;
T_7.97 ; End of true expr.
    %load/vec4 v0x560b7774b420_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_7.98, 8;
 ; End of false expr.
    %blend;
T_7.98;
    %and;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774c420_0, 4, 16;
    %load/vec4 v0x560b7774afa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.99, 8;
    %load/vec4 v0x560b7774b420_0;
    %parti/s 16, 16, 6;
    %jmp/1 T_7.100, 8;
T_7.99 ; End of true expr.
    %load/vec4 v0x560b7774b420_0;
    %parti/s 16, 0, 2;
    %jmp/0 T_7.100, 8;
 ; End of false expr.
    %blend;
T_7.100;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b7774c420_0, 4, 16;
    %jmp T_7.96;
T_7.95 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.101, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.102, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.103, 6;
    %load/vec4 v0x560b7774afa0_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.105;
T_7.101 ;
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.105;
T_7.102 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.105;
T_7.103 ;
    %load/vec4 v0x560b7774b420_0;
    %store/vec4 v0x560b7774c420_0, 0, 32;
    %jmp T_7.105;
T_7.105 ;
    %pop/vec4 1;
T_7.96 ;
T_7.89 ;
T_7.82 ;
T_7.75 ;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.106, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.107, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.108, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.109, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.110, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.111, 6;
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.106 ;
    %load/vec4 v0x560b7774b6a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.114, 8;
    %load/vec4 v0x560b7774c010_0;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_7.115, 8;
T_7.114 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.115, 8;
 ; End of false expr.
    %blend;
T_7.115;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.107 ;
    %load/vec4 v0x560b7774be80_0;
    %inv;
    %load/vec4 v0x560b7774c8c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.116, 8;
    %load/vec4 v0x560b7774c010_0;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_7.117, 8;
T_7.116 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.117, 8;
 ; End of false expr.
    %blend;
T_7.117;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.108 ;
    %load/vec4 v0x560b7774be80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560b7774c8c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_7.118, 9;
    %load/vec4 v0x560b7774c010_0;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_7.119, 9;
T_7.118 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.119, 9;
 ; End of false expr.
    %blend;
T_7.119;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.109 ;
    %load/vec4 v0x560b7774b6a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.120, 8;
    %load/vec4 v0x560b7774c010_0;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_7.121, 8;
T_7.120 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %addi 4, 0, 32;
    %jmp/0 T_7.121, 8;
 ; End of false expr.
    %blend;
T_7.121;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.110 ;
    %load/vec4 v0x560b7774c010_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.111 ;
    %load/vec4 v0x560b7774c010_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560b7774bbe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560b7774bf50_0, 0, 32;
    %jmp T_7.113;
T_7.113 ;
    %pop/vec4 1;
T_7.44 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560b776b6c80;
T_8 ;
    %wait E_0x560b7772f6b0;
    %load/vec4 v0x560b7774c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560b7774c010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774bbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774b830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774bda0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560b7774b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x560b7774ad60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x560b7774bf50_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x560b7774c010_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x560b7774c010_0, 0;
    %load/vec4 v0x560b7774bb00_0;
    %assign/vec4 v0x560b7774bbe0_0, 0;
    %load/vec4 v0x560b7774b770_0;
    %assign/vec4 v0x560b7774b830_0, 0;
    %load/vec4 v0x560b7774bcc0_0;
    %assign/vec4 v0x560b7774bda0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560b776b7690;
T_9 ;
    %wait E_0x560b7766d600;
    %load/vec4 v0x560b7774d4f0_0;
    %load/vec4 v0x560b7774d420_0;
    %cmp/ne;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b7774d760_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560b7774d210_0;
    %load/vec4 v0x560b7774d840_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b7774d760_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560b7774d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b7774d760_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560b7774d760_0, 0, 2;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x560b7774d420_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x560b7774cff0_0;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x560b7774cc00_0, 0, 32;
    %load/vec4 v0x560b7774d760_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x560b7774dd30_0, 0, 1;
    %load/vec4 v0x560b7774d760_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560b7774d760_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x560b7774d920_0, 0, 1;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x560b7774d9e0_0;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x560b7774d6a0_0;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x560b7774d5b0_0, 0, 32;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %load/vec4 v0x560b7774d9e0_0;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x560b7774d2b0_0;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %store/vec4 v0x560b7774d150_0, 0, 32;
    %load/vec4 v0x560b7774dc70_0;
    %inv;
    %load/vec4 v0x560b7774d760_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x560b7774ceb0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560b776b7690;
T_10 ;
    %wait E_0x560b7772f6b0;
    %load/vec4 v0x560b7774db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774d2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774d4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b7774d090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560b7774d840_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560b7774dc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0x560b7774d420_0;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0x560b7774d4f0_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v0x560b7774d4f0_0, 0;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x560b7774cff0_0;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v0x560b7774d090_0;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x560b7774d090_0, 0;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x560b7774d9e0_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x560b7774d2b0_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x560b7774d2b0_0, 0;
    %load/vec4 v0x560b7774d760_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %load/vec4 v0x560b7774d9e0_0;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x560b7774d6a0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %assign/vec4 v0x560b7774d6a0_0, 0;
    %load/vec4 v0x560b7774d760_0;
    %assign/vec4 v0x560b7774d840_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560b776b67b0;
T_11 ;
    %vpi_call/w 3 51 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b776b67b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774f3d0_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x560b7774f3d0_0;
    %nor/r;
    %store/vec4 v0x560b7774f3d0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 61 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x560b776b4bf0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x560b776b67b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774f7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b7774f730_0, 0;
    %wait E_0x560b7772f6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b7774f730_0, 0;
    %wait E_0x560b7772f6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b7774f730_0, 0;
    %wait E_0x560b7772f6b0;
    %load/vec4 v0x560b7774f160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 78 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_12.1 ;
T_12.2 ;
    %load/vec4 v0x560b7774f160_0;
    %flag_set/vec4 8;
    %jmp/0xz T_12.3, 8;
    %wait E_0x560b7772f6b0;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call/w 3 84 "$display", "TB : INFO : register_v0=%h", v0x560b7774f670_0 {0 0 0};
    %vpi_call/w 3 85 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x560b776b67b0;
T_13 ;
    %wait E_0x560b77683ef0;
    %load/vec4 v0x560b7774f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b7774f7d0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774f7d0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560b776b67b0;
T_14 ;
    %wait E_0x560b77682c00;
    %load/vec4 v0x560b7774f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b7774f7d0_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b7774f7d0_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/0-testbenches/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard_mod.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_register_file.v";
    "test/0-testbenches/RAM_8x8192_avalon_mapped.v";
