// Seed: 1694150929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
