

================================================================
== Vitis HLS Report for 'ddrbenchmark2_Pipeline_access'
================================================================
* Date:           Wed Dec 21 22:32:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MemChar_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  10.030 us|  10.030 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- access  |     1001|     1001|         3|          1|          1|  1000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      80|     86|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_103_p2                |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_97_p2                |      icmp|   0|  0|  11|          10|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          24|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   10|         20|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_52                           |  10|   0|   10|          0|
    |icmp_ln15_reg_142                 |   1|   0|    1|          0|
    |temp_V_reg_151                    |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  80|   0|   80|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ddrbenchmark2_Pipeline_access|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|sext_ln15_1          |   in|   61|     ap_none|                    sext_ln15_1|        scalar|
|sext_ln15            |   in|   61|     ap_none|                      sext_ln15|        scalar|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln15"   --->   Operation 7 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln15_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln15_1"   --->   Operation 8 'read' 'sext_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i61 %sext_ln15_read"   --->   Operation 9 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_1_cast = sext i61 %sext_ln15_1_read"   --->   Operation 10 'sext' 'sext_ln15_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [hls/ddrbenchmark2.cpp:15]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp_eq  i10 %i_1, i10 1000" [hls/ddrbenchmark2.cpp:15]   --->   Operation 15 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln15 = add i10 %i_1, i10 1" [hls/ddrbenchmark2.cpp:15]   --->   Operation 16 'add' 'add_ln15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.end.exitStub" [hls/ddrbenchmark2.cpp:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 %add_ln15, i10 %i" [hls/ddrbenchmark2.cpp:15]   --->   Operation 18 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln15_1_cast" [hls/ddrbenchmark2.cpp:15]   --->   Operation 20 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln15_cast" [hls/ddrbenchmark2.cpp:15]   --->   Operation 21 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%temp_V = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_1" [hls/ddrbenchmark2.cpp:17]   --->   Operation 23 'read' 'temp_V' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hls/ddrbenchmark2.cpp:16]   --->   Operation 24 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls/ddrbenchmark2.cpp:15]   --->   Operation 25 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %temp_V, i8 255" [hls/ddrbenchmark2.cpp:18]   --->   Operation 26 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [hls/ddrbenchmark2.cpp:15]   --->   Operation 27 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln15_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
sext_ln15_read    (read             ) [ 0000]
sext_ln15_1_read  (read             ) [ 0000]
sext_ln15_cast    (sext             ) [ 0110]
sext_ln15_1_cast  (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln15         (icmp             ) [ 0110]
add_ln15          (add              ) [ 0000]
br_ln15           (br               ) [ 0000]
store_ln15        (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
gmem_addr         (getelementptr    ) [ 0101]
gmem_addr_1       (getelementptr    ) [ 0000]
empty             (speclooptripcount) [ 0000]
temp_V            (read             ) [ 0101]
specpipeline_ln16 (specpipeline     ) [ 0000]
specloopname_ln15 (specloopname     ) [ 0000]
write_ln18        (write            ) [ 0000]
br_ln15           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln15_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln15_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="61" slack="0"/>
<pin id="58" dir="0" index="1" bw="61" slack="0"/>
<pin id="59" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln15_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="61" slack="0"/>
<pin id="64" dir="0" index="1" bw="61" slack="0"/>
<pin id="65" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="temp_V_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_V/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln18_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="1"/>
<pin id="76" dir="0" index="2" bw="64" slack="1"/>
<pin id="77" dir="0" index="3" bw="1" slack="0"/>
<pin id="78" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln15_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="61" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln15_1_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="61" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_1_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln15_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln15_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln15_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="10" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem_addr_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem_addr_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="132" class="1005" name="sext_ln15_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_cast "/>
</bind>
</comp>

<comp id="137" class="1005" name="sext_ln15_1_cast_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_1_cast "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln15_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="146" class="1005" name="gmem_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="temp_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="84"><net_src comp="56" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="119" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="128"><net_src comp="52" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="135"><net_src comp="81" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="140"><net_src comp="85" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="145"><net_src comp="97" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="114" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="154"><net_src comp="68" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: ddrbenchmark2_Pipeline_access : gmem | {2 }
	Port: ddrbenchmark2_Pipeline_access : sext_ln15_1 | {1 }
	Port: ddrbenchmark2_Pipeline_access : sext_ln15 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		store_ln15 : 3
	State 2
		temp_V : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln15_fu_103       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln15_fu_97       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |  sext_ln15_read_read_fu_56  |    0    |    0    |
|   read   | sext_ln15_1_read_read_fu_62 |    0    |    0    |
|          |      temp_V_read_fu_68      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln18_write_fu_73   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |     sext_ln15_cast_fu_81    |    0    |    0    |
|          |    sext_ln15_1_cast_fu_85   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    24   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    gmem_addr_reg_146   |   64   |
|        i_reg_125       |   10   |
|    icmp_ln15_reg_142   |    1   |
|sext_ln15_1_cast_reg_137|   64   |
| sext_ln15_cast_reg_132 |   64   |
|     temp_V_reg_151     |   64   |
+------------------------+--------+
|          Total         |   267  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   267  |    -   |
+-----------+--------+--------+
|   Total   |   267  |   24   |
+-----------+--------+--------+
