

Vivado Project Options:
   Target Device                   : xc7a35t-fgg484
   Speed Grade                     : -1
   HDL                             : verilog
   Synthesis Tool                  : VIVADO

MIG Output Options:
   Module Name                     : ddr2
   No of Controllers               : 1
   Selected Compatible Device(s)   : --

FPGA Options:
   System Clock Type               : No Buffer
   Reference Clock Type            : No Buffer
   Debug Port                      : OFF
   Internal Vref                   : enabled
   IO Power Reduction              : ON
   XADC instantiation in MIG       : Enabled

Extended FPGA Options:
   DCI for DQ,DQS/DQS#,DM          : enabled
   Internal Termination (HR Banks) : OFF
    
/*******************************************************/
/*                  Controller 0                       */
/*******************************************************/
Controller Options :
   Memory                        : DDR2_SDRAM
   Interface                     : AXI
   Design Clock Frequency        : 5000 ps (  0.00 MHz)
   Phy to Controller Clock Ratio : 2:1
   Input Clock Period            : 20000 ps
   CLKFBOUT_MULT (PLL)           : 16
   DIVCLK_DIVIDE (PLL)           : 1
   VCC_AUX IO                    : 1.8V
   Memory Type                   : Components
   Memory Part                   : mt47h32m16en8
   Equivalent Part(s)            : --
   Data Width                    : 8
   ECC                           : Disabled
   Data Mask                     : enabled
   ORDERING                      : Normal

AXI Parameters :
   Data Width                    : 32
   Arbitration Scheme            : RD_PRI_REG
   Narrow Burst Support          : 0
   ID Width                      : 4

Memory Options:
   Burst Length (MR0[1:0])          : 8
   CAS Latency (MR0[6:4])           : 3
   Output Drive Strength (MR1[5,1]) : Reducedstrength
   Controller CS option             : Disable
   Rtt_NOM - ODT (MR1[9,6,2])       : 75ohms
   Memory Address Mapping           : BANK_ROW_COLUMN


Bank Selections:

System_Control: 
	SignalName: sys_rst
		PadLocation: No connect  Bank: Select Bank
	SignalName: init_calib_complete
		PadLocation: No connect  Bank: Select Bank
	SignalName: tg_compare_error
		PadLocation: No connect  Bank: Select Bank



    
