/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CS */
#define CS__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CS__0__MASK 0x04u
#define CS__0__PC CYREG_PRT2_PC2
#define CS__0__PORT 2u
#define CS__0__SHIFT 2u
#define CS__AG CYREG_PRT2_AG
#define CS__AMUX CYREG_PRT2_AMUX
#define CS__BIE CYREG_PRT2_BIE
#define CS__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS__BYP CYREG_PRT2_BYP
#define CS__CTL CYREG_PRT2_CTL
#define CS__DM0 CYREG_PRT2_DM0
#define CS__DM1 CYREG_PRT2_DM1
#define CS__DM2 CYREG_PRT2_DM2
#define CS__DR CYREG_PRT2_DR
#define CS__INP_DIS CYREG_PRT2_INP_DIS
#define CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT2_LCD_EN
#define CS__MASK 0x04u
#define CS__PORT 2u
#define CS__PRT CYREG_PRT2_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS__PS CYREG_PRT2_PS
#define CS__SHIFT 2u
#define CS__SLW CYREG_PRT2_SLW

/* RS */
#define RS__0__INTTYPE CYREG_PICU2_INTTYPE0
#define RS__0__MASK 0x01u
#define RS__0__PC CYREG_PRT2_PC0
#define RS__0__PORT 2u
#define RS__0__SHIFT 0u
#define RS__AG CYREG_PRT2_AG
#define RS__AMUX CYREG_PRT2_AMUX
#define RS__BIE CYREG_PRT2_BIE
#define RS__BIT_MASK CYREG_PRT2_BIT_MASK
#define RS__BYP CYREG_PRT2_BYP
#define RS__CTL CYREG_PRT2_CTL
#define RS__DM0 CYREG_PRT2_DM0
#define RS__DM1 CYREG_PRT2_DM1
#define RS__DM2 CYREG_PRT2_DM2
#define RS__DR CYREG_PRT2_DR
#define RS__INP_DIS CYREG_PRT2_INP_DIS
#define RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RS__LCD_EN CYREG_PRT2_LCD_EN
#define RS__MASK 0x01u
#define RS__PORT 2u
#define RS__PRT CYREG_PRT2_PRT
#define RS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RS__PS CYREG_PRT2_PS
#define RS__SHIFT 0u
#define RS__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Rx_1__0__MASK 0x04u
#define Rx_1__0__PC CYREG_PRT0_PC2
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 2u
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x04u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 2u
#define Rx_1__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Tx_1__0__MASK 0x08u
#define Tx_1__0__PC CYREG_PRT0_PC3
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 3u
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x08u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 3u
#define Tx_1__SLW CYREG_PRT0_SLW

/* LED_A */
#define LED_A__0__INTTYPE CYREG_PICU2_INTTYPE3
#define LED_A__0__MASK 0x08u
#define LED_A__0__PC CYREG_PRT2_PC3
#define LED_A__0__PORT 2u
#define LED_A__0__SHIFT 3u
#define LED_A__AG CYREG_PRT2_AG
#define LED_A__AMUX CYREG_PRT2_AMUX
#define LED_A__BIE CYREG_PRT2_BIE
#define LED_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_A__BYP CYREG_PRT2_BYP
#define LED_A__CTL CYREG_PRT2_CTL
#define LED_A__DM0 CYREG_PRT2_DM0
#define LED_A__DM1 CYREG_PRT2_DM1
#define LED_A__DM2 CYREG_PRT2_DM2
#define LED_A__DR CYREG_PRT2_DR
#define LED_A__INP_DIS CYREG_PRT2_INP_DIS
#define LED_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_A__LCD_EN CYREG_PRT2_LCD_EN
#define LED_A__MASK 0x08u
#define LED_A__PORT 2u
#define LED_A__PRT CYREG_PRT2_PRT
#define LED_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_A__PS CYREG_PRT2_PS
#define LED_A__SHIFT 3u
#define LED_A__SLW CYREG_PRT2_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_1__0__MASK 0x10u
#define Pin_1__0__PC CYREG_PRT2_PC4
#define Pin_1__0__PORT 2u
#define Pin_1__0__SHIFT 4u
#define Pin_1__AG CYREG_PRT2_AG
#define Pin_1__AMUX CYREG_PRT2_AMUX
#define Pin_1__BIE CYREG_PRT2_BIE
#define Pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__BYP CYREG_PRT2_BYP
#define Pin_1__CTL CYREG_PRT2_CTL
#define Pin_1__DM0 CYREG_PRT2_DM0
#define Pin_1__DM1 CYREG_PRT2_DM1
#define Pin_1__DM2 CYREG_PRT2_DM2
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__MASK 0x10u
#define Pin_1__PORT 2u
#define Pin_1__PRT CYREG_PRT2_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 4u
#define Pin_1__SLW CYREG_PRT2_SLW

/* reset */
#define reset__0__INTTYPE CYREG_PICU2_INTTYPE1
#define reset__0__MASK 0x02u
#define reset__0__PC CYREG_PRT2_PC1
#define reset__0__PORT 2u
#define reset__0__SHIFT 1u
#define reset__AG CYREG_PRT2_AG
#define reset__AMUX CYREG_PRT2_AMUX
#define reset__BIE CYREG_PRT2_BIE
#define reset__BIT_MASK CYREG_PRT2_BIT_MASK
#define reset__BYP CYREG_PRT2_BYP
#define reset__CTL CYREG_PRT2_CTL
#define reset__DM0 CYREG_PRT2_DM0
#define reset__DM1 CYREG_PRT2_DM1
#define reset__DM2 CYREG_PRT2_DM2
#define reset__DR CYREG_PRT2_DR
#define reset__INP_DIS CYREG_PRT2_INP_DIS
#define reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define reset__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define reset__LCD_EN CYREG_PRT2_LCD_EN
#define reset__MASK 0x02u
#define reset__PORT 2u
#define reset__PRT CYREG_PRT2_PRT
#define reset__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define reset__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define reset__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define reset__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define reset__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define reset__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define reset__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define reset__PS CYREG_PRT2_PS
#define reset__SHIFT 1u
#define reset__SLW CYREG_PRT2_SLW

/* Pin2_4 */
#define Pin2_4__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin2_4__0__MASK 0x01u
#define Pin2_4__0__PC CYREG_PRT0_PC0
#define Pin2_4__0__PORT 0u
#define Pin2_4__0__SHIFT 0u
#define Pin2_4__AG CYREG_PRT0_AG
#define Pin2_4__AMUX CYREG_PRT0_AMUX
#define Pin2_4__BIE CYREG_PRT0_BIE
#define Pin2_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin2_4__BYP CYREG_PRT0_BYP
#define Pin2_4__CTL CYREG_PRT0_CTL
#define Pin2_4__DM0 CYREG_PRT0_DM0
#define Pin2_4__DM1 CYREG_PRT0_DM1
#define Pin2_4__DM2 CYREG_PRT0_DM2
#define Pin2_4__DR CYREG_PRT0_DR
#define Pin2_4__INP_DIS CYREG_PRT0_INP_DIS
#define Pin2_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin2_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin2_4__LCD_EN CYREG_PRT0_LCD_EN
#define Pin2_4__MASK 0x01u
#define Pin2_4__PORT 0u
#define Pin2_4__PRT CYREG_PRT0_PRT
#define Pin2_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin2_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin2_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin2_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin2_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin2_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin2_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin2_4__PS CYREG_PRT0_PS
#define Pin2_4__SHIFT 0u
#define Pin2_4__SLW CYREG_PRT0_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB01_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Opamp_2 */
#define Opamp_2_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x02u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x02u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP1_TR1

/* Pin12_6 */
#define Pin12_6__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin12_6__0__MASK 0x40u
#define Pin12_6__0__PC CYREG_PRT12_PC6
#define Pin12_6__0__PORT 12u
#define Pin12_6__0__SHIFT 6u
#define Pin12_6__AG CYREG_PRT12_AG
#define Pin12_6__BIE CYREG_PRT12_BIE
#define Pin12_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin12_6__BYP CYREG_PRT12_BYP
#define Pin12_6__DM0 CYREG_PRT12_DM0
#define Pin12_6__DM1 CYREG_PRT12_DM1
#define Pin12_6__DM2 CYREG_PRT12_DM2
#define Pin12_6__DR CYREG_PRT12_DR
#define Pin12_6__INP_DIS CYREG_PRT12_INP_DIS
#define Pin12_6__INTSTAT CYREG_PICU12_INTSTAT
#define Pin12_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin12_6__MASK 0x40u
#define Pin12_6__PORT 12u
#define Pin12_6__PRT CYREG_PRT12_PRT
#define Pin12_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin12_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin12_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin12_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin12_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin12_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin12_6__PS CYREG_PRT12_PS
#define Pin12_6__SHIFT 6u
#define Pin12_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin12_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin12_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin12_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin12_6__SLW CYREG_PRT12_SLW
#define Pin12_6__SNAP CYREG_PICU12_SNAP

/* Pin_3_2 */
#define Pin_3_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_3_2__0__MASK 0x04u
#define Pin_3_2__0__PC CYREG_PRT3_PC2
#define Pin_3_2__0__PORT 3u
#define Pin_3_2__0__SHIFT 2u
#define Pin_3_2__AG CYREG_PRT3_AG
#define Pin_3_2__AMUX CYREG_PRT3_AMUX
#define Pin_3_2__BIE CYREG_PRT3_BIE
#define Pin_3_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3_2__BYP CYREG_PRT3_BYP
#define Pin_3_2__CTL CYREG_PRT3_CTL
#define Pin_3_2__DM0 CYREG_PRT3_DM0
#define Pin_3_2__DM1 CYREG_PRT3_DM1
#define Pin_3_2__DM2 CYREG_PRT3_DM2
#define Pin_3_2__DR CYREG_PRT3_DR
#define Pin_3_2__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_3_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3_2__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3_2__MASK 0x04u
#define Pin_3_2__PORT 3u
#define Pin_3_2__PRT CYREG_PRT3_PRT
#define Pin_3_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3_2__PS CYREG_PRT3_PS
#define Pin_3_2__SHIFT 2u
#define Pin_3_2__SLW CYREG_PRT3_SLW

/* Pin_3_3 */
#define Pin_3_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_3_3__0__MASK 0x08u
#define Pin_3_3__0__PC CYREG_PRT3_PC3
#define Pin_3_3__0__PORT 3u
#define Pin_3_3__0__SHIFT 3u
#define Pin_3_3__AG CYREG_PRT3_AG
#define Pin_3_3__AMUX CYREG_PRT3_AMUX
#define Pin_3_3__BIE CYREG_PRT3_BIE
#define Pin_3_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3_3__BYP CYREG_PRT3_BYP
#define Pin_3_3__CTL CYREG_PRT3_CTL
#define Pin_3_3__DM0 CYREG_PRT3_DM0
#define Pin_3_3__DM1 CYREG_PRT3_DM1
#define Pin_3_3__DM2 CYREG_PRT3_DM2
#define Pin_3_3__DR CYREG_PRT3_DR
#define Pin_3_3__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_3_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3_3__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3_3__MASK 0x08u
#define Pin_3_3__PORT 3u
#define Pin_3_3__PRT CYREG_PRT3_PRT
#define Pin_3_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3_3__PS CYREG_PRT3_PS
#define Pin_3_3__SHIFT 3u
#define Pin_3_3__SLW CYREG_PRT3_SLW

/* Pin_3_4 */
#define Pin_3_4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_3_4__0__MASK 0x10u
#define Pin_3_4__0__PC CYREG_PRT3_PC4
#define Pin_3_4__0__PORT 3u
#define Pin_3_4__0__SHIFT 4u
#define Pin_3_4__AG CYREG_PRT3_AG
#define Pin_3_4__AMUX CYREG_PRT3_AMUX
#define Pin_3_4__BIE CYREG_PRT3_BIE
#define Pin_3_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3_4__BYP CYREG_PRT3_BYP
#define Pin_3_4__CTL CYREG_PRT3_CTL
#define Pin_3_4__DM0 CYREG_PRT3_DM0
#define Pin_3_4__DM1 CYREG_PRT3_DM1
#define Pin_3_4__DM2 CYREG_PRT3_DM2
#define Pin_3_4__DR CYREG_PRT3_DR
#define Pin_3_4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_3_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3_4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3_4__MASK 0x10u
#define Pin_3_4__PORT 3u
#define Pin_3_4__PRT CYREG_PRT3_PRT
#define Pin_3_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3_4__PS CYREG_PRT3_PS
#define Pin_3_4__SHIFT 4u
#define Pin_3_4__SLW CYREG_PRT3_SLW

/* Pin_3_5 */
#define Pin_3_5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_3_5__0__MASK 0x20u
#define Pin_3_5__0__PC CYREG_PRT3_PC5
#define Pin_3_5__0__PORT 3u
#define Pin_3_5__0__SHIFT 5u
#define Pin_3_5__AG CYREG_PRT3_AG
#define Pin_3_5__AMUX CYREG_PRT3_AMUX
#define Pin_3_5__BIE CYREG_PRT3_BIE
#define Pin_3_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3_5__BYP CYREG_PRT3_BYP
#define Pin_3_5__CTL CYREG_PRT3_CTL
#define Pin_3_5__DM0 CYREG_PRT3_DM0
#define Pin_3_5__DM1 CYREG_PRT3_DM1
#define Pin_3_5__DM2 CYREG_PRT3_DM2
#define Pin_3_5__DR CYREG_PRT3_DR
#define Pin_3_5__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_3_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3_5__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3_5__MASK 0x20u
#define Pin_3_5__PORT 3u
#define Pin_3_5__PRT CYREG_PRT3_PRT
#define Pin_3_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3_5__PS CYREG_PRT3_PS
#define Pin_3_5__SHIFT 5u
#define Pin_3_5__SLW CYREG_PRT3_SLW

/* Vout_3_6 */
#define Vout_3_6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Vout_3_6__0__MASK 0x40u
#define Vout_3_6__0__PC CYREG_PRT3_PC6
#define Vout_3_6__0__PORT 3u
#define Vout_3_6__0__SHIFT 6u
#define Vout_3_6__AG CYREG_PRT3_AG
#define Vout_3_6__AMUX CYREG_PRT3_AMUX
#define Vout_3_6__BIE CYREG_PRT3_BIE
#define Vout_3_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vout_3_6__BYP CYREG_PRT3_BYP
#define Vout_3_6__CTL CYREG_PRT3_CTL
#define Vout_3_6__DM0 CYREG_PRT3_DM0
#define Vout_3_6__DM1 CYREG_PRT3_DM1
#define Vout_3_6__DM2 CYREG_PRT3_DM2
#define Vout_3_6__DR CYREG_PRT3_DR
#define Vout_3_6__INP_DIS CYREG_PRT3_INP_DIS
#define Vout_3_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vout_3_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vout_3_6__LCD_EN CYREG_PRT3_LCD_EN
#define Vout_3_6__MASK 0x40u
#define Vout_3_6__PORT 3u
#define Vout_3_6__PRT CYREG_PRT3_PRT
#define Vout_3_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vout_3_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vout_3_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vout_3_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vout_3_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vout_3_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vout_3_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vout_3_6__PS CYREG_PRT3_PS
#define Vout_3_6__SHIFT 6u
#define Vout_3_6__SLW CYREG_PRT3_SLW

/* Vout_3_7 */
#define Vout_3_7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Vout_3_7__0__MASK 0x80u
#define Vout_3_7__0__PC CYREG_PRT3_PC7
#define Vout_3_7__0__PORT 3u
#define Vout_3_7__0__SHIFT 7u
#define Vout_3_7__AG CYREG_PRT3_AG
#define Vout_3_7__AMUX CYREG_PRT3_AMUX
#define Vout_3_7__BIE CYREG_PRT3_BIE
#define Vout_3_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vout_3_7__BYP CYREG_PRT3_BYP
#define Vout_3_7__CTL CYREG_PRT3_CTL
#define Vout_3_7__DM0 CYREG_PRT3_DM0
#define Vout_3_7__DM1 CYREG_PRT3_DM1
#define Vout_3_7__DM2 CYREG_PRT3_DM2
#define Vout_3_7__DR CYREG_PRT3_DR
#define Vout_3_7__INP_DIS CYREG_PRT3_INP_DIS
#define Vout_3_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vout_3_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vout_3_7__LCD_EN CYREG_PRT3_LCD_EN
#define Vout_3_7__MASK 0x80u
#define Vout_3_7__PORT 3u
#define Vout_3_7__PRT CYREG_PRT3_PRT
#define Vout_3_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vout_3_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vout_3_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vout_3_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vout_3_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vout_3_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vout_3_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vout_3_7__PS CYREG_PRT3_PS
#define Vout_3_7__SHIFT 7u
#define Vout_3_7__SLW CYREG_PRT3_SLW

/* switch_isr */
#define switch_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define switch_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define switch_isr__INTC_MASK 0x800u
#define switch_isr__INTC_NUMBER 11u
#define switch_isr__INTC_PRIOR_NUM 7u
#define switch_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define switch_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define switch_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* update_isr */
#define update_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define update_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define update_isr__INTC_MASK 0x01u
#define update_isr__INTC_NUMBER 0u
#define update_isr__INTC_PRIOR_NUM 0u
#define update_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define update_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define update_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "lcddisplay"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E126069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
