Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/enharris/My Documents/repo3/hardware/xilinxproj/xproj/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/enharris/My Documents/repo3/hardware/xilinxproj/xproj/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc2vp30-6-ff896

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : toplevel.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../peripheralinterface/scan_to_ascii.v" in library work
Compiling verilog file "../../peripheralinterface/ps2_tx.v" in library work
Module <scan_to_ascii> compiled
Compiling verilog file "../../peripheralinterface/ps2_rx.v" in library work
Module <ps2_tx> compiled
Compiling verilog file "../../peripheralinterface/kbd_tx.v" in library work
Module <ps2_rx> compiled
Compiling verilog file "../../peripheralinterface/kbd_rx.v" in library work
Module <kbd_tx> compiled
Compiling verilog file "./dmem3.v" in library work
Module <kbd_rx> compiled
Compiling verilog file "./dmem2.v" in library work
Module <dmem3> compiled
Compiling verilog file "dmem1.v" in library work
Module <dmem2> compiled
Compiling verilog file "dmem0.v" in library work
Module <dmem1> compiled
Compiling verilog file "../../peripheralinterface/kbd_cntrl.v" in library work
Module <dmem0> compiled
Compiling verilog file "instr_mem_bram.v" in library work
Module <kbd_cntrl> compiled
Compiling verilog file "../../vga_prototype.v" in library work
Module <instr_mem_bram> compiled
Module <vga_proto> compiled
Module <vga_logic_proto> compiled
Compiling verilog file "../../regfile.v" in library work
Module <draw_logic_proto> compiled
Compiling verilog file "../../peripheralinterface/bramctl.v" in library work
Module <regFile> compiled
Compiling verilog include file "../../brammodes.inc"
Compiling verilog file "../../newmmrs.v" in library work
Module <bramctl> compiled
Compiling verilog include file "../../mmrnames.inc"
Compiling verilog file "../../executeinterface/reorder.v" in library work
Module <newmmrs> compiled
Compiling verilog file "../../executeinterface/neighborOpController.v" in library work
Module <reorder> compiled
Compiling verilog file "../../executeinterface/condCheck.v" in library work
Module <neighborOpController> compiled
Compiling verilog file "../../executeinterface/alu.v" in library work
Module <condCheck> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog file "clk_vga.v" in library work
Module <alu> compiled
Compiling verilog file "clk_prestage.v" in library work
Module <clk_vga> compiled
Compiling verilog file "clk_half.v" in library work
Module <clk_prestage> compiled
Compiling verilog file "../../mem.v" in library work
Module <clk_half> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog include file "../../brammodes.inc"
Compiling verilog file "../../instr_mem.v" in library work
Module <mem> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog file "../../exec_hazard_detector.v" in library work
Module <instr_mem> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog file "../../executeinterface/executetoplevel.v" in library work
Module <exec_hazard_detector> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog file "../../decode.v" in library work
Module <executetoplevel> compiled
Compiling verilog include file "../../opcodes.inc"
Compiling verilog file "../../toplevel.v" in library work
Module <decode> compiled
Compiling verilog include file "../../opcodes.inc"
Module <toplevel> compiled
No errors in compilation
Analysis of file <"toplevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <toplevel> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"

Analyzing hierarchy for module <clk_half> in library <work>.

Analyzing hierarchy for module <clk_prestage> in library <work>.

Analyzing hierarchy for module <clk_vga> in library <work>.

Analyzing hierarchy for module <instr_mem> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"

Analyzing hierarchy for module <decode> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"
	UNUSED = "11111"

Analyzing hierarchy for module <exec_hazard_detector> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"
	UNUSED = "11111"

Analyzing hierarchy for module <executetoplevel> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"

Analyzing hierarchy for module <mem> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	BYTE = "00"
	BYTEWIDE = "00"
	CMP = "01110"
	HALF = "01"
	HALFWIDE = "01"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NEIG = "11"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"
	WORD = "10"
	WORDWIDE = "10"

Analyzing hierarchy for module <regFile> in library <work>.

Analyzing hierarchy for module <alu> in library <work> with parameters.
	ACCUMBYTES = "01000"
	ADD = "00000"
	AND = "00001"
	B = "01100"
	BIC = "00010"
	BL = "01101"
	BWCMPL = "10011"
	CMP = "01110"
	HALT = "11111"
	LDNEIGHBOR = "11100"
	LDR = "10100"
	LDRB = "10101"
	LDRH = "10110"
	LDRSB = "10111"
	LDRSH = "11000"
	MOV = "01111"
	MXADD = "01010"
	MXMUL = "01001"
	MXSUB = "01011"
	NOOP = "00011"
	NOT = "10000"
	OR = "00100"
	RETURN = "11110"
	RSB = "00101"
	STR = "11001"
	STRB = "11010"
	STRH = "11011"
	STRNEIGHBOR = "11101"
	SUB = "00110"
	SWP = "00111"
	TEQ = "10001"
	TST = "10010"

Analyzing hierarchy for module <neighborOpController> in library <work>.

Analyzing hierarchy for module <reorder> in library <work>.

Analyzing hierarchy for module <condCheck> in library <work>.

Analyzing hierarchy for module <vga_proto> in library <work>.

Analyzing hierarchy for module <bramctl> in library <work> with parameters.
	BYTE = "00"
	HALF = "01"
	NEIG = "11"
	WORD = "10"

Analyzing hierarchy for module <newmmrs> in library <work> with parameters.
	ARRWID = "00011000"
	DIPS = "00010110"
	EXP = "00010001"
	IRQDIS = "00011010"
	IRQEN = "00010000"
	IRQSTA = "00001111"
	KBD = "00010010"
	LEDS = "00000101"
	MOUSE = "00010100"
	PBS = "00010111"
	RANDNUM = "00000100"
	S0RCV = "00000110"
	S0SND = "00001000"
	TMRCNT = "00001010"
	TMRDIV = "00001100"
	VGASWFB = "00000000"

Analyzing hierarchy for module <vga_logic_proto> in library <work>.

Analyzing hierarchy for module <draw_logic_proto> in library <work>.

Analyzing hierarchy for module <rand> in library <work>.

Analyzing hierarchy for module <kbd_cntrl> in library <work> with parameters.
	LED_VAL = "01"
	RECEIVE = "10"
	SET_LED = "00"

Analyzing hierarchy for module <dff> in library <work>.

Analyzing hierarchy for module <kbd_rx> in library <work> with parameters.
	BREAK = "11110000"
	CAPS = "01011000"
	CONVERT = "1"
	IDLE = "0"
	SHIFT_L = "00010010"
	SHIFT_R = "01011001"

Analyzing hierarchy for module <kbd_tx> in library <work>.

Analyzing hierarchy for module <ps2_rx> in library <work> with parameters.
	IDLE = "0"
	READ = "1"

Analyzing hierarchy for module <scan_to_ascii> in library <work>.

Analyzing hierarchy for module <ps2_tx> in library <work> with parameters.
	HOLD = "01"
	IDLE = "00"
	SEND = "10"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <toplevel>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
Module <toplevel> is correct for synthesis.
 
Analyzing module <clk_half> in library <work>.
Module <clk_half> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLKIN_PERIOD =  16.6670000000000020" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clk_half>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clk_half>.
Analyzing module <clk_prestage> in library <work>.
Module <clk_prestage> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk_prestage>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk_prestage>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk_prestage>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clk_prestage>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clk_prestage>.
Analyzing module <clk_vga> in library <work>.
Module <clk_vga> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLKFX_DIVIDE =  8" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clk_vga>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clk_vga>.
Analyzing module <instr_mem> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
Module <instr_mem> is correct for synthesis.
 
Analyzing module <decode> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
	UNUSED = 5'b11111
Module <decode> is correct for synthesis.
 
Analyzing module <regFile> in library <work>.
Module <regFile> is correct for synthesis.
 
Analyzing module <exec_hazard_detector> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
	UNUSED = 5'b11111
Module <exec_hazard_detector> is correct for synthesis.
 
Analyzing module <executetoplevel> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
Module <executetoplevel> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	CMP = 5'b01110
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
Module <alu> is correct for synthesis.
 
Analyzing module <neighborOpController> in library <work>.
Module <neighborOpController> is correct for synthesis.
 
Analyzing module <reorder> in library <work>.
Module <reorder> is correct for synthesis.
 
Analyzing module <condCheck> in library <work>.
Module <condCheck> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
	ACCUMBYTES = 5'b01000
	ADD = 5'b00000
	AND = 5'b00001
	B = 5'b01100
	BIC = 5'b00010
	BL = 5'b01101
	BWCMPL = 5'b10011
	BYTE = 2'b00
	BYTEWIDE = 2'b00
	CMP = 5'b01110
	HALF = 2'b01
	HALFWIDE = 2'b01
	HALT = 5'b11111
	LDNEIGHBOR = 5'b11100
	LDR = 5'b10100
	LDRB = 5'b10101
	LDRH = 5'b10110
	LDRSB = 5'b10111
	LDRSH = 5'b11000
	MOV = 5'b01111
	MXADD = 5'b01010
	MXMUL = 5'b01001
	MXSUB = 5'b01011
	NEIG = 2'b11
	NOOP = 5'b00011
	NOT = 5'b10000
	OR = 5'b00100
	RETURN = 5'b11110
	RSB = 5'b00101
	STR = 5'b11001
	STRB = 5'b11010
	STRH = 5'b11011
	STRNEIGHBOR = 5'b11101
	SUB = 5'b00110
	SWP = 5'b00111
	TEQ = 5'b10001
	TST = 5'b10010
	WORD = 2'b10
	WORDWIDE = 2'b10
Module <mem> is correct for synthesis.
 
Analyzing module <vga_proto> in library <work>.
Module <vga_proto> is correct for synthesis.
 
Analyzing module <vga_logic_proto> in library <work>.
Module <vga_logic_proto> is correct for synthesis.
 
Analyzing module <draw_logic_proto> in library <work>.
Module <draw_logic_proto> is correct for synthesis.
 
Analyzing module <bramctl> in library <work>.
	BYTE = 2'b00
	HALF = 2'b01
	NEIG = 2'b11
	WORD = 2'b10
Module <bramctl> is correct for synthesis.
 
Analyzing module <newmmrs> in library <work>.
	ARRWID = 8'b00011000
	DIPS = 8'b00010110
	EXP = 8'b00010001
	IRQDIS = 8'b00011010
	IRQEN = 8'b00010000
	IRQSTA = 8'b00001111
	KBD = 8'b00010010
	LEDS = 8'b00000101
	MOUSE = 8'b00010100
	PBS = 8'b00010111
	RANDNUM = 8'b00000100
	S0RCV = 8'b00000110
	S0SND = 8'b00001000
	TMRCNT = 8'b00001010
	TMRDIV = 8'b00001100
	VGASWFB = 8'b00000000
Module <newmmrs> is correct for synthesis.
 
Analyzing module <rand> in library <work>.
Module <rand> is correct for synthesis.
 
Analyzing module <dff> in library <work>.
Module <dff> is correct for synthesis.
 
Analyzing module <kbd_cntrl> in library <work>.
	LED_VAL = 2'b01
	RECEIVE = 2'b10
	SET_LED = 2'b00
Module <kbd_cntrl> is correct for synthesis.
 
Analyzing module <kbd_rx> in library <work>.
	BREAK = 8'b11110000
	CAPS = 8'b01011000
	CONVERT = 1'b1
	IDLE = 1'b0
	SHIFT_L = 8'b00010010
	SHIFT_R = 8'b01011001
Module <kbd_rx> is correct for synthesis.
 
Analyzing module <ps2_rx> in library <work>.
	IDLE = 1'b0
	READ = 1'b1
Module <ps2_rx> is correct for synthesis.
 
Analyzing module <scan_to_ascii> in library <work>.
Module <scan_to_ascii> is correct for synthesis.
 
Analyzing module <kbd_tx> in library <work>.
Module <kbd_tx> is correct for synthesis.
 
Analyzing module <ps2_tx> in library <work>.
	HOLD = 2'b01
	IDLE = 2'b00
	SEND = 2'b10
Module <ps2_tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <exec_hazard_detector>.
    Related source file is "../../exec_hazard_detector.v".
    Found 40-bit 4-to-1 multiplexer for signal <rm0_out>.
    Found 40-bit 4-to-1 multiplexer for signal <rm1_out>.
    Found 5-bit comparator equal for signal <forward0toRm0$cmp_eq0000> created at line 114.
    Found 5-bit comparator equal for signal <forward0toRm1$cmp_eq0000> created at line 116.
    Found 5-bit comparator equal for signal <forward0toRn0$cmp_eq0000> created at line 119.
    Found 5-bit comparator equal for signal <forward0toRn1$cmp_eq0000> created at line 121.
    Found 5-bit comparator equal for signal <forward1toRm0$cmp_eq0000> created at line 113.
    Found 5-bit comparator equal for signal <forward1toRm1$cmp_eq0000> created at line 115.
    Found 5-bit comparator equal for signal <forward1toRn0$cmp_eq0000> created at line 118.
    Found 5-bit comparator equal for signal <forward1toRn1$cmp_eq0000> created at line 120.
    Found 40-bit 4-to-1 multiplexer for signal <rn0val>.
    Found 40-bit 4-to-1 multiplexer for signal <rn1val>.
    Found 40-bit 4-to-1 multiplexer for signal <ro0val>.
    Found 40-bit 4-to-1 multiplexer for signal <ro1val>.
    Summary:
	inferred   8 Comparator(s).
	inferred 240 Multiplexer(s).
Unit <exec_hazard_detector> synthesized.


Synthesizing Unit <regFile>.
    Related source file is "../../regfile.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit 32-to-1 multiplexer for signal <dataRd0>.
    Found 40-bit 32-to-1 multiplexer for signal <dataRd1>.
    Found 40-bit 32-to-1 multiplexer for signal <dataRd2>.
    Found 40-bit 32-to-1 multiplexer for signal <dataRd3>.
    Found 1280-bit 4-to-1 multiplexer for signal <nextregisters>.
    Found 1280-bit register for signal <registers>.
INFO:Xst:738 - HDL ADVISOR - 1280 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1280 D-type flip-flop(s).
	inferred 1440 Multiplexer(s).
Unit <regFile> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../../executeinterface/alu.v".
WARNING:Xst:643 - "../../executeinterface/alu.v" line 79: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../executeinterface/alu.v" line 80: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../executeinterface/alu.v" line 81: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../executeinterface/alu.v" line 82: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../../executeinterface/alu.v" line 83: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4x11-bit ROM for signal <$rom0000>.
    Found 16x1-bit ROM for signal <controlOutAluV>.
    Found 41-bit adder for signal <$add0000> created at line 43.
    Found 8-bit adder for signal <$add0007> created at line 86.
    Found 8-bit adder for signal <$add0008> created at line 87.
    Found 8-bit adder for signal <$add0009> created at line 88.
    Found 8-bit adder for signal <$add0010> created at line 89.
    Found 8-bit adder for signal <$add0011> created at line 90.
    Found 41-bit subtractor for signal <$sub0000> created at line 47.
    Found 41-bit subtractor for signal <$sub0001> created at line 48.
    Found 8-bit subtractor for signal <$sub0002> created at line 93.
    Found 8-bit subtractor for signal <$sub0003> created at line 94.
    Found 8-bit subtractor for signal <$sub0004> created at line 95.
    Found 8-bit subtractor for signal <$sub0005> created at line 96.
    Found 8-bit subtractor for signal <$sub0006> created at line 97.
    Found 8-bit adder carry out for signal <add0001$addsub0000> created at line 53.
    Found 8-bit adder carry out for signal <add0002$addsub0000> created at line 54.
    Found 8-bit adder carry out for signal <add0003$addsub0000> created at line 55.
    Found 9-bit adder carry out for signal <add0004$addsub0000> created at line 59.
    Found 9-bit adder carry out for signal <add0005$addsub0000> created at line 60.
    Found 10-bit adder carry out for signal <add0006$addsub0000> created at line 65.
    Found 8-bit adder for signal <localResult$add0000> created at line 113.
    Found 8-bit adder for signal <localResult$add0001> created at line 113.
    Found 8-bit adder for signal <localResult$add0002> created at line 113.
    Found 8-bit adder for signal <localResult$add0003> created at line 113.
    Found 8-bit adder for signal <localResult$add0004> created at line 113.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_0$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_0$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_0$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_1$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_1$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_1$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_10$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_10$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_10$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_11$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_11$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_11$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_12$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_12$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_12$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_13$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_13$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_13$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_14$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_14$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_14$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_15$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_15$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_15$xor0000> created at line 111.
    Found 8x8-bit multiplier for signal <localResult_15_8$mult0001> created at line 80.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_16$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_16$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_16$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_17$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_17$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_17$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_18$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_18$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_18$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_19$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_19$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_19$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_2$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_2$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_2$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_20$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_20$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_20$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_21$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_21$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_21$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_22$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_22$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_22$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_23$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_23$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_23$xor0000> created at line 111.
    Found 8x8-bit multiplier for signal <localResult_23_16$mult0001> created at line 81.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_24$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_24$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_24$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_25$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_25$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_25$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_26$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_26$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_26$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_27$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_27$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_27$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_28$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_28$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_28$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_29$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_29$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_3$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_3$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_3$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_30$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_30$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_31$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_31$xor0000> created at line 111.
    Found 8x8-bit multiplier for signal <localResult_31_24$mult0001> created at line 82.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_32$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_32$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_33$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_33$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_34$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_34$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_35$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_35$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_36$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_36$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_37$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_37$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_38$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_38$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_39$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_39$xor0000> created at line 111.
    Found 11-bit adder carry out for signal <localResult_39_0$addsub0000> created at line 70.
    Found 8x8-bit multiplier for signal <localResult_39_32$mult0001> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_4$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_4$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_4$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_40$mux0000> created at line 107.
    Found 1-bit xor2 for signal <localResult_40$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_5$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_5$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_5$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_6$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_6$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_6$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_7$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_7$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_7$xor0000> created at line 111.
    Found 8x8-bit multiplier for signal <localResult_7_0$mult0001> created at line 79.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_8$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_8$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_8$xor0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_9$mux0000> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <localResult_9$mux0001> created at line 107.
    Found 1-bit xor2 for signal <localResult_9$xor0000> created at line 111.
    Found 41-bit shifter logical left for signal <shift0000$shift0000> created at line 104.
    Found 41-bit shifter logical right for signal <shift0001$shift0000> created at line 105.
    Found 41-bit shifter logical right for signal <shift0002$shift0000> created at line 106.
    Summary:
	inferred   2 ROM(s).
	inferred  25 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  70 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <neighborOpController>.
    Related source file is "../../executeinterface/neighborOpController.v".
    Found 3-bit up counter for signal <controlOutExControllerCycleCnt>.
    Found 3-bit comparator greatequal for signal <controlOutExControllerCycleCnt$cmp_ge0000> created at line 38.
    Found 3-bit comparator less for signal <controlOutExControllerCycleCnt$cmp_lt0000> created at line 39.
    Found 3-bit comparator greater for signal <controlOutExControllerOpA$cmp_gt0000> created at line 44.
    Found 3-bit comparator less for signal <controlOutExControllerOpA$cmp_lt0000> created at line 44.
    Found 3-bit comparator less for signal <controlOutExControllerStall$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Counter(s).
	inferred   5 Comparator(s).
Unit <neighborOpController> synthesized.


Synthesizing Unit <reorder>.
    Related source file is "../../executeinterface/reorder.v".
Unit <reorder> synthesized.


Synthesizing Unit <condCheck>.
    Related source file is "../../executeinterface/condCheck.v".
    Found 1-bit 16-to-1 multiplexer for signal <dataOutCondMet>.
    Found 1-bit xor2 for signal <dataOutCondMet$xor0000> created at line 73.
    Summary:
	inferred   1 Multiplexer(s).
Unit <condCheck> synthesized.


Synthesizing Unit <vga_logic_proto>.
    Related source file is "../../vga_prototype.v".
    Found 10-bit register for signal <pixel_x>.
    Found 10-bit register for signal <pixel_y>.
    Found 10-bit comparator greater for signal <blank$cmp_gt0000> created at line 67.
    Found 10-bit comparator greater for signal <blank$cmp_gt0001> created at line 67.
    Found 10-bit comparator greater for signal <hsync$cmp_gt0000> created at line 65.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 65.
    Found 10-bit adder for signal <next_pixel_x$addsub0000> created at line 53.
    Found 10-bit adder for signal <next_pixel_y$addsub0000> created at line 54.
    Found 10-bit comparator greater for signal <vsync$cmp_gt0000> created at line 66.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 66.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_logic_proto> synthesized.


Synthesizing Unit <draw_logic_proto>.
    Related source file is "../../vga_prototype.v".
WARNING:Xst:646 - Signal <prev_y1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_y_inc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <capturenext>.
    Found 10-bit comparator greater for signal <current_pixel_byte$cmp_gt0000> created at line 186.
    Found 10-bit comparator greater for signal <current_pixel_byte$cmp_gt0001> created at line 186.
    Found 8-bit adder for signal <mem_addr$add0000> created at line 169.
    Found 4-bit adder for signal <next_shift_count$addsub0000> created at line 157.
    Found 10-bit comparator less for signal <nextcapturenext$cmp_lt0000> created at line 148.
    Found 10-bit comparator less for signal <nextcapturenext$cmp_lt0001> created at line 148.
    Found 4-bit register for signal <shift_count>.
    Found 80-bit register for signal <shift_reg>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <draw_logic_proto> synthesized.


Synthesizing Unit <dff>.
    Related source file is "../../newmmrs.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <ps2_rx>.
    Related source file is "../../peripheralinterface/ps2_rx.v".
    Found 1-bit register for signal <rda>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <clk_buf>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit subtractor for signal <next_cnt$share0000> created at line 76.
    Found 10-bit register for signal <shiftreg>.
    Found 1-bit register for signal <state>.
    Found 1-bit xor9 for signal <valid$xor0000> created at line 112.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <scan_to_ascii>.
    Related source file is "../../peripheralinterface/scan_to_ascii.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <old_char_ascii_44$xor0000> created at line 35.
Unit <scan_to_ascii> synthesized.


Synthesizing Unit <ps2_tx>.
    Related source file is "../../peripheralinterface/ps2_tx.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit register for signal <sent>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 3-bit register for signal <clk_buf>.
    Found 4-bit register for signal <cnt>.
    Found 16-bit comparator less for signal <data_out$cmp_lt0000> created at line 95.
    Found 16-bit register for signal <hold_cnt>.
    Found 4-bit subtractor for signal <next_cnt$addsub0000> created at line 115.
    Found 16-bit subtractor for signal <next_hold$addsub0000> created at line 104.
    Found 1-bit xor8 for signal <next_shiftreg$xor0000> created at line 86.
    Found 10-bit register for signal <shiftreg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
	inferred   2 Tristate(s).
Unit <ps2_tx> synthesized.


Synthesizing Unit <clk_half>.
    Related source file is "clk_half.v".
Unit <clk_half> synthesized.


Synthesizing Unit <clk_prestage>.
    Related source file is "clk_prestage.v".
Unit <clk_prestage> synthesized.


Synthesizing Unit <clk_vga>.
    Related source file is "clk_vga.v".
Unit <clk_vga> synthesized.


Synthesizing Unit <instr_mem>.
    Related source file is "../../instr_mem.v".
WARNING:Xst:647 - Input <addrIn<29:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit adder for signal <$add0000> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <instr_mem> synthesized.


Synthesizing Unit <decode>.
    Related source file is "../../decode.v".
WARNING:Xst:647 - Input <instr0<26:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr1<26:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit 32-to-1 multiplexer for signal <addrRd0_ex>.
    Found 5-bit adder for signal <addrRd1_ex$addsub0000>.
    Found 5-bit 32-to-1 multiplexer for signal <addrRm0_rf>.
    Found 5-bit adder for signal <addrRm1_rf$addsub0000>.
    Found 5-bit 32-to-1 multiplexer for signal <addrRn0_rf>.
    Found 5-bit adder for signal <addrRn1_rf$add0000> created at line 417.
    Found 5-bit adder for signal <addrRn1_rf$addsub0000>.
    Found 1-bit register for signal <halt_latch>.
    Found 30-bit adder for signal <next_pc$addsub0000>.
    Found 30-bit register for signal <pc>.
    Found 30-bit adder carry out for signal <rm1_ex$addsub0000> created at line 517.
    Found 5-bit comparator equal for signal <scalarhazard$cmp_eq0000> created at line 677.
    Found 5-bit comparator equal for signal <scalarhazard$cmp_eq0001> created at line 677.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <decode> synthesized.


Synthesizing Unit <executetoplevel>.
    Related source file is "../../executeinterface/executetoplevel.v".
WARNING:Xst:1780 - Signal <localnextFlags2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <localnextFlags1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <localcurFlags2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <localcurFlags1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit comparator greater for signal <controlOutExMemOp1$cmp_gt0000> created at line 130.
    Found 3-bit comparator less for signal <controlOutExMemOp1$cmp_lt0000> created at line 130.
    Found 4-bit register for signal <savedflags>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <executetoplevel> synthesized.


Synthesizing Unit <vga_proto>.
    Related source file is "../../vga_prototype.v".
Unit <vga_proto> synthesized.


Synthesizing Unit <bramctl>.
    Related source file is "../../peripheralinterface/bramctl.v".
WARNING:Xst:646 - Signal <outdata1<23:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <captdata0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <captaddr0minus<39:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addrsame> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0001> created at line 282.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0002> created at line 282.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0003> created at line 282.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0005> created at line 578.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0006> created at line 578.
    Found 40-bit 4-to-1 multiplexer for signal <$mux0007> created at line 578.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 272.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 525.
    Found 40-bit register for signal <captaddr0>.
    Found 40-bit subtractor for signal <captaddr0minus>.
    Found 40-bit adder for signal <captaddr0plus>.
    Found 40-bit register for signal <captaddr1>.
    Found 40-bit register for signal <captdata1>.
    Found 2-bit register for signal <captmode0>.
    Found 2-bit register for signal <captmode1>.
    Found 1-bit register for signal <captRW0>.
    Found 1-bit register for signal <captRW1>.
    Found 40-bit subtractor for signal <MemAddr0minus>.
    Found 38-bit adder carry out for signal <nextbram0addr_0$addsub0000> created at line 290.
    Found 38-bit adder carry out for signal <nextbram0addr_0$addsub0001> created at line 425.
    Found 38-bit adder carry out for signal <nextbram0addr_0$addsub0002> created at line 586.
    Found 38-bit adder carry out for signal <nextbram0addr_0$addsub0003> created at line 649.
    Found 40-bit subtractor for signal <nextbram0addr_3$sub0000> created at line 387.
    Found 40-bit subtractor for signal <nextbram0addr_3$sub0001> created at line 611.
    Found 40-bit subtractor for signal <nextbram1addr_3$sub0000> created at line 438.
    Found 40-bit register for signal <outdata0>.
    Found 40-bit register for signal <outdata1>.
    Summary:
	inferred 206 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred 256 Multiplexer(s).
Unit <bramctl> synthesized.


Synthesizing Unit <rand>.
    Related source file is "../../newmmrs.v".
    Found 1-bit xor2 for signal <xnor0$xor0000> created at line 323.
    Found 1-bit xor2 for signal <xnor1$xor0000> created at line 324.
    Found 1-bit xor2 for signal <xnor2$xor0000> created at line 325.
Unit <rand> synthesized.


Synthesizing Unit <kbd_rx>.
    Related source file is "../../peripheralinterface/kbd_rx.v".
    Found 1-bit register for signal <toggle_caps>.
    Found 1-bit register for signal <char_rda>.
    Found 8-bit register for signal <char_out>.
    Found 1-bit register for signal <caps>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <kbd_rx> synthesized.


Synthesizing Unit <kbd_tx>.
    Related source file is "../../peripheralinterface/kbd_tx.v".
Unit <kbd_tx> synthesized.


Synthesizing Unit <kbd_cntrl>.
    Related source file is "../../peripheralinterface/kbd_cntrl.v".
WARNING:Xst:646 - Signal <dbg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 01 is never reached in FSM <state>.
INFO:Xst:1799 - State 00 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <caps>.
    Found 1-bit register for signal <ignore_rda>.
    Found 1-bit register for signal <tbr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
Unit <kbd_cntrl> synthesized.


Synthesizing Unit <newmmrs>.
    Related source file is "../../newmmrs.v".
WARNING:Xst:647 - Input <DataIn0<39:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataIn1<39:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dipsPins<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mouseData> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 1-bit register for signal <vgaColorMode>.
    Found 1-bit register for signal <vgaFrameState>.
    Found 16-bit register for signal <arrayWidth>.
    Found 1-bit register for signal <dipsRq>.
    Found 1-bit xor2 for signal <dipsRq$xor0000> created at line 120.
    Found 8-bit register for signal <exp>.
    Found 1-bit register for signal <irqdis>.
    Found 8-bit register for signal <irqen>.
    Found 8-bit register for signal <irqsta>.
    Found 8-bit register for signal <leds>.
    Found 4-bit register for signal <pbsRq>.
    Found 1-bit xor2 for signal <pbsRq_0$xor0000> created at line 128.
    Found 1-bit xor2 for signal <pbsRq_1$xor0000> created at line 126.
    Found 1-bit xor2 for signal <pbsRq_2$xor0000> created at line 124.
    Found 1-bit xor2 for signal <pbsRq_3$xor0000> created at line 122.
    Found 16-bit register for signal <tmrcnt>.
    Found 4-bit register for signal <tmrdiv>.
    Summary:
	inferred  76 D-type flip-flop(s).
Unit <newmmrs> synthesized.


Synthesizing Unit <mem>.
    Related source file is "../../mem.v".
WARNING:Xst:646 - Signal <ledPins<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <irq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <stall>.
    Found 40-bit adder for signal <mux0001$addsub0000> created at line 463.
    Found 80-bit register for signal <saved_vga_data>.
    Found 40-bit register for signal <vga_addr>.
    Found 1-bit register for signal <vga_request>.
    Summary:
	inferred 122 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mem> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "../../toplevel.v".
    Found 5-bit register for signal <addrRd0_exR>.
    Found 5-bit register for signal <addrRd0_memR>.
    Found 5-bit register for signal <addrRd1_exR>.
    Found 5-bit register for signal <addrRd1_memR>.
    Found 4-bit register for signal <cond0_exR>.
    Found 4-bit register for signal <cond1_exR>.
    Found 40-bit register for signal <dataRd0_memR>.
    Found 40-bit register for signal <dataRd1_memR>.
    Found 1-bit register for signal <delayed_rst>.
    Found 1-bit register for signal <execStalledLastCycle>.
    Found 32-bit register for signal <instr0_decodeR>.
    Found 32-bit register for signal <instr1_decodeR>.
    Found 5-bit register for signal <opCode0_exR>.
    Found 5-bit register for signal <opCode0_memR>.
    Found 5-bit register for signal <opCode1_exR>.
    Found 5-bit register for signal <opCode1_memR>.
    Found 40-bit register for signal <rm0_exR>.
    Found 40-bit register for signal <rm1_exR>.
    Found 40-bit register for signal <rn0_exR>.
    Found 40-bit register for signal <rn1_exR>.
    Found 40-bit register for signal <ro0_exR>.
    Found 40-bit register for signal <ro0_memR>.
    Found 40-bit register for signal <ro1_exR>.
    Found 40-bit register for signal <ro1_memR>.
    Found 1-bit register for signal <rst_reg>.
    Summary:
	inferred 515 D-type flip-flop(s).
Unit <toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x1-bit ROM                                          : 2
 4x11-bit ROM                                          : 2
# Multipliers                                          : 10
 8x8-bit multiplier                                    : 10
# Adders/Subtractors                                   : 76
 10-bit adder                                          : 3
 10-bit adder carry out                                : 2
 11-bit adder                                          : 1
 11-bit adder carry out                                : 2
 16-bit subtractor                                     : 1
 30-bit adder                                          : 1
 30-bit adder carry out                                : 1
 38-bit adder carry out                                : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 40-bit adder                                          : 2
 40-bit subtractor                                     : 5
 41-bit adder                                          : 2
 41-bit subtractor                                     : 4
 5-bit adder                                           : 4
 8-bit adder                                           : 21
 8-bit adder carry out                                 : 6
 8-bit subtractor                                      : 10
 9-bit adder carry out                                 : 4
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 185
 1-bit register                                        : 101
 10-bit register                                       : 4
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 2
 30-bit register                                       : 1
 4-bit register                                        : 7
 40-bit register                                       : 48
 5-bit register                                        : 8
 8-bit register                                        : 8
 80-bit register                                       : 2
# Comparators                                          : 28
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 4
 16-bit comparator less                                : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 2
 3-bit comparator less                                 : 4
 5-bit comparator equal                                : 10
# Multiplexers                                         : 195
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 140
 40-bit 32-to-1 multiplexer                            : 4
 40-bit 4-to-1 multiplexer                             : 44
 5-bit 32-to-1 multiplexer                             : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 41-bit shifter logical left                           : 2
 41-bit shifter logical right                          : 4
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 95
 1-bit xor2                                            : 93
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mem0/mmrs0/key0/state/FSM> on signal <state[1:0]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | unreached
 01    | unreached
 10    | 
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mem0/mmrs0/key0/kbd_tx0/ps2_TX1/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <instr_mem_bram.ngc>.
Reading core <dmem0.ngc>.
Reading core <dmem1.ngc>.
Reading core <dmem2.ngc>.
Reading core <dmem3.ngc>.
Loading core <instr_mem_bram> for timing and area information for instance <imem>.
Loading core <dmem0> for timing and area information for instance <daram0>.
Loading core <dmem1> for timing and area information for instance <daram1>.
Loading core <dmem2> for timing and area information for instance <daram2>.
Loading core <dmem3> for timing and area information for instance <daram3>.

Synthesizing (advanced) Unit <alu>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_15_8_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_15_8_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_7_0_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_7_0_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_23_16_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_23_16_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_31_24_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_31_24_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_39_32_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_localResult_39_32_mult0001 by adding 1 register level(s).
Unit <alu> synthesized (advanced).
WARNING:Xst:2677 - Node <outdata1_0> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_1> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_2> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_3> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_4> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_5> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_6> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_7> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_8> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_9> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_10> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_11> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_12> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_13> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_14> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_15> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_16> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_17> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_18> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_19> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_20> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_21> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_22> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <outdata1_23> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:1710 - FF/Latch <tx_data_0> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_1> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_2> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_3> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_4> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_5> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_6> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_7> (without init value) has a constant value of 1 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tbr> (without init value) has a constant value of 0 in block <kbd_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irqsta_0> (without init value) has a constant value of 0 in block <newmmrs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irqsta_2> (without init value) has a constant value of 0 in block <newmmrs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_2> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_3> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_4> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_5> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_6> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_7> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_8> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_9> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_0> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_1> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_2> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_3> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_4> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_5> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_6> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_7> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_8> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_9> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_10> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_11> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_12> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_13> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_14> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_cnt_15> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd2> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_17> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_18> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_19> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_20> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_21> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_22> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_23> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_24> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_25> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_26> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_27> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_28> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_29> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_30> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_31> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_32> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_33> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_34> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_35> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_36> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_37> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_38> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_addr_39> (without init value) has a constant value of 0 in block <mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <key0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_out_7> (without init value) has a constant value of 0 in block <kbd_rx0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_0> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shiftreg_1> (without init value) has a constant value of 1 in block <ps2_TX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <toggle_caps> of sequential type is unconnected in block <kbd_rx0>.
WARNING:Xst:2677 - Node <sent> of sequential type is unconnected in block <ps2_TX1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x1-bit ROM                                          : 2
 4x11-bit ROM                                          : 2
# Multipliers                                          : 10
 8x8-bit multiplier                                    : 10
# Adders/Subtractors                                   : 76
 10-bit adder                                          : 2
 10-bit adder carry out                                : 2
 11-bit adder                                          : 1
 11-bit adder carry out                                : 2
 16-bit subtractor                                     : 4
 2-bit subtractor                                      : 1
 30-bit adder                                          : 1
 30-bit adder carry out                                : 1
 38-bit adder carry out                                : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 40-bit adder                                          : 2
 40-bit subtractor                                     : 1
 41-bit adder                                          : 2
 41-bit subtractor                                     : 4
 5-bit adder                                           : 4
 8-bit adder                                           : 21
 8-bit adder carry out                                 : 6
 8-bit subtractor                                      : 10
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 4
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 2391
 Flip-Flops                                            : 2391
# Comparators                                          : 28
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 4
 16-bit comparator less                                : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 2
 3-bit comparator less                                 : 4
 5-bit comparator equal                                : 10
# Multiplexers                                         : 195
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 140
 40-bit 32-to-1 multiplexer                            : 4
 40-bit 4-to-1 multiplexer                             : 44
 5-bit 32-to-1 multiplexer                             : 3
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 41-bit shifter logical left                           : 2
 41-bit shifter logical right                          : 4
# Xors                                                 : 95
 1-bit xor2                                            : 93
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_1> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_2> (without init value) has a constant value of 0 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_3> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd2> (without init value) has a constant value of 0 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd1> (without init value) has a constant value of 0 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_15> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_14> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_13> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_12> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_11> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_10> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_9> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_8> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_7> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_6> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_0> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_1> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_2> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_3> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_4> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_5> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_6> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_7> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_8> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_9> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sent> (without init value) has a constant value of 0 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_0> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_1> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_2> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_3> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_4> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_cnt_5> (without init value) has a constant value of 1 in block <ps2_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <captaddr1_18> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_19> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_20> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_21> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_22> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_23> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_24> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_25> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_26> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_27> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_28> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_29> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_30> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_31> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_32> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_33> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_34> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_35> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_36> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_37> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_38> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr1_39> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_18> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_19> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_20> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_21> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_22> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_23> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_24> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_25> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_26> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_27> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_28> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_29> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_30> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_31> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_32> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_33> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_34> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_35> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_36> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_37> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_38> of sequential type is unconnected in block <bramctl>.
WARNING:Xst:2677 - Node <captaddr0_39> of sequential type is unconnected in block <bramctl>.

Optimizing unit <toplevel> ...
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_0> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_1> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_2> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_3> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_4> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_5> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_6> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/exp_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <exec_hazard_detector> ...

Optimizing unit <regFile> ...

Optimizing unit <alu> ...

Optimizing unit <neighborOpController> ...

Optimizing unit <vga_logic_proto> ...

Optimizing unit <draw_logic_proto> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <scan_to_ascii> ...

Optimizing unit <instr_mem> ...

Optimizing unit <bramctl> ...

Optimizing unit <decode> ...

Optimizing unit <executetoplevel> ...

Optimizing unit <kbd_rx> ...
WARNING:Xst:1710 - FF/Latch <mem0/mmrs0/key0/kbd_rx0/char_out_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_17> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_18> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_19> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_20> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_21> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_22> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_23> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_24> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_25> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_26> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_27> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_28> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_29> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_30> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_31> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_32> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_33> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_34> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_35> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_36> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_37> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_38> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem0/vga_addr_39> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem0/mmrs0/key0/data_out_7> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem0/mmrs0/key0/kbd_rx0/toggle_caps> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 51.
FlipFlop execute0/cont/controlOutExControllerCycleCnt_0 has been replicated 1 time(s)
FlipFlop execute0/cont/controlOutExControllerCycleCnt_1 has been replicated 1 time(s)
FlipFlop execute0/cont/controlOutExControllerCycleCnt_2 has been replicated 1 time(s)
FlipFlop mem0/bramctl0/captaddr1_0 has been replicated 1 time(s)
FlipFlop mem0/bramctl0/captaddr1_1 has been replicated 1 time(s)
FlipFlop mem0/stall has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2286
 Flip-Flops                                            : 2286

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 18898
#      BUF                         : 1
#      GND                         : 6
#      INV                         : 40
#      LUT1                        : 121
#      LUT2                        : 298
#      LUT2_D                      : 15
#      LUT2_L                      : 16
#      LUT3                        : 5064
#      LUT3_D                      : 56
#      LUT3_L                      : 90
#      LUT4                        : 6564
#      LUT4_D                      : 116
#      LUT4_L                      : 445
#      MUXCY                       : 733
#      MUXF5                       : 3453
#      MUXF6                       : 652
#      MUXF7                       : 320
#      MUXF8                       : 160
#      VCC                         : 6
#      XORCY                       : 742
# FlipFlops/Latches                : 2326
#      FD                          : 1553
#      FDC                         : 20
#      FDE                         : 456
#      FDR                         : 116
#      FDRE                        : 20
#      FDRS                        : 89
#      FDRSE                       : 1
#      FDS                         : 45
#      FDSE                        : 26
# RAMS                             : 120
#      RAMB16_S1_S1                : 96
#      RAMB16_S2_S2                : 16
#      RAMB16_S9_S9                : 8
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 47
#      IBUF                        : 9
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 35
# DCMs                             : 3
#      DCM                         : 3
# MULTs                            : 10
#      MULT18X18                   : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-6 

 Number of Slices:                     6563  out of  13696    47%  
 Number of Slice Flip Flops:           2326  out of  27392     8%  
 Number of 4 input LUTs:              12825  out of  27392    46%  
 Number of IOs:                          48
 Number of bonded IOBs:                  47  out of    556     8%  
 Number of BRAMs:                       120  out of    136    88%  
 Number of MULT18X18s:                   10  out of    136     7%  
 Number of GCLKs:                         6  out of     16    37%  
 Number of DCMs:                          3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                         | Load  |
-----------------------------------+-----------------------------------------------+-------+
CLK_100MHZ                         | clk_60/DCM_INST:CLKFX+clk_gen/DCM_INST:CLKFX  | 2129  |
CLK_100MHZ                         | clk_60/DCM_INST:CLK0+clk_vgagen/DCM_INST:CLKFX| 105   |
CLK_100MHZ                         | clk_60/DCM_INST:CLKFX+clk_gen/DCM_INST:CLK0   | 212   |
-----------------------------------+-----------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------+-------+
Control Signal                     | Buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------+-------+
rst_internal(rst_internal1:O)      | NONE(mem0/vga0/vgalog1/pixel_x_6)| 20    |
-----------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.843ns (Maximum Frequency: 101.598MHz)
   Minimum input arrival time before clock: 16.684ns
   Maximum output required time after clock: 8.968ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHZ'
  Clock period: 9.843ns (frequency: 101.598MHz)
  Total number of paths / destination ports: 52696465768 / 7214
-------------------------------------------------------------------------
Delay:               16.405ns (Levels of Logic = 25)
  Source:            execute0/cont/controlOutExControllerCycleCnt_2_1 (FF)
  Destination:       mem0/bramctl0/daram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[27].ram.r/v2_init.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      CLK_100MHZ rising 0.3X
  Destination Clock: CLK_100MHZ rising 0.6X

  Data Path: execute0/cont/controlOutExControllerCycleCnt_2_1 to mem0/bramctl0/daram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[27].ram.r/v2_init.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.374   0.667  execute0/cont/controlOutExControllerCycleCnt_2_1 (execute0/cont/controlOutExControllerCycleCnt_2_1)
     LUT3_D:I0->O        128   0.313   0.978  execute0/localAlu1Ben_cmp_eq00001 (execute0/localAlu1Ben)
     LUT3:I2->O            6   0.313   0.667  execute0/_mux0001<24>1 (execute0/_mux0001<24>)
     LUT4:I0->O            1   0.313   0.000  execute0/alu1/shift0000_or0000_wg_lut<2> (execute0/alu1/shift0000_or0000_wg_lut<2>)
     MUXCY:S->O            1   0.377   0.000  execute0/alu1/shift0000_or0000_wg_cy<2> (execute0/alu1/shift0000_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  execute0/alu1/shift0000_or0000_wg_cy<3> (execute0/alu1/shift0000_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  execute0/alu1/shift0000_or0000_wg_cy<4> (execute0/alu1/shift0000_or0000_wg_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  execute0/alu1/shift0000_or0000_wg_cy<5> (execute0/alu1/shift0000_or0000_wg_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  execute0/alu1/shift0000_or0000_wg_cy<6> (execute0/alu1/shift0000_or0000_wg_cy<6>)
     MUXCY:CI->O           1   0.042   0.000  execute0/alu1/shift0000_or0000_wg_cy<7> (execute0/alu1/shift0000_or0000_wg_cy<7>)
     MUXCY:CI->O         101   0.524   0.933  execute0/alu1/shift0000_or0000_wg_cy<8> (execute0/alu1/shift0000_or0000)
     LUT4_D:I2->O         27   0.313   0.809  execute0/alu1/_shift0001<18>_SW0 (N3245)
     LUT4:I2->O            1   0.313   0.418  execute0/alu1/_shift0001<16> (execute0/alu1/_shift0001<16>)
     LUT3:I2->O            1   0.313   0.000  execute0/alu1/Mmux_localResult_16_mux0001_2_f5_F (N4637)
     MUXF5:I0->O           1   0.340   0.418  execute0/alu1/Mmux_localResult_16_mux0001_2_f5 (execute0/alu1/localResult_16_mux0001)
     LUT4_L:I2->LO         1   0.313   0.128  execute0/alu1/localResult_16_mux0002194 (execute0/alu1/localResult_16_mux0002194)
     LUT4:I2->O            2   0.313   0.473  execute0/alu1/localResult_16_mux0002217 (dataRd0_mem<16>)
     LUT3:I2->O            9   0.313   0.615  nextdataRd0_memR<16>1 (nextdataRd0_memR<16>)
     LUT3:I2->O            1   0.313   0.000  mem0/bramctl0/Msub_MemAddr0minus_lut<16> (mem0/bramctl0/Msub_MemAddr0minus_lut<16>)
     MUXCY:S->O            0   0.377   0.000  mem0/bramctl0/Msub_MemAddr0minus_cy<16> (mem0/bramctl0/Msub_MemAddr0minus_cy<16>)
     XORCY:CI->O           6   0.868   0.667  mem0/bramctl0/Msub_MemAddr0minus_xor<17> (mem0/bramctl0/MemAddr0minus<17>)
     LUT1:I0->O            0   0.313   0.000  mem0/bramctl0/Madd_nextbram0addr_0_addsub0001_xor<15>_rt (mem0/bramctl0/Madd_nextbram0addr_0_addsub0001_xor<15>_rt)
     XORCY:LI->O           1   0.535   0.418  mem0/bramctl0/Madd_nextbram0addr_0_addsub0001_xor<15> (mem0/bramctl0/nextbram0addr_0_addsub0001<15>)
     LUT4:I2->O            6   0.313   0.667  mem0/bramctl0/nextbram0addr_0_mux0000<15>71 (mem0/bramctl0/nextbram0addr<0><15>)
     begin scope: 'mem0/bramctl0/daram0'
     begin scope: 'BU2'
     LUT2:I0->O            8   0.313   0.562  U0/blk_mem_generator/valid.cstr/ram_ena01 (U0/blk_mem_generator/valid.cstr/ram_ena0)
     RAMB16_S1_S1:ENA          0.312          U0/blk_mem_generator/valid.cstr/ramloop[27].ram.r/v2_init.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                     16.405ns (7.984ns logic, 8.421ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_100MHZ'
  Total number of paths / destination ports: 433584 / 4947
-------------------------------------------------------------------------
Offset:              16.684ns (Levels of Logic = 20)
  Source:            rst (PAD)
  Destination:       instr_mem0/imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2_init.ram/dpram.dp9x9.ram (RAM)
  Destination Clock: CLK_100MHZ rising 0.3X

  Data Path: rst to instr_mem0/imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2_init.ram/dpram.dp9x9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.919   0.831  rst_IBUF (rst_IBUF)
     LUT3:I2->O          348   0.313   1.346  rst_internal1 (rst_internal)
     LUT4:I2->O           17   0.313   0.834  nextopCode0_memR<4>49 (nextopCode0_memR<4>)
     LUT4:I0->O            2   0.313   0.561  mem0/_mux0005105 (mem0/_mux0005105)
     LUT4_L:I1->LO         1   0.313   0.128  exechazard0/pipe1Writes128 (exechazard0/pipe1Writes128)
     LUT4:I2->O            4   0.313   0.536  exechazard0/pipe1Writes154 (exechazard0/pipe1Writes154)
     LUT4:I3->O           42   0.313   0.834  exechazard0/forward1toRm0101 (exechazard0/forward1toRm0)
     LUT3:I2->O           41   0.313   0.855  exechazard0/forward0toRm0119 (exechazard0/forward0toRm0)
     LUT4:I3->O           45   0.313   0.839  decode0/inst0_stall17 (decode0/inst0_stall)
     LUT4:I2->O            1   0.313   0.000  decode0/Madd_next_pc_addsub0000_lut<0> (decode0/Madd_next_pc_addsub0000_lut<0>)
     MUXCY:S->O            1   0.377   0.000  decode0/Madd_next_pc_addsub0000_cy<0> (decode0/Madd_next_pc_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  decode0/Madd_next_pc_addsub0000_cy<1> (decode0/Madd_next_pc_addsub0000_cy<1>)
     XORCY:CI->O           1   0.868   0.418  decode0/Madd_next_pc_addsub0000_xor<2> (decode0/next_pc_addsub0000<2>)
     LUT4_L:I2->LO         1   0.313   0.128  decode0/nextPC_fetch<2>27 (decode0/nextPC_fetch<2>27)
     LUT3:I2->O            7   0.313   0.575  decode0/nextPC_fetch<2>43 (pc_fetch<2>)
     LUT4_D:I2->LO         1   0.313   0.150  instr_mem0/Madd__add0000_xor<3>111 (N8852)
     LUT4:I3->O            4   0.313   0.536  instr_mem0/Madd__add0000_xor<6>111 (instr_mem0/N4)
     LUT4_D:I3->O          1   0.313   0.418  instr_mem0/Madd__add0000_xor<9>111 (instr_mem0/N6)
     LUT4:I2->O            4   0.313   0.486  instr_mem0/Madd__add0000_xor<9>12 (instr_mem0/_add0000<9>)
     begin scope: 'instr_mem0/imem'
     begin scope: 'BU2'
     RAMB16_S9_S9:ADDRB9        0.308          U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2_init.ram/dpram.dp9x9.ram
    ----------------------------------------
    Total                     16.684ns (7.208ns logic, 9.476ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_100MHZ'
  Total number of paths / destination ports: 1554 / 31
-------------------------------------------------------------------------
Offset:              8.968ns (Levels of Logic = 6)
  Source:            mem0/bramctl0/captmode0_1 (FF)
  Destination:       pixel_b<5> (PAD)
  Source Clock:      CLK_100MHZ rising 0.3X

  Data Path: mem0/bramctl0/captmode0_1 to pixel_b<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             112   0.374   1.039  mem0/bramctl0/captmode0_1 (mem0/bramctl0/captmode0_1)
     LUT2_D:I1->O         48   0.313   0.866  mem0/bramctl0/MemDataOut0_cmp_eq00001 (mem0/bramctl0/MemDataOut0_cmp_eq0000)
     LUT4:I3->O            2   0.313   0.495  mem0/vga_data<0>1 (mem0/vga_data<0>)
     LUT4:I3->O           17   0.313   0.741  mem0/vga0/drawlog1/current_pixel_byte<0>1 (mem0/vga0/drawlog1/current_pixel_byte<0>)
     LUT4:I3->O            5   0.313   0.646  mem0/vga0/drawlog1/pixel_b<1>11 (mem0/vga0/drawlog1/N8)
     LUT3:I0->O            1   0.313   0.390  mem0/vga0/drawlog1/pixel_b<5>1 (pixel_b_5_OBUF)
     OBUF:I->O                 2.851          pixel_b_5_OBUF (pixel_b<5>)
    ----------------------------------------
    Total                      8.968ns (4.790ns logic, 4.178ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================


Total REAL time to Xst completion: 412.00 secs
Total CPU time to Xst completion: 412.19 secs
 
--> 

Total memory usage is 394396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  249 (   0 filtered)
Number of infos    :   14 (   0 filtered)

