// Seed: 2707767904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge (~id_1 + 1)) 1'b0)
  else $display(id_4, id_1, id_1);
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4
);
endmodule
module module_3 (
    input uwire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri id_6,
    output wire id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10,
    input wor id_11,
    output wand id_12,
    input tri0 id_13,
    input tri id_14
);
  wire id_16;
  module_2(
      id_6, id_10, id_5, id_10, id_13
  );
  wire id_17, id_18;
endmodule
