#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 14:48:39 2025
# Process ID: 7484
# Current directory: E:/vivado files/I_CHIP_2024/axi master and slave implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15400 E:\vivado files\I_CHIP_2024\axi master and slave implementation\axi-4 implmentation.xpr
# Log file: E:/vivado files/I_CHIP_2024/axi master and slave implementation/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/axi master and slave implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.xpr}
update_compile_order -fileset sources_1
ipx::package_project -root_dir {E:/vivado files/I_CHIP_2024/matrix_convolution_ip} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core {e:/vivado files/I_CHIP_2024/matrix_convolution_ip/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {E:/vivado\ files/I_CHIP_2024/matrix_convolution_ip} {e:/vivado files/I_CHIP_2024/matrix_convolution_ip/component.xml}
current_project {axi-4 implmentation}
current_project tmp_edit_project
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {{e:/vivado files/I_CHIP_2024/matrix_convolution_ip} {e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip}} [current_project]
update_ip_catalog
open_bd_design {E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/hardware_acceletor.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_acceletor_wrapper:1.0 hardware_acceletor_w_0
endgroup
delete_bd_objs [get_bd_cells hardware_acceletor_w_0]
update_compile_order -fileset sim_1
save_bd_design
