--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0003
-- 	RAMB:	02
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0003_B2 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0003_B2;

architecture FRAME0003_B2 of FRAME0003_B2 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0003_RAMB06 instantiation
	FRAME0003_RAMB06 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"8E78BDA771D51AB32AED014516A2155DD570959045AABFEE28D0FFD8CC5F75D3",
		INIT_01 => x"8908D8CA0AFF96048B933AD25DB4137DF138E1E13DE2D2DD739F436D694F1154",
		INIT_02 => x"1E3748C9304ADABAFD6C1BE9E0CA7EF829196BC3181C7198E8E96D142823A25D",
		INIT_03 => x"8E7E402D40157C453646516D85602203E73BCEC48BCFFE781485B5F4A426B988",
		INIT_04 => x"556E262965CE078597F15C0B01B33DC4B9238D691C460D83438593DE591F9E48",
		INIT_05 => x"D76508F5F357C76A6EA0A9559A99B6D5A0EE51520D71C371AD19328630152AF9",
		INIT_06 => x"2631484BA440D411D489409267BD59150398C14D93D29914207248532EE7D689",
		INIT_07 => x"318A1E4A0B72A4DB6A4A0B87D97B135F2C318F7220E8125CE6A04ECDC3CEAA82",
		INIT_08 => x"48F5E0F4DF5586EBE6CD6188F848F8FE9C62709943DC2D4CDC62BC06219ACC30",
		INIT_09 => x"C902317E4F8DC334B0EA1E62ECBE6D2AB7207384AFBC0C8BE990E2276DD34EE5",
		INIT_0A => x"653B2074C2FD6D3287BC1A7EFECECD9861284CD61A3FB243EDE38CADAB54716C",
		INIT_0B => x"9216ADB414E3457F034A1414B8ACD2BCCFEB54FE26B1A05F587E88B267A6F81A",
		INIT_0C => x"BF7E60ACC9D9A23F5DE262689245A3F7AA9782ABD2E88E473A9F9440261C040F",
		INIT_0D => x"96A6B32AA2F7FC562B8E719B47233CCA5E9551B4921270ED86999E65C6494FFA",
		INIT_0E => x"4F54F69E458CE0356CDF8301AA1B1E4CEE82CEDCD298204CFE86C3D912AC4309",
		INIT_0F => x"FCAA165313B4CD6BBDCB3CC87F2249D2102A4A52A3ECF4B3FE19345C8AD10FC9",
		INIT_10 => x"58F75D781AADC8AB7AAE8DF172DB9619E9303B9FDDB3EE79DBCE56DAE1B91DF2",
		INIT_11 => x"AC7C7470C96D38B0AEC14BA9CF24304C3A0D72E08659C8CB425A46B5872F510A",
		INIT_12 => x"EB590157D1AF2BE7481D897B485A3A6F4D482B820FC845BEFF36EDD27B22AB17",
		INIT_13 => x"55F1303314AB63975498A2FD3C87990ABAAA78ADB0BE4751839541590C4A54F8",
		INIT_14 => x"4CDF23CA00FFFA7DA40662FE8D34EE34151CAA4A2E0BE6ADB79D14A350077D61",
		INIT_15 => x"006AD105CDE01B865362AB79F69B3A7454DF04F5F98C4FE1A04B27D34EC88B6C",
		INIT_16 => x"F3CD3AD4BC05F66A6FAE4C6DB28CA157FD884F0690D189651F331F0E811B8772",
		INIT_17 => x"8C84A33AEE959F8ABC531B1BC148EEB117068EEBB071969BC3D67031EA419BDD",
		INIT_18 => x"540B7E50A8BF2BF3BDD8CCBF6540F4E45E27498649C8657169553E2C398BC3C5",
		INIT_19 => x"081971964F89B828362A65262B6466034658BF93E9B55A2FFEBF5B8203D86A36",
		INIT_1A => x"8C243E38A0973061DB5012CFF5068CEFA84EF3F91320E71317BE6B5A1B92E49C",
		INIT_1B => x"E4FAD50585D9EEC6CC94FEFB7F1580BABFC9D9EF8E13CFD24FDC5C918E8E6A05",
		INIT_1C => x"1561519FF100994C226C36415019BE42F8B9A82B50D567C1A0A090BE6232C4DD",
		INIT_1D => x"6AF6AB4E62E9C13D92D824AB578577585F4308332E30176643A3C112DCDD916E",
		INIT_1E => x"59E73F0F8FDD34D666AB4CF7316121F0966A9C0E59BDC9C8732D291D10F7BE18",
		INIT_1F => x"E58441FD426318A772BFB4EEE461F31F4D574CBE45AC7044354B2B63CA99AD93",
		INIT_20 => x"445C08F88004DE61903CFC21F7D07311F6872917532CF157F42C5374BFB70A84",
		INIT_21 => x"35D8BD89B1E7897B5C2B2E46AEAF0A6FF18A8E00BDCCCAE906473749B62C1A73",
		INIT_22 => x"32F9A8AB8ACBF95E7D86CF6F5C3B8FE8B157FD5C49252365EEB8FAB453FD10AE",
		INIT_23 => x"C5FC8992006FD9E504556C0178F95FBF96C165E0D46B739C067C89EBB3A38102",
		INIT_24 => x"0F21F1760D8EDED36DBA90BF448B503EEDC81ACD9B84CE33301D9D7B202A6CB5",
		INIT_25 => x"33D212BF9EED2C120B139C4009F33B8C485397604F848FE7E9CB59A4CB77D1C9",
		INIT_26 => x"0BDEF23E5973F913CB05580583300406778A53E780F39A316F5B9FA2C2AFC9EC",
		INIT_27 => x"2BDBF75D0D9DB3D97157F4427684D08A6A0A68DF42DC3FC3880CECE8B9E15F3B",
		INIT_28 => x"8655AD06E51C7CCDCA89991C3EF09F5FCB60C39DB9D3952EB62AAF8E7907E741",
		INIT_29 => x"C3F7EB491CC5FAE5C8230267FB8E77C21BCAD2F222D4DBCDAF66BB4DA280BDF4",
		INIT_2A => x"349B797D9FACD16F1DE53C152ED5903AF223287FE795E6239C775E76217507CD",
		INIT_2B => x"9BF810350034EF564E4264352F3D82DC70C514DBA1057CE6DD528E1D8C3F89BD",
		INIT_2C => x"D07177601E8EDABCC5E4C7E4DFAF787F146E85610E8FB6007A77E63543783B92",
		INIT_2D => x"9C579E2C73B7300036C7B4355DB3450786D2475D5F2F72DEB95840A758FC7FE1",
		INIT_2E => x"621FE422A3F7C18F6DB1226D7F02B6C7BBD6C94863AEE39E26AD7C61BE18F053",
		INIT_2F => x"1200FACC0F0FF3E89212E3B1679E55B51DEEFD2F5DC46C970B84CB9270260661",
		INIT_30 => x"2D39435FC0D519912372DE77B2897AC7AEA144153EA911003999D5FC39157A3B",
		INIT_31 => x"5FA6CEEA9631E40270370CF9F5FD98106336574CD5CF12E422D460CF1FB90D4C",
		INIT_32 => x"3A12CE25DAC3829AD72881AD88932122F71B5FE066087F67B3EDD3F9F04607CF",
		INIT_33 => x"6B82D77A5BCC590262940AE8EACB73F826B1A10C94E446AE68415F45C964D0B0",
		INIT_34 => x"E4EFD22A946A1A8D64793B47021898FF76EDF98BBEFA65AB42A4ED69EE393766",
		INIT_35 => x"6AD306220A0AAC9A92205D5ACD9BC925015413A0296B50EBA77E64B4FFDE98F5",
		INIT_36 => x"CD78205AF31296426C027556787CB13EBD89C9D0EB74FD74FAB0AF584F4C49BF",
		INIT_37 => x"23E247418E883CEF8549A36403C6074BB68662169E4E327DC230C07047319012",
		INIT_38 => x"AFF146797C9FA42E4D709378888B0C128AE8385488C61DFA54EAF06A722A5C20",
		INIT_39 => x"1C04E86A189053023FEBDE99BEE701366FA7751ABAB1B9CAC888D706845AE295",
		INIT_3A => x"9ABD66ED73F9EC78B9E533FDB1C2D30E8ADFC2478CA673A2B793FA311ECE5E50",
		INIT_3B => x"E552A59415B78DB8A256C5F6FE112BF50FBF5422F95AE0E39ECD0B6669E1BE39",
		INIT_3C => x"DD63D80FA4D2F894E1BE1226B590D6A570BA7F1B3FF004B635CC25990FF69FFC",
		INIT_3D => x"E25CA0AF965A2E0FA88580438DB9BC77983804529CB24B4571A92ABE1F5D804E",
		INIT_3E => x"D5C2CC63FDAB6FB884858FACD68EB5D9B3BA85045C969D508404AC99B4BE0F6C",
		INIT_3F => x"111111111111111111111111111111119AEBA37F18F6A44140EED933A1D9BA80"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0003_RAMB06 instantiation

end FRAME0003_B2;