Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug 12 05:37:46 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BldcDriver_timing_summary_routed.rpt -pb BldcDriver_timing_summary_routed.pb -rpx BldcDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : BldcDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-16  Warning           Large setup violation          67          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (6)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: dbc/squareWare/out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segDisp/squareWare/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.702     -205.251                     80                  648        0.105        0.000                      0                  648       -1.155       -2.558                       3                   327  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFB      {0.000 5.000}        10.000          100.000         
  CLKOUT0    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.702     -189.894                     76                  642        0.105        0.000                      0                  642        3.000        0.000                       0                   321  
  CLKFB                                                                                                                                                         8.751        0.000                       0                     2  
  CLKOUT0          -5.510      -15.358                      4                    4        0.457        0.000                      0                    4       -1.155       -2.558                       3                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   CLKOUT0            -4.697       -4.697                      1                    1        0.236        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.157        0.000                      0                    2        1.041        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLKFB                       
(none)        CLKOUT0                     
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           76  Failing Endpoints,  Worst Slack       -8.702ns,  Total Violation     -189.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.702ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.663ns  (logic 7.079ns (37.931%)  route 11.584ns (62.069%))
  Logic Levels:           23  (CARRY4=10 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          1.187    13.405    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.529 r  bldcUart/msgBuffer[4][3]_i_251/O
                         net (fo=1, routed)           0.000    13.529    bldcUart/msgBuffer[4][3]_i_251_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.079 r  bldcUart/msgBuffer_reg[4][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.079    bldcUart/msgBuffer_reg[4][3]_i_212_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.392 r  bldcUart/msgBuffer_reg[4][3]_i_192/O[3]
                         net (fo=4, routed)           0.922    15.314    bldcUart/msgBuffer_reg[4][3]_i_192_n_4
    SLICE_X40Y11         LUT5 (Prop_lut5_I4_O)        0.306    15.620 r  bldcUart/msgBuffer[4][3]_i_178/O
                         net (fo=2, routed)           0.605    16.224    bldcUart/msgBuffer[4][3]_i_178_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.348 r  bldcUart/msgBuffer[4][3]_i_182/O
                         net (fo=1, routed)           0.000    16.348    bldcUart/msgBuffer[4][3]_i_182_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.746 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.746    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.059 r  bldcUart/msgBuffer_reg[4][3]_i_143/O[3]
                         net (fo=11, routed)          1.158    18.217    bldcUart/msgBuffer_reg[4][3]_i_143_n_4
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.306    18.523 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.523    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.163 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.748    19.911    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.306    20.217 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    20.217    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.795 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.632    21.427    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.301    21.728 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.728    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.308 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=228, routed)         0.670    22.978    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.302    23.280 r  bldcUart/msgBuffer[4][3]_i_67_comp_1/O
                         net (fo=1, routed)           0.286    23.566    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.124    23.690 r  bldcUart/msgBuffer[4][3]_i_37_comp/O
                         net (fo=112, routed)         0.624    24.314    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    24.438 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          1.335    25.774    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.281 r  bldcUart/msgBuffer_reg[4][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.281    bldcUart/msgBuffer_reg[4][3]_i_50_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.395 r  bldcUart/msgBuffer_reg[4][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.395    bldcUart/msgBuffer_reg[4][3]_i_25_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.509 f  bldcUart/msgBuffer_reg[4][3]_i_8/CO[3]
                         net (fo=4, routed)           1.701    28.209    bldcUart/p_76_in
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    28.333 r  bldcUart/msgBuffer[4][0]_i_2_comp/O
                         net (fo=1, routed)           0.292    28.625    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I4_O)        0.124    28.749 r  bldcUart/msgBuffer[4][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.749    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.433    19.774    bldcUart/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.048    
                         clock uncertainty           -0.035    20.013    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.034    20.047    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -28.749    
  -------------------------------------------------------------------
                         slack                                 -8.702    

Slack (VIOLATED) :        -8.667ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.631ns  (logic 7.084ns (38.024%)  route 11.547ns (61.976%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          1.187    13.405    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.529 r  bldcUart/msgBuffer[4][3]_i_251/O
                         net (fo=1, routed)           0.000    13.529    bldcUart/msgBuffer[4][3]_i_251_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.079 r  bldcUart/msgBuffer_reg[4][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.079    bldcUart/msgBuffer_reg[4][3]_i_212_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.392 r  bldcUart/msgBuffer_reg[4][3]_i_192/O[3]
                         net (fo=4, routed)           0.922    15.314    bldcUart/msgBuffer_reg[4][3]_i_192_n_4
    SLICE_X40Y11         LUT5 (Prop_lut5_I4_O)        0.306    15.620 r  bldcUart/msgBuffer[4][3]_i_178/O
                         net (fo=2, routed)           0.605    16.224    bldcUart/msgBuffer[4][3]_i_178_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.348 r  bldcUart/msgBuffer[4][3]_i_182/O
                         net (fo=1, routed)           0.000    16.348    bldcUart/msgBuffer[4][3]_i_182_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.746 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.746    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.059 r  bldcUart/msgBuffer_reg[4][3]_i_143/O[3]
                         net (fo=11, routed)          1.158    18.217    bldcUart/msgBuffer_reg[4][3]_i_143_n_4
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.306    18.523 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.523    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.163 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.748    19.911    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.306    20.217 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    20.217    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.795 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.632    21.427    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.301    21.728 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.728    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.308 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=228, routed)         0.892    23.200    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.302    23.502 r  bldcUart/msgBuffer[4][3]_i_133/O
                         net (fo=42, routed)          0.585    24.087    bldcUart/msgBuffer[4][3]_i_133_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.124    24.211 r  bldcUart/msgBuffer[4][3]_i_118/O
                         net (fo=30, routed)          0.709    24.919    bldcUart/msgBuffer[4][3]_i_118_n_0
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124    25.043 r  bldcUart/msgBuffer[4][2]_i_146/O
                         net (fo=1, routed)           0.000    25.043    bldcUart/msgBuffer[4][2]_i_146_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.441 r  bldcUart/msgBuffer_reg[4][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    25.441    bldcUart/msgBuffer_reg[4][2]_i_110_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.555 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.555    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.669 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.669    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.783 f  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=3, routed)           1.822    27.605    bldcUart/p_70_in
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    27.729 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.864    28.593    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124    28.717 r  bldcUart/msgBuffer[4][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.717    bldcUart/msgBuffer[1]
    SLICE_X43Y19         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.051    
                         clock uncertainty           -0.035    20.016    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.034    20.050    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -28.717    
  -------------------------------------------------------------------
                         slack                                 -8.667    

Slack (VIOLATED) :        -8.358ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.322ns  (logic 7.084ns (38.663%)  route 11.238ns (61.337%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          1.187    13.405    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.529 r  bldcUart/msgBuffer[4][3]_i_251/O
                         net (fo=1, routed)           0.000    13.529    bldcUart/msgBuffer[4][3]_i_251_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.079 r  bldcUart/msgBuffer_reg[4][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.079    bldcUart/msgBuffer_reg[4][3]_i_212_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.392 r  bldcUart/msgBuffer_reg[4][3]_i_192/O[3]
                         net (fo=4, routed)           0.922    15.314    bldcUart/msgBuffer_reg[4][3]_i_192_n_4
    SLICE_X40Y11         LUT5 (Prop_lut5_I4_O)        0.306    15.620 r  bldcUart/msgBuffer[4][3]_i_178/O
                         net (fo=2, routed)           0.605    16.224    bldcUart/msgBuffer[4][3]_i_178_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.348 r  bldcUart/msgBuffer[4][3]_i_182/O
                         net (fo=1, routed)           0.000    16.348    bldcUart/msgBuffer[4][3]_i_182_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.746 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.746    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.059 r  bldcUart/msgBuffer_reg[4][3]_i_143/O[3]
                         net (fo=11, routed)          1.158    18.217    bldcUart/msgBuffer_reg[4][3]_i_143_n_4
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.306    18.523 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.523    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.163 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.748    19.911    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.306    20.217 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    20.217    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.795 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.632    21.427    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.301    21.728 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.728    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.308 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=228, routed)         0.892    23.200    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X45Y15         LUT4 (Prop_lut4_I0_O)        0.302    23.502 r  bldcUart/msgBuffer[4][3]_i_133/O
                         net (fo=42, routed)          0.585    24.087    bldcUart/msgBuffer[4][3]_i_133_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.124    24.211 r  bldcUart/msgBuffer[4][3]_i_118/O
                         net (fo=30, routed)          0.709    24.919    bldcUart/msgBuffer[4][3]_i_118_n_0
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124    25.043 r  bldcUart/msgBuffer[4][2]_i_146/O
                         net (fo=1, routed)           0.000    25.043    bldcUart/msgBuffer[4][2]_i_146_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.441 r  bldcUart/msgBuffer_reg[4][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    25.441    bldcUart/msgBuffer_reg[4][2]_i_110_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.555 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.555    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.669 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.669    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.783 r  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=3, routed)           1.822    27.605    bldcUart/p_70_in
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    27.729 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.556    28.285    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.124    28.409 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    28.409    bldcUart/msgBuffer[2]
    SLICE_X43Y20         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.051    
                         clock uncertainty           -0.035    20.016    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.035    20.051    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         20.051    
                         arrival time                         -28.409    
  -------------------------------------------------------------------
                         slack                                 -8.358    

Slack (VIOLATED) :        -7.715ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.713ns  (logic 6.955ns (39.266%)  route 10.758ns (60.734%))
  Logic Levels:           22  (CARRY4=10 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          1.187    13.405    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    13.529 r  bldcUart/msgBuffer[4][3]_i_251/O
                         net (fo=1, routed)           0.000    13.529    bldcUart/msgBuffer[4][3]_i_251_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.079 r  bldcUart/msgBuffer_reg[4][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.079    bldcUart/msgBuffer_reg[4][3]_i_212_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.392 r  bldcUart/msgBuffer_reg[4][3]_i_192/O[3]
                         net (fo=4, routed)           0.922    15.314    bldcUart/msgBuffer_reg[4][3]_i_192_n_4
    SLICE_X40Y11         LUT5 (Prop_lut5_I4_O)        0.306    15.620 r  bldcUart/msgBuffer[4][3]_i_178/O
                         net (fo=2, routed)           0.605    16.224    bldcUart/msgBuffer[4][3]_i_178_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.348 r  bldcUart/msgBuffer[4][3]_i_182/O
                         net (fo=1, routed)           0.000    16.348    bldcUart/msgBuffer[4][3]_i_182_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.746 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.746    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.059 r  bldcUart/msgBuffer_reg[4][3]_i_143/O[3]
                         net (fo=11, routed)          1.158    18.217    bldcUart/msgBuffer_reg[4][3]_i_143_n_4
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.306    18.523 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.523    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.163 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.748    19.911    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.306    20.217 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    20.217    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.795 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.632    21.427    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.301    21.728 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.728    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.308 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=228, routed)         0.670    22.978    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.302    23.280 r  bldcUart/msgBuffer[4][3]_i_67_comp_1/O
                         net (fo=1, routed)           0.286    23.566    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.124    23.690 r  bldcUart/msgBuffer[4][3]_i_37_comp/O
                         net (fo=112, routed)         0.624    24.314    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.124    24.438 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          1.335    25.774    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.281 r  bldcUart/msgBuffer_reg[4][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.281    bldcUart/msgBuffer_reg[4][3]_i_50_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.395 r  bldcUart/msgBuffer_reg[4][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.395    bldcUart/msgBuffer_reg[4][3]_i_25_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.509 r  bldcUart/msgBuffer_reg[4][3]_i_8/CO[3]
                         net (fo=4, routed)           1.166    27.675    bldcUart/p_76_in
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124    27.799 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    27.799    bldcUart/msgBuffer[3]
    SLICE_X46Y21         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.037    
                         clock uncertainty           -0.035    20.002    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.082    20.084    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                 -7.715    

Slack (VIOLATED) :        -7.614ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.528ns  (logic 7.774ns (44.351%)  route 9.754ns (55.649%))
  Logic Levels:           26  (CARRY4=16 LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.867    13.085    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.209 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.624    13.833    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.218 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.218    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.552 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.457    15.009    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.303    15.312 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.541    15.853    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.360 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.360    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.474 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.474    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.588 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.588    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.922 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[1]
                         net (fo=3, routed)           0.658    17.580    bldcUart/msgBuffer_reg[2][1]_i_177_n_6
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.303    17.883 r  bldcUart/msgBuffer[2][1]_i_168/O
                         net (fo=1, routed)           0.481    18.364    bldcUart/msgBuffer[2][1]_i_168_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.762 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.762    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.876    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.210 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.740    19.950    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.677 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.499    21.175    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.303    21.478 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.478    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.879 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.879    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.101 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         1.015    23.117    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.299    23.416 r  bldcUart/msgBuffer[2][1]_i_124/O
                         net (fo=1, routed)           0.598    24.014    bldcUart/msgBuffer[2][1]_i_124_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    24.651 r  bldcUart/msgBuffer_reg[2][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.651    bldcUart/msgBuffer_reg[2][1]_i_86_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  bldcUart/msgBuffer_reg[2][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    24.768    bldcUart/msgBuffer_reg[2][1]_i_48_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  bldcUart/msgBuffer_reg[2][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.885    bldcUart/msgBuffer_reg[2][1]_i_17_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.114 r  bldcUart/msgBuffer_reg[2][1]_i_6/CO[2]
                         net (fo=3, routed)           1.202    26.316    bldcUart/p_19_in
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.310    26.626 r  bldcUart/msgBuffer[2][0]_i_5/O
                         net (fo=1, routed)           0.647    27.274    bldcUart/msgBuffer[2][0]_i_5_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    27.398 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    27.398    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X28Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    27.615 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    27.615    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.067    20.001    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         20.001    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                 -7.614    

Slack (VIOLATED) :        -7.088ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.019ns  (logic 7.266ns (42.693%)  route 9.753ns (57.307%))
  Logic Levels:           26  (CARRY4=16 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.867    13.085    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.209 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.624    13.833    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.218 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.218    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.552 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.457    15.009    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.303    15.312 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.541    15.853    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.360 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.360    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.474 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.474    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.588 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.588    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.922 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[1]
                         net (fo=3, routed)           0.658    17.580    bldcUart/msgBuffer_reg[2][1]_i_177_n_6
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.303    17.883 r  bldcUart/msgBuffer[2][1]_i_168/O
                         net (fo=1, routed)           0.481    18.364    bldcUart/msgBuffer[2][1]_i_168_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.762 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.762    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.876    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.210 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.740    19.950    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.677 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.499    21.175    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.303    21.478 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.478    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.879 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.879    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.101 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.736    22.838    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.299    23.137 r  bldcUart/msgBuffer[2][1]_i_120/O
                         net (fo=4, routed)           0.659    23.796    bldcUart/msgBuffer[2][1]_i_120_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.316 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.316    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.433 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.433    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.550 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.550    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.667 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.431    26.098    bldcUart/p_16_in
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124    26.222 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.474    26.696    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.124    26.820 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.162    26.982    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.106 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    27.106    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X30Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.438    19.779    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.086    20.018    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         20.018    
                         arrival time                         -27.106    
  -------------------------------------------------------------------
                         slack                                 -7.088    

Slack (VIOLATED) :        -7.020ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.948ns  (logic 7.557ns (44.591%)  route 9.391ns (55.409%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.867    13.085    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.209 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.624    13.833    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.218 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.218    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.552 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.457    15.009    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.303    15.312 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.541    15.853    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.360 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.360    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.474 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.474    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.588 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.588    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.922 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[1]
                         net (fo=3, routed)           0.658    17.580    bldcUart/msgBuffer_reg[2][1]_i_177_n_6
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.303    17.883 r  bldcUart/msgBuffer[2][1]_i_168/O
                         net (fo=1, routed)           0.481    18.364    bldcUart/msgBuffer[2][1]_i_168_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.762 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.762    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.876    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.210 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.740    19.950    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.677 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.499    21.175    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.303    21.478 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.478    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.879 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.879    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.101 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         1.015    23.117    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.299    23.416 r  bldcUart/msgBuffer[2][1]_i_124/O
                         net (fo=1, routed)           0.598    24.014    bldcUart/msgBuffer[2][1]_i_124_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    24.651 r  bldcUart/msgBuffer_reg[2][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.651    bldcUart/msgBuffer_reg[2][1]_i_86_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  bldcUart/msgBuffer_reg[2][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    24.768    bldcUart/msgBuffer_reg[2][1]_i_48_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  bldcUart/msgBuffer_reg[2][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.885    bldcUart/msgBuffer_reg[2][1]_i_17_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.114 r  bldcUart/msgBuffer_reg[2][1]_i_6/CO[2]
                         net (fo=3, routed)           0.806    25.920    bldcUart/p_19_in
    SLICE_X30Y16         LUT2 (Prop_lut2_I1_O)        0.310    26.230 f  bldcUart/msgBuffer[2][2]_i_2/O
                         net (fo=1, routed)           0.680    26.910    bldcUart/msgBuffer[2][2]_i_2_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.034 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    27.034    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X30Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.438    19.779    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.082    20.014    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         20.014    
                         arrival time                         -27.034    
  -------------------------------------------------------------------
                         slack                                 -7.020    

Slack (VIOLATED) :        -6.657ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.583ns  (logic 7.572ns (45.661%)  route 9.011ns (54.339%))
  Logic Levels:           25  (CARRY4=16 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.443    12.094    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.124    12.218 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.867    13.085    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.209 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.624    13.833    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.218 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.218    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.552 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[1]
                         net (fo=3, routed)           0.457    15.009    bldcUart/msgBuffer_reg[2][1]_i_263_n_6
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.303    15.312 r  bldcUart/msgBuffer[2][1]_i_304/O
                         net (fo=1, routed)           0.541    15.853    bldcUart/msgBuffer[2][1]_i_304_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.360 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.360    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.474 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.474    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.588 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.588    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.922 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[1]
                         net (fo=3, routed)           0.658    17.580    bldcUart/msgBuffer_reg[2][1]_i_177_n_6
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.303    17.883 r  bldcUart/msgBuffer[2][1]_i_168/O
                         net (fo=1, routed)           0.481    18.364    bldcUart/msgBuffer[2][1]_i_168_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.762 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.762    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    18.876    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.210 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.740    19.950    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.677 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.499    21.175    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.303    21.478 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.478    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.879 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.879    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.101 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         1.154    23.255    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.299    23.554 r  bldcUart/msgBuffer[2][3]_i_69/O
                         net (fo=1, routed)           0.603    24.158    bldcUart/msgBuffer[2][3]_i_69_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.814 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.814    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.928 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.928    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.042 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.042    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.270 r  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           0.786    26.056    bldcUart/p_21_in
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.313    26.369 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.177    26.545    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124    26.669 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    26.669    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.437    19.778    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X30Y17         FDRE (Setup_fdre_C_D)        0.082    20.013    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         20.013    
                         arrival time                         -26.669    
  -------------------------------------------------------------------
                         slack                                 -6.657    

Slack (VIOLATED) :        -6.445ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.394ns  (logic 6.479ns (39.521%)  route 9.915ns (60.479%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.444    12.095    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X45Y6          LUT5 (Prop_lut5_I2_O)        0.124    12.219 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.766    12.986    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.110 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.771    13.880    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.265 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.265    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.578 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.691    15.269    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.299    15.568 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.447    16.015    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.332    16.347 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.347    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.879 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.879    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    16.993    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.107 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.107    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.221 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.221    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.534 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.562    18.097    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X49Y11         LUT2 (Prop_lut2_I0_O)        0.306    18.403 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.403    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.650 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.574    19.224    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X48Y10         LUT4 (Prop_lut4_I3_O)        0.299    19.523 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    19.523    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.103 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.497    20.600    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.302    20.902 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.453    21.355    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    21.479 r  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          1.005    22.483    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.124    22.607 r  bldcUart/msgBuffer[3][2]_i_189/O
                         net (fo=1, routed)           0.000    22.607    bldcUart/msgBuffer[3][2]_i_189_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    23.157    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.271    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.510    24.896    bldcUart/p_43_in
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.020 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           1.051    26.070    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I3_O)        0.124    26.194 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.162    26.356    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    26.480 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    26.480    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X48Y22         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.437    19.778    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.032    20.035    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         20.035    
                         arrival time                         -26.480    
  -------------------------------------------------------------------
                         slack                                 -6.445    

Slack (VIOLATED) :        -5.995ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        15.997ns  (logic 6.479ns (40.501%)  route 9.518ns (59.499%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 19.782 - 15.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 10.086 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    10.545 f  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         0.982    11.527    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.651 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.444    12.095    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X45Y6          LUT5 (Prop_lut5_I2_O)        0.124    12.219 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          0.766    12.986    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.110 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.771    13.880    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.265 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.265    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.578 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.691    15.269    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.299    15.568 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.447    16.015    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.332    16.347 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.347    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.879 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.879    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    16.993    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.107 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.107    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.221 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.221    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.534 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.562    18.097    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X49Y11         LUT2 (Prop_lut2_I0_O)        0.306    18.403 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.403    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.650 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.574    19.224    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X48Y10         LUT4 (Prop_lut4_I3_O)        0.299    19.523 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    19.523    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.103 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.497    20.600    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.302    20.902 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.453    21.355    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    21.479 r  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          1.005    22.483    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.124    22.607 r  bldcUart/msgBuffer[3][2]_i_189/O
                         net (fo=1, routed)           0.000    22.607    bldcUart/msgBuffer[3][2]_i_189_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    23.157    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.271    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.510    24.896    bldcUart/p_43_in
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.020 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.651    25.671    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I0_O)        0.124    25.795 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.165    25.960    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.084 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    26.084    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.441    19.782    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.042    
                         clock uncertainty           -0.035    20.007    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.082    20.089    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         20.089    
                         arrival time                         -26.083    
  -------------------------------------------------------------------
                         slack                                 -5.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/ack_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.506ns  (logic 0.189ns (37.328%)  route 0.317ns (62.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146     6.591 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.317     6.908    uin/uinReq
    SLICE_X38Y1          LUT4 (Prop_lut4_I2_O)        0.043     6.951 r  uin/ack_i_1/O
                         net (fo=1, routed)           0.000     6.951    uin/ack_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  uin/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    uin/CLK
    SLICE_X38Y1          FDRE                                         r  uin/ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.135     6.846    uin/ack_reg
  -------------------------------------------------------------------
                         required time                         -6.846    
                         arrival time                           6.951    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FSM_sequential_reqState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.575%)  route 0.317ns (62.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146     6.591 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.317     6.908    uin/uinReq
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.045     6.953 r  uin/FSM_sequential_reqState[1]_i_1/O
                         net (fo=1, routed)           0.000     6.953    uin/FSM_sequential_reqState[1]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  uin/FSM_sequential_reqState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    uin/CLK
    SLICE_X38Y1          FDRE                                         r  uin/FSM_sequential_reqState_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.125     6.836    uin/FSM_sequential_reqState_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.836    
                         arrival time                           6.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/ampData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.486ns  (logic 0.146ns (30.030%)  route 0.340ns (69.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.146     6.591 r  bldcUart/setData_reg[4]/Q
                         net (fo=4, routed)           0.340     6.931    bldcUart/setData_reg[8]_0[4]
    SLICE_X32Y2          FDRE                                         r  bldcUart/ampData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y2          FDRE                                         r  bldcUart/ampData_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.077     6.788    bldcUart/ampData_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.788    
                         arrival time                           6.931    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.078     1.663    state[1]
    SLICE_X47Y12         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.066     1.510    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uin/DI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.436%)  route 0.413ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.565     1.448    uin/CLK
    SLICE_X45Y1          FDRE                                         r  uin/DI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uin/DI_reg[6]/Q
                         net (fo=1, routed)           0.413     2.002    uin/FIFO_SYNC_MACRO_inst/Q[6]
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X1Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     1.825    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/RDEN_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.490%)  route 0.379ns (66.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146     6.591 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.379     6.970    uin/FIFO_SYNC_MACRO_inst/uinReq
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.045     7.015 r  uin/FIFO_SYNC_MACRO_inst/RDEN_i_1__0/O
                         net (fo=1, routed)           0.000     7.015    uin/FIFO_SYNC_MACRO_inst_n_18
    SLICE_X38Y1          FDRE                                         r  uin/RDEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    uin/CLK
    SLICE_X38Y1          FDRE                                         r  uin/RDEN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.125     6.836    uin/RDEN_reg
  -------------------------------------------------------------------
                         required time                         -6.836    
                         arrival time                           7.015    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FSM_sequential_reqState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.199%)  route 0.384ns (66.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     6.445    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146     6.591 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.384     6.975    uin/FIFO_SYNC_MACRO_inst/uinReq
    SLICE_X38Y1          LUT5 (Prop_lut5_I3_O)        0.045     7.020 r  uin/FIFO_SYNC_MACRO_inst/FSM_sequential_reqState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.020    uin/FIFO_SYNC_MACRO_inst_n_19
    SLICE_X38Y1          FDRE                                         r  uin/FSM_sequential_reqState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    uin/CLK
    SLICE_X38Y1          FDRE                                         r  uin/FSM_sequential_reqState_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.124     6.835    uin/FSM_sequential_reqState_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.835    
                         arrival time                           7.020    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[3][5]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/asciiVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.321ns  (logic 0.191ns (59.512%)  route 0.130ns (40.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X31Y6          FDSE                                         r  bldcUart/buffer_reg[3][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDSE (Prop_fdse_C_Q)         0.146     6.592 r  bldcUart/buffer_reg[3][5]/Q
                         net (fo=4, routed)           0.130     6.722    bldcUart/buffer_reg[3]_4[5]
    SLICE_X28Y6          LUT5 (Prop_lut5_I2_O)        0.045     6.767 r  bldcUart/asciiVal[5]_i_1/O
                         net (fo=1, routed)           0.000     6.767    bldcUart/buffer[5]
    SLICE_X28Y6          FDRE                                         r  bldcUart/asciiVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/asciiVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.482    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.098     6.580    bldcUart/asciiVal_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/buffer_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.937%)  route 0.125ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.559     6.442    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  bldcUart/buffer_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.146     6.588 r  bldcUart/buffer_reg[1][2]/Q
                         net (fo=2, routed)           0.125     6.713    bldcUart/buffer_reg[1]_6[2]
    SLICE_X28Y15         FDRE                                         r  bldcUart/buffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.827     6.954    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  bldcUart/buffer_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.077     6.519    bldcUart/buffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -6.519    
                         arrival time                           6.713    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/buffer_reg[2][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.937%)  route 0.125ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     6.444    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  bldcUart/buffer_reg[1][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.146     6.590 r  bldcUart/buffer_reg[1][3]/Q
                         net (fo=2, routed)           0.125     6.715    bldcUart/buffer_reg[1]_6[3]
    SLICE_X28Y10         FDRE                                         r  bldcUart/buffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.831     6.958    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  bldcUart/buffer_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.444    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.077     6.521    bldcUart/buffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -6.521    
                         arrival time                           6.715    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y2     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y2     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X1Y0      modBldc/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X47Y12    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X47Y12    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X58Y12    ampData_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y12    ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y12    ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y10    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y10    ampData_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X47Y12    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y12    ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y12    ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y10    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X58Y10    ampData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFB
  To Clock:  CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            4  Failing Endpoints,  Worst Slack       -5.510ns,  Total Violation      -15.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation       -2.558ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.670ns (26.154%)  route 4.715ns (73.846%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 9.021 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     9.054 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[35]
                         net (fo=1, routed)           0.963    10.017    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[35]
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.141 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14/O
                         net (fo=1, routed)           0.476    10.617    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.741 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9/O
                         net (fo=3, routed)           0.817    11.558    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.682 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=8, routed)           0.352    12.035    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.124    12.159 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           2.106    14.265    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.663 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.663    modPwm/D0_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.777    modPwm/D0_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.005 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    15.005    modPwm/p_0_in
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.450     9.021    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.482     9.503    
                         clock uncertainty           -0.055     9.448    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.046     9.494    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -3.362ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.930ns (24.105%)  route 2.928ns (75.895%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[35]
                         net (fo=1, routed)           0.963    10.017    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[35]
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.141 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14/O
                         net (fo=1, routed)           0.476    10.617    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.741 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9/O
                         net (fo=3, routed)           0.789    11.531    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.655 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.162    11.817    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.537    12.478    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                 -3.362    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.930ns (24.873%)  route 2.809ns (75.127%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[35]
                         net (fo=1, routed)           0.963    10.017    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[35]
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.141 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14/O
                         net (fo=1, routed)           0.476    10.617    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.741 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9/O
                         net (fo=3, routed)           0.789    11.531    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.655 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.162    11.817    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.418    12.359    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.930ns (24.873%)  route 2.809ns (75.127%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[35]
                         net (fo=1, routed)           0.963    10.017    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[35]
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.141 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14/O
                         net (fo=1, routed)           0.476    10.617    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_14_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.741 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9/O
                         net (fo=3, routed)           0.789    11.531    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_9_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I3_O)        0.124    11.655 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.162    11.817    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.418    12.359    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 -3.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.195%)  route 0.231ns (47.805%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.655     2.669    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     2.795 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[30]
                         net (fo=2, routed)           0.231     3.026    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[30]
    SLICE_X55Y9          LUT2 (Prop_lut2_I1_O)        0.045     3.071 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.071    modPwm/COUNTER_TC_MACRO_inst_n_20
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     3.152 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000     3.152    modPwm/p_0_in
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.836     3.413    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism             -0.818     2.595    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.100     2.695    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.171ns (21.908%)  route 0.610ns (78.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.655     2.669    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.795 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.383     3.178    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     3.223 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.227     3.450    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.926     3.503    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.669    
    DSP48_X1Y2           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     2.782    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.171ns (21.908%)  route 0.610ns (78.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.655     2.669    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.795 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.383     3.178    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     3.223 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.227     3.450    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.926     3.503    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.669    
    DSP48_X1Y2           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113     2.782    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.171ns (20.991%)  route 0.644ns (79.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.655     2.669    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.795 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.383     3.178    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     3.223 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.261     3.484    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.926     3.503    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y2           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.669    
    DSP48_X1Y2           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113     2.782    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.702    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y1   ghzPll/BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         1.000       -1.154     DSP48_X1Y2      modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.000       -0.249     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X55Y9     modPwm/D_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.000       159.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y9     modPwm/D_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y9     modPwm/D_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y9     modPwm/D_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X55Y9     modPwm/D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKOUT0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.697ns,  Total Violation       -4.697ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.697ns  (required time - arrival time)
  Source:                 ampData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.885ns (21.832%)  route 6.749ns (78.168%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 9.021 - 1.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  ampData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  ampData_reg[2]/Q
                         net (fo=29, routed)          2.008     7.621    modPwm/Q[2]
    SLICE_X58Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.745 r  modPwm/g1_b2/O
                         net (fo=2, routed)           1.367     9.112    modPwm/g1_b2_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.124     9.236 r  modPwm/D0_carry_i_17/O
                         net (fo=1, routed)           1.601    10.837    modPwm/COUNTER_TC_MACRO_inst/D0_carry_1
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.961 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_5/O
                         net (fo=1, routed)           1.773    12.733    modPwm/COUNTER_TC_MACRO_inst_n_7
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    13.334 r  modPwm/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.334    modPwm/D0_carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.448    modPwm/D0_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    modPwm/D0_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.790 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    13.790    modPwm/p_0_in
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.450     9.021    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.180     9.201    
                         clock uncertainty           -0.153     9.048    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.046     9.094    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 -4.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ampData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.525ns (24.033%)  route 1.659ns (75.967%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[6]/Q
                         net (fo=22, routed)          0.978     2.592    modPwm/COUNTER_TC_MACRO_inst/Q[2]
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.637 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_9/O
                         net (fo=1, routed)           0.681     3.319    modPwm/COUNTER_TC_MACRO_inst_n_3
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     3.516 r  modPwm/D0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.516    modPwm/D0_carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.555 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.555    modPwm/D0_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.594 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.594    modPwm/D0_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.658 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000     3.658    modPwm/p_0_in
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.836     3.413    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism             -0.244     3.168    
                         clock uncertainty            0.153     3.322    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.100     3.422    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.518ns (35.979%)  route 0.922ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.572     5.093    uout/CLK
    SLICE_X52Y0          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.922     6.533    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y2          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.493    14.834    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y2          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X1Y2          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.690    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.518ns (38.290%)  route 0.835ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565     5.086    uin/CLK
    SLICE_X38Y3          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.835     6.439    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.494    14.835    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.691    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  6.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.664%)  route 0.371ns (69.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     1.446    uin/CLK
    SLICE_X38Y3          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.371     1.981    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X1Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.940    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.844%)  route 0.368ns (69.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.450    uout/CLK
    SLICE_X52Y0          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.368     1.982    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y2          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.878     2.006    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y2          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X1Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.939    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.043    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 3.962ns (65.002%)  route 2.133ns (34.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  segDisp/anReg_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  segDisp/anReg_reg[0]/Q
                         net (fo=1, routed)           2.133     2.592    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.095 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.095    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.047ns (67.927%)  route 1.911ns (32.073%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  segDisp/anReg_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/anReg_reg[2]/Q
                         net (fo=1, routed)           1.911     2.435    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.958 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.958    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 4.023ns (68.007%)  route 1.893ns (31.993%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  segDisp/anReg_reg[1]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/anReg_reg[1]/Q
                         net (fo=1, routed)           1.893     2.417    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.916 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.916    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.165ns (70.486%)  route 1.744ns (29.514%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  segDisp/anReg_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  segDisp/anReg_reg[3]/Q
                         net (fo=1, routed)           1.744     2.228    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.681     5.909 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.909    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.994ns (68.147%)  route 1.867ns (31.853%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDSE                         0.000     0.000 r  segDisp/segReg_reg[2]/C
    SLICE_X61Y19         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[2]/Q
                         net (fo=1, routed)           1.867     2.326    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.861 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.861    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.988ns (68.056%)  route 1.872ns (31.944%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDSE                         0.000     0.000 r  segDisp/segReg_reg[1]/C
    SLICE_X62Y18         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[1]/Q
                         net (fo=1, routed)           1.872     2.331    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.860 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.860    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.995ns (68.225%)  route 1.860ns (31.775%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDSE                         0.000     0.000 r  segDisp/segReg_reg[3]/C
    SLICE_X61Y18         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[3]/Q
                         net (fo=1, routed)           1.860     2.319    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.855 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.855    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.990ns (68.231%)  route 1.858ns (31.769%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  segDisp/segReg_reg[6]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  segDisp/segReg_reg[6]/Q
                         net (fo=1, routed)           1.858     2.317    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.848 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.848    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.970ns (67.978%)  route 1.870ns (32.022%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDSE                         0.000     0.000 r  segDisp/segReg_reg[0]/C
    SLICE_X61Y18         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[0]/Q
                         net (fo=1, routed)           1.870     2.329    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.840 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.840    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.979ns (68.698%)  route 1.813ns (31.302%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDSE                         0.000     0.000 r  segDisp/segReg_reg[4]/C
    SLICE_X62Y17         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[4]/Q
                         net (fo=1, routed)           1.813     2.272    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.792 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.792    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/counterArray_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.232ns (77.037%)  route 0.069ns (22.963%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][1]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[4][1]/Q
                         net (fo=4, routed)           0.069     0.202    dbc/counterArray_reg_n_0_[4][1]
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.099     0.301 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.191ns (61.937%)  route 0.117ns (38.063%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][2]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[4][2]/Q
                         net (fo=4, routed)           0.117     0.263    dbc/counterArray_reg_n_0_[4][2]
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.045     0.308 r  dbc/debounced[4]_i_1/O
                         net (fo=1, routed)           0.000     0.308    dbc/debounced[4]_i_1_n_0
    SLICE_X13Y7          FDRE                                         r  dbc/debounced_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.124     0.265    dbc/btnsDbc[3]
    SLICE_X10Y9          LUT5 (Prop_lut5_I4_O)        0.045     0.310 r  dbc/counterArray[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    dbc/counterArray[3][0]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  dbc/counterArray_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.124     0.265    dbc/btnsDbc[3]
    SLICE_X10Y9          LUT5 (Prop_lut5_I4_O)        0.048     0.313 r  dbc/counterArray[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.313    dbc/counterArray[3][1]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  dbc/counterArray_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.296%)  route 0.128ns (40.704%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.128     0.269    dbc/btnsDbc[3]
    SLICE_X10Y9          LUT5 (Prop_lut5_I4_O)        0.045     0.314 r  dbc/counterArray[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    dbc/counterArray[3][2]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  dbc/counterArray_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE                         0.000     0.000 r  dbc/counterArray_reg[3][0]/C
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dbc/counterArray_reg[3][0]/Q
                         net (fo=4, routed)           0.104     0.271    dbc/counterArray_reg_n_0_[3][0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  dbc/debounced[3]_i_1/O
                         net (fo=1, routed)           0.000     0.316    dbc/debounced[3]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  dbc/debounced_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.249ns (74.145%)  route 0.087ns (25.855%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  dbc/counterArray_reg[1][1]/Q
                         net (fo=4, routed)           0.087     0.238    dbc/counterArray_reg_n_0_[1][1]
    SLICE_X14Y7          LUT5 (Prop_lut5_I1_O)        0.098     0.336 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.387%)  route 0.149ns (41.613%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.149     0.313    dbc/btnsDbc[0]
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  dbc/counterArray[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    dbc/counterArray[0][2]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  dbc/counterArray_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.212ns (58.827%)  route 0.148ns (41.173%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][2]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dbc/counterArray_reg[1][2]/Q
                         net (fo=4, routed)           0.148     0.315    dbc/counterArray_reg_n_0_[1][2]
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.045     0.360 r  dbc/debounced[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    dbc/debounced[1]_i_1_n_0
    SLICE_X13Y7          FDRE                                         r  dbc/debounced_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][0]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[4][0]/Q
                         net (fo=4, routed)           0.179     0.325    dbc/counterArray_reg_n_0_[4][0]
    SLICE_X15Y7          LUT5 (Prop_lut5_I0_O)        0.042     0.367 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFB
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598    10.119    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.207 f  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.221    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.492    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 3.961ns (44.856%)  route 4.869ns (55.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.569     8.528    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     8.984 r  modPwm/D_reg/Q
                         net (fo=1, routed)           4.869    13.853    JA_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    17.358 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000    17.358    JA
    J1                                                                r  JA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.347ns (42.991%)  route 1.786ns (57.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.565     2.579    modPwm/clk
    SLICE_X55Y9          FDRE                                         r  modPwm/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     2.720 r  modPwm/D_reg/Q
                         net (fo=1, routed)           1.786     4.506    JA_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     5.712 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000     5.712    JA
    J1                                                                r  JA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.626ns  (logic 1.629ns (15.331%)  route 8.997ns (84.669%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.459    10.545 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          3.389    13.935    bldcUart/setType
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.116    14.051 r  bldcUart/segReg[6]_i_41/O
                         net (fo=93, routed)          2.689    16.740    segDisp/digits[3]
    SLICE_X57Y17         LUT5 (Prop_lut5_I1_O)        0.356    17.096 r  segDisp/segReg[4]_i_8/O
                         net (fo=3, routed)           1.054    18.150    segDisp/segReg[4]_i_8_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.326    18.476 r  segDisp/segReg[3]_i_9/O
                         net (fo=1, routed)           0.701    19.177    bldcUart/segReg_reg[3]_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.301 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.496    19.797    bldcUart/segReg[3]_i_4_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  bldcUart/segReg[0]_i_3/O
                         net (fo=1, routed)           0.667    20.588    bldcUart/segReg[0]_i_3_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124    20.712 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.712    segDisp/segWire[0]
    SLICE_X61Y18         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 4.349ns (41.207%)  route 6.205ns (58.793%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.894    11.511    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT4 (Prop_lut4_I1_O)        0.152    11.663 r  modBldc/led_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.310    16.973    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.738    20.711 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.711    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 1.859ns (17.741%)  route 8.620ns (82.259%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.459    10.545 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          3.389    13.935    bldcUart/setType
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.116    14.051 r  bldcUart/segReg[6]_i_41/O
                         net (fo=93, routed)          2.026    16.077    segDisp/digits[3]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.328    16.405 f  segDisp/TENBIT_inferred__1/segReg[0]_i_7/O
                         net (fo=4, routed)           0.819    17.224    segDisp/TENBIT_inferred__1/segReg[0]_i_7_n_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I0_O)        0.152    17.376 f  segDisp/TENBIT_inferred__1/segReg[4]_i_15/O
                         net (fo=1, routed)           0.433    17.810    segDisp/TENBIT_inferred__1/segReg[4]_i_15_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.326    18.136 f  segDisp/TENBIT_inferred__1/segReg[4]_i_5/O
                         net (fo=2, routed)           0.975    19.110    bldcUart/segReg_reg[4]_1
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.152    19.262 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.977    20.239    bldcUart/segReg[3]_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.326    20.565 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.565    segDisp/segWire[3]
    SLICE_X61Y18         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 1.399ns (13.514%)  route 8.953ns (86.486%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.459    10.545 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          3.389    13.935    bldcUart/setType
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.116    14.051 r  bldcUart/segReg[6]_i_41/O
                         net (fo=93, routed)          2.501    16.552    segDisp/digits[3]
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.328    16.880 r  segDisp/TENBIT_inferred__0/segReg[2]_i_24/O
                         net (fo=2, routed)           0.867    17.747    segDisp/TENBIT_inferred__0/segReg[2]_i_24_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.871 r  segDisp/TENBIT_inferred__0/segReg[2]_i_15/O
                         net (fo=1, routed)           0.891    18.761    segDisp/TENBIT_inferred__0/segReg[2]_i_15_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.885 r  segDisp/TENBIT_inferred__0/segReg[2]_i_9/O
                         net (fo=1, routed)           0.649    19.534    segDisp/TENBIT_inferred__0/segReg[2]_i_9_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.658 r  segDisp/TENBIT_inferred__0/segReg[2]_i_3/O
                         net (fo=1, routed)           0.656    20.314    bldcUart/segReg_reg[2]_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.438 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.438    segDisp/segWire[2]
    SLICE_X61Y19         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.946ns  (logic 1.275ns (12.820%)  route 8.671ns (87.180%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.565    10.086    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.459    10.545 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          3.389    13.935    bldcUart/setType
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.116    14.051 r  bldcUart/segReg[6]_i_41/O
                         net (fo=93, routed)          2.674    16.725    segDisp/digits[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.328    17.053 r  segDisp/segReg[6]_i_18/O
                         net (fo=3, routed)           0.783    17.836    segDisp/segReg[6]_i_18_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124    17.960 r  segDisp/segReg[4]_i_6/O
                         net (fo=1, routed)           1.019    18.979    segDisp/segReg[4]_i_6_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.103 r  segDisp/segReg[4]_i_2/O
                         net (fo=1, routed)           0.805    19.908    bldcUart/segReg_reg[4]
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    20.032 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000    20.032    segDisp/segWire[4]
    SLICE_X62Y17         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.320ns (43.875%)  route 5.526ns (56.125%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.894    11.511    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT4 (Prop_lut4_I1_O)        0.152    11.663 r  modBldc/led_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.632    16.294    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.709    20.003 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.003    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.328ns (44.559%)  route 5.385ns (55.441%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.894    11.511    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT4 (Prop_lut4_I1_O)        0.152    11.663 r  modBldc/led_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.491    16.153    led_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.717    19.870 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.870    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.322ns (44.668%)  route 5.353ns (55.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.902    11.518    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT4 (Prop_lut4_I2_O)        0.152    11.670 r  modBldc/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.452    16.122    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    19.832 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.832    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 4.319ns (45.107%)  route 5.256ns (54.893%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.902    11.518    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT4 (Prop_lut4_I2_O)        0.152    11.670 r  modBldc/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.355    16.024    led_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.708    19.733 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.733    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/sequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.440ns  (logic 4.104ns (43.477%)  route 5.336ns (56.523%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.636    10.157    modBldc/CLK
    SLICE_X62Y10         FDRE                                         r  modBldc/sequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.459    10.616 r  modBldc/sequence_reg[2]/Q
                         net (fo=8, routed)           0.894    11.511    modBldc/sequence_reg_n_0_[2]
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.635 r  modBldc/led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           4.442    16.076    led_OBUF[12]
    L1                   OBUF (Prop_obuf_I_O)         3.521    19.598 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.598    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.231ns (36.099%)  route 0.409ns (63.901%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.275     1.889    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.134     2.068    bldcUart/segReg[3]_i_4_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.113 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.113    segDisp/segWire[3]
    SLICE_X61Y18         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.186ns (28.569%)  route 0.465ns (71.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.346     1.960    segDisp/Q[5]
    SLICE_X61Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  segDisp/segReg[6]_i_1/O
                         net (fo=1, routed)           0.119     2.124    segDisp/segReg[6]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  segDisp/segReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.231ns (29.073%)  route 0.564ns (70.927%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  rpmData_reg[0]/Q
                         net (fo=14, routed)          0.352     1.968    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.045     2.013 r  bldcUart/segReg[4]_i_4/O
                         net (fo=50, routed)          0.212     2.225    bldcUart/digits[0]
    SLICE_X62Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.270 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.270    segDisp/segWire[4]
    SLICE_X62Y17         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.293ns (35.969%)  route 0.522ns (64.031%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.346     1.960    segDisp/Q[5]
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.045     2.005 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.176     2.181    segDisp/rpmData_reg[9]_5
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.045     2.226 r  segDisp/TENBIT_inferred__1/segReg[5]_i_3/O
                         net (fo=1, routed)           0.000     2.226    bldcUart/segReg_reg[5]
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.062     2.288 r  bldcUart/segReg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     2.288    segDisp/segWire[5]
    SLICE_X61Y19         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.231ns (27.546%)  route 0.608ns (72.454%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.346     1.960    segDisp/Q[5]
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.045     2.005 r  segDisp/TENBIT_inferred__1/segReg[2]_i_4/O
                         net (fo=2, routed)           0.262     2.267    bldcUart/segReg_reg[2]_1
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.312 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.312    segDisp/segWire[2]
    SLICE_X61Y19         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.231ns (26.404%)  route 0.644ns (73.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rpmData_reg[0]/Q
                         net (fo=14, routed)          0.346     1.962    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  bldcUart/segReg[6]_i_3/O
                         net (fo=1, routed)           0.298     2.305    bldcUart/segReg[6]_i_3_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  bldcUart/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.350    segDisp/segReg_reg[6]_0
    SLICE_X61Y16         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.276ns (29.508%)  route 0.659ns (70.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.275     1.889    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.164     2.099    bldcUart/segReg[3]_i_4_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.144 r  bldcUart/segReg[0]_i_3/O
                         net (fo=1, routed)           0.220     2.363    bldcUart/segReg[0]_i_3_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.408 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.408    segDisp/segWire[0]
    SLICE_X61Y18         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.358ns (36.789%)  route 0.615ns (63.211%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rpmData_reg[9]/Q
                         net (fo=8, routed)           0.158     1.773    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[9]
    SLICE_X59Y13         LUT3 (Prop_lut3_I0_O)        0.048     1.821 r  bldcUart/segReg[6]_i_7/O
                         net (fo=23, routed)          0.457     2.278    segDisp/digits[9]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.107     2.385 r  segDisp/TENBIT_inferred__1/segReg[1]_i_2/O
                         net (fo=1, routed)           0.000     2.385    bldcUart/segReg_reg[1]_0
    SLICE_X62Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     2.447 r  bldcUart/segReg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.447    segDisp/segWire[1]
    SLICE_X62Y18         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.528ns  (logic 1.383ns (39.194%)  route 2.145ns (60.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.449    uout/CLK
    SLICE_X52Y4          FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           2.145     3.758    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.977 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     4.977    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/dpReg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 0.146ns (8.805%)  route 1.512ns (91.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          1.512     8.104    segDisp/setType
    SLICE_X63Y12         FDRE                                         r  segDisp/dpReg_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.630ns  (logic 1.956ns (22.668%)  route 6.674ns (77.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.182     6.638    uin/D[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.152     6.790 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.951     7.742    uin/state[3]_i_3__0_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.348     8.090 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.540     8.630    uin/state0
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.630ns  (logic 1.956ns (22.668%)  route 6.674ns (77.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.182     6.638    uin/D[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.152     6.790 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.951     7.742    uin/state[3]_i_3__0_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.348     8.090 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.540     8.630    uin/state0
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.630ns  (logic 1.956ns (22.668%)  route 6.674ns (77.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.182     6.638    uin/D[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.152     6.790 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.951     7.742    uin/state[3]_i_3__0_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.348     8.090 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.540     8.630    uin/state0
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.630ns  (logic 1.956ns (22.668%)  route 6.674ns (77.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.182     6.638    uin/D[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.152     6.790 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.951     7.742    uin/state[3]_i_3__0_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.348     8.090 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.540     8.630    uin/state0
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X45Y0          FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.512ns  (logic 1.456ns (19.385%)  route 6.056ns (80.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.056     7.512    uin/D[0]
    SLICE_X48Y0          FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.793    uin/CLK
    SLICE_X48Y0          FDRE                                         r  uin/DI_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.191ns  (logic 1.456ns (20.251%)  route 5.734ns (79.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.734     7.191    uin/D[0]
    SLICE_X49Y0          FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.452     4.793    uin/CLK
    SLICE_X49Y0          FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 1.456ns (21.362%)  route 5.360ns (78.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.360     6.817    uin/D[0]
    SLICE_X44Y1          FDRE                                         r  uin/DI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X44Y1          FDRE                                         r  uin/DI_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.456ns (21.907%)  route 5.191ns (78.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.191     6.647    uin/D[0]
    SLICE_X47Y0          FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X47Y0          FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.456ns (21.907%)  route 5.191ns (78.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.191     6.647    uin/D[0]
    SLICE_X46Y0          FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X46Y0          FDRE                                         r  uin/DI_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.456ns (21.992%)  route 5.165ns (78.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.165     6.622    uin/D[0]
    SLICE_X45Y1          FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.449     4.790    uin/CLK
    SLICE_X45Y1          FDRE                                         r  uin/DI_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.564%)  route 0.196ns (54.436%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.196     0.360    bldcUart/btnsDbc[2]
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.265     0.406    bldcUart/btnsDbc[1]
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.546%)  route 0.251ns (60.454%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.251     0.415    bldcUart/btnsDbc[0]
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.547%)  route 0.306ns (68.453%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.306     0.447    bldcUart/btnsDbc[4]
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.884%)  route 0.365ns (72.116%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.365     0.506    bldcUart/btnsDbc[3]
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.664%)  route 0.635ns (73.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.283     0.424    dbc/btnsDbc[3]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.297     0.766    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.811 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.056     0.866    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.664%)  route 0.635ns (73.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.283     0.424    dbc/btnsDbc[3]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.297     0.766    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.811 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.056     0.866    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.664%)  route 0.635ns (73.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.283     0.424    dbc/btnsDbc[3]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.297     0.766    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.811 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.056     0.866    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.664%)  route 0.635ns (73.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.283     0.424    dbc/btnsDbc[3]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.297     0.766    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.811 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.056     0.866    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.664%)  route 0.635ns (73.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.283     0.424    dbc/btnsDbc[3]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.297     0.766    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.811 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.056     0.866    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.836     6.963    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)





