module MUX(
		clk,
		rst,
		adress,
		in,
		out0,
		out1,
		out2,
		out3);
		
		input			clk,rst;
		input	[3:0]	adress;
		input	[3:0]	in;
		
		output[3:0]	out0,out1,out2,out3;

		wire	[3:0]	in;
		reg	[3:0]	out0,out1,out2,out3;
		
		always @(posedge clk or negedge rst)begin
			case(adress)
				4'b0001	:	out0	<=	in;
				4'b0010	:	out1	<=	in;
				4'b0100	:	out2	<=	in;
				4'b1000	:	out3	<=	in;
				default	:	out0	<=	in;
			endcase
		end
		
	endmodule
	