/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: regsabove64.c 1.40.2.1 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	regsabove64.c
 * Purpose:	Registers above 64 bit descriptions.
 */

#include <soc/types.h>
#include <soc/mcm/allenum.h>
#include <soc/mcm/intenum.h>
#include <soc/mcm/memregs.h>
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURED_CELLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURED_CELLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CPU_SRC_CELL_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CPU_SRC_CELL_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_REG_0062r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 CCS_REG_0062r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_VSC_256_LINK_BITMAP_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_VSC_256_LINK_BITMAP_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_FRC_EGQ_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_EGQ_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_FRC_NIF_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_FRC_SCH_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_SCH_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_HCFC_HP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_HCFC_HP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_HCFC_LP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_HCFC_LP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_ILKN_0_MUB_TX_CALr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_0_MUB_TX_CALr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_ILKN_1_MUB_TX_CALr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_1_MUB_TX_CALr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_ILKN_RX_0_FC_STATUSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_RX_0_FC_STATUSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_ILKN_RX_1_FC_STATUSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_RX_1_FC_STATUSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_INDIRECT_COMMAND_RD_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_RD_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_INDIRECT_COMMAND_WR_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_WR_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_2r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_3r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_3r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_4r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_4r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_5r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_5r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_6r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_6r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_7r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_7r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_8r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_8r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_9r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_9r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_10r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_10r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_11r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_11r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_12r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_12r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_13r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_13r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_14r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_14r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_15r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_15r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1r_reset_val[3] = {0x3030303, 0x3030303, 0x303};
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_DB_THr_reset_val[3] = {0x2f002f00, 0x2f002f00, 0x2f00};
static uint32 CGM_CGM_GENERAL_DB_THr_mask_val[3] = {0x3fff3fff, 0x3fff3fff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_FC_THr_reset_val[5] = {0x3fff7fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
static uint32 CGM_CGM_GENERAL_FC_THr_mask_val[5] = {0x3fff7fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_PD_THr_reset_val[3] = {0x7dff7dff, 0x7dff7dff, 0x7dff};
static uint32 CGM_CGM_GENERAL_PD_THr_mask_val[3] = {0x7fff7fff, 0x7fff7fff, 0x7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MAP_IF_2_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CGM_CGM_MAP_IF_2_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_DB_SP_TC_THr_reset_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_MC_DB_SP_TC_THr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_DB_TC_FC_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_MC_DB_TC_FC_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_PD_SP_TC_THr_reset_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_MC_PD_SP_TC_THr_mask_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_PD_TC_FC_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_MC_PD_TC_FC_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_RSVD_DB_SP_THr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_MC_RSVD_DB_SP_THr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTSr_mask_val[3] = {0xfff7fff1, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_mask_val[3] = {0xfff7fff1, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULTr_mask_val[3] = {0xfff7fff3, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_mask_val[3] = {0xfff7fff3, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CRPS_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CRPS_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_APr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_APr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_ASr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_ASr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_BPr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_BPr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_BSr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_BSr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_ERROR_FILTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_ERROR_FILTER_MASKr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00A3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_00A3r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00A6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_00A6r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00AAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_REG_00AAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_Pr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_Pr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_Sr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_Sr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCA_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCB_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCC_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCD_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCE_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCF_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCG_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCH_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 ECI_BS_PLL_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_BS_PLL_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_DDR_0_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_0_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_DDR_1_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_1_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_DDR_2_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_2_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_DDR_3_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_3_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 ECI_REG_0078r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0078r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 ECI_REG_0125r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0125r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_0130r_reset_val[5] = {0xb8008300, 0x809, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0130r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_0246r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0246r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_012Br_reset_val[5] = {0x4800e460, 0x80a, 0x100, 0x0, 0x1c02000};
static uint32 ECI_REG_012Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_024Br_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_024Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_SRD_0_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_0_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_SRD_1_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_1_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_TS_PLL_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_TS_PLL_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CFC_FLOW_CONTROLr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CFC_FLOW_CONTROLr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_RATEr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_RATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_COUNTER_PROFILE_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_COUNTER_PROFILE_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CPU_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_CPU_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CPU_PACKET_WORDSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CPU_PACKET_WORDSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_DBG_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_DBG_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_ETHERNET_TYPESr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ETHERNET_TYPESr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FDR_PRIMARY_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_PRIMARY_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FDR_SECONDARY_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_SECONDARY_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_reset_val[8] = {0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020};
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_IFC_DELAY_CONFIGURATIONr_reset_val[4] = {0x11111111, 0x11111111, 0x11111111, 0x18881111};
static uint32 EGQ_IFC_DELAY_CONFIGURATIONr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_COMMAND_RD_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_RD_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_COMMAND_WR_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_WR_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_WR_MASKr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_INDIRECT_WR_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_IPT_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_IPT_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NRDY_TH_SELr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NRDY_TH_SELr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_OPP_LEARNING_DISABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OPP_LEARNING_DISABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_OTM_LEARNING_DISABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OTM_LEARNING_DISABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PACKET_RATE_SHAPER_ENr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PACKET_RATE_SHAPER_ENr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PARSER_LAST_NWK_RECORDr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_NWK_RECORDr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PARSER_LAST_SYS_RECORDr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_SYS_RECORDr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PETRAB_EEI_MPLS_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_EEI_MPLS_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PQP_2_FQP_OFP_STOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PQP_2_FQP_OFP_STOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_QPAIR_SPR_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_QPAIR_SPR_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_REG_0178r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_0178r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_REG_0180r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_0180r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODEr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODEr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_TCG_SPR_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TCG_SPR_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDMr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDMr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_WFQ_TCG_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_WFQ_TCG_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 EPNI_CFG_KEEP_ING_ECIDr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_CFG_KEEP_ING_ECIDr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_DBG_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_DBG_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_ECN_MPLS_MAPr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_ECN_MPLS_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_ETHERNET_TYPESr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ETHERNET_TYPESr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_HEADER_EDITING_SIZEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_HEADER_EDITING_SIZEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_INDIRECT_COMMAND_RD_DATAr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_RD_DATAr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_INDIRECT_COMMAND_WR_DATAr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_WR_DATAr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_IPV4_EXP_TO_TOS_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_EXP_TO_TOS_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_IPV4_SIPr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIPr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 EPNI_IPV4_SIP_ROUTINGr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIP_ROUTINGr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_IPV4_TOSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_TOSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_IPV6_EXP_TO_TC_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV6_EXP_TO_TC_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_ITAG_TC_DP_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ITAG_TC_DP_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_MIRROR_CHANNELr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_CHANNELr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_MIRROR_VID_REGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_VID_REGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_OAM_PROCESS_MAPr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_OAM_PROCESS_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PAR_ERR_INITIATEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_INITIATEr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PAR_ERR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PETRAB_EEI_MPLS_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_EEI_MPLS_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODEr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODEr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_TDM_EN_CRC_PER_PORTr_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EPNI_TDM_EN_CRC_PER_PORTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCR_CONTROL_CELL_FIFO_BUFFERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_CONTROL_CELL_FIFO_BUFFERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCR_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCR_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FCT_CPU_TRANSMIT_CELLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCT_CPU_TRANSMIT_CELLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_A_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_A_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_B_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_B_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_C_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_C_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_D_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_D_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_MASKr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_MASK_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASK_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_INBAND_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_INBAND_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_INBAND_PAYLOAD_LSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_LSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_INBAND_PAYLOAD_MSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_MSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_REG_0164r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0164r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_REG_01B7r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01B7r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_REG_01CAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01CAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_REG_01DDr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01DDr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDR_REG_01F0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01F0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_BUNDLE_GROUPSr_reset_val[3] = {0xffffffff, 0x1f, 0x0};
static uint32 FDT_BUNDLE_GROUPSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_2r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_3r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_3r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FDT_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IDR_OCCUPIED_DBUFF_STATUSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_OCCUPIED_DBUFF_STATUSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLDr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_0151r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_REG_0151r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_0241r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_0241r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_0250r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_0250r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_025Fr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_025Fr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_026Er_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_026Er_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_027Dr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_027Dr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_028Cr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_028Cr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_029Br_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_029Br_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_02AAr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02AAr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_02B9r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02B9r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_REG_02C8r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02C8r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IDR_TIMEOUT_REGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_TIMEOUT_REGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_CPU_RECORD_DATA_LSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_LSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_CPU_RECORD_DATA_MSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_MSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_CPU_TRAP_CODE_PROFILEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_TRAP_CODE_PROFILEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_DBG_FIRST_TM_COMMANDr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_FIRST_TM_COMMANDr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x13fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Ar_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Ar_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_A_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_A_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Br_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_B_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_B_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Cr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Cr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_C_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_C_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Dr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Dr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_D_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_D_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_INDIRECT_COMMAND_RD_DATAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_RD_DATAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_INDIRECT_COMMAND_WR_DATAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_WR_DATAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_INFO_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INFO_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_INFO_REPLY_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INFO_REPLY_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_KEY_D_XOR_MASKSr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_KEY_D_XOR_MASKSr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_LOOKUP_REPLY_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_LOOKUP_REPLY_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_MEF_L_2_CP_DROP_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_DROP_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_MEF_L_2_CP_PEER_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_PEER_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_OAM_DEFAULT_COUNTERSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_OAM_DEFAULT_COUNTERSr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_PAR_ERR_INITIATEr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_INITIATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_PAR_ERR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_PPH_FHEI_IVE_SIZEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PPH_FHEI_IVE_SIZEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val[3] = {0x5, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88650_B0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_reset_val[3] = {0x7, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_REG_00AAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_00AAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_REG_00E1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_00E1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_TCAM_QUERY_FAILUREr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_TCAM_QUERY_FAILUREr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_TOD_LAST_VALUEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TOD_LAST_VALUEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_TX_APP_PREFIXr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TX_APP_PREFIXr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_GENERAL_TRAPr_reset_val[5] = {0x0, 0x3f0000, 0x0, 0xffffc000, 0x3};
static uint32 IHP_GENERAL_TRAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_INDIRECT_COMMAND_RD_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_RD_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_INDIRECT_COMMAND_WR_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_WR_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_INITIATE_PAR_ERRr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INITIATE_PAR_ERRr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_AGE_AGING_MODEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_AGE_AGING_MODEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_CPU_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_CPU_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_DIAGNOSTICS_KEYr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_KEYr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULTr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_EVENTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_EVENTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_LEL_ERR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_LEL_ERR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILUREr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILUREr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_OLP_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_OLP_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_REPLYr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_REPLYr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MY_B_MAC_LSB_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MY_B_MAC_LSB_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_PCP_DECODING_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_PCP_DECODING_TABLEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_REG_00A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_00A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_REG_00E1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_00E1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_REG_01D4r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_01D4r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_REG_01D5r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_01D5r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0)
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IPT_INDIRECT_COMMAND_RD_DATAr_reset_val[17] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_RD_DATAr_mask_val[17] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IPT_INDIRECT_COMMAND_WR_DATAr_reset_val[17] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_WR_DATAr_mask_val[17] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_COMMAND_RD_DATAr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_RD_DATAr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_COMMAND_WR_DATAr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_WR_DATAr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_WR_MASKr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_WR_MASKr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_REGI_PKT_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGI_PKT_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_SET_FTMH_VERSIONr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_SET_FTMH_VERSIONr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_TAG_SWAP_ENABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TAG_SWAP_ENABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_TDM_CONTEXT_MAPr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_CONTEXT_MAPr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRE_TDM_MODE_MAPr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_MODE_MAPr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IRR_MULTICAST_FIFO_THRESHOLDr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_MULTICAST_FIFO_THRESHOLDr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_PORT_IS_OUTBOUND_MIRRORr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_PORT_IS_OUTBOUND_MIRRORr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_REG_0202r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0202r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_REG_0209r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0209r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IRR_REG_0210r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0210r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 MMU_INDIRECT_COMMAND_RD_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_RD_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 MMU_INDIRECT_COMMAND_WR_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_WR_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_BIST_EVENTS_GENERATORr_reset_val[4] = {0x0, 0x0, 0x0, 0x1};
static uint32 NBI_BIST_EVENTS_GENERATORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0x7ff};
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0x7ff};
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_HRF_RX_CONTROLLER_CONFIG_1r_reset_val[3] = {0x40200, 0xc3843204, 0x2b};
static uint32 NBI_HRF_RX_CONTROLLER_CONFIG_1r_mask_val[3] = {0xff7ff7ff, 0xf7ff7ff7, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_INITIATE_PARITY_ERRORSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBI_INITIATE_PARITY_ERRORSr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_LAST_RECEIVED_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_LAST_RECEIVED_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_LAST_SENT_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_LAST_SENT_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_PARITY_ERR_MONITOR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBI_PARITY_ERR_MONITOR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_CC_PACKETr_reset_val[6] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_BFD_CC_PACKETr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_CV_PACKETr_reset_val[6] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_BFD_CV_PACKETr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_DIAG_PROFILEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_BFD_DIAG_PROFILEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_REQ_INTERVAL_POINTERr_reset_val[8] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7};
static uint32 OAMP_BFD_REQ_INTERVAL_POINTERr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_reset_val[8] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7};
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_TX_RATEr_reset_val[4] = {0x20001, 0x80004, 0x200010, 0x800040};
static uint32 OAMP_BFD_TX_RATEr_mask_val[4] = {0x3ff03ff, 0x3ff03ff, 0x3ff03ff, 0x3ff03ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_TX_RATE_BCM88660_A0r_reset_val[4] = {0x20001, 0x80004, 0x200010, 0x800040};
static uint32 OAMP_BFD_TX_RATE_BCM88660_A0r_mask_val[4] = {0x3ff03ff, 0x3ff03ff, 0x3ff03ff, 0x3ff03ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_CPUPORTr_reset_val[10] = {0x100000, 0x20000100, 0x30000, 0x5000040, 0x6000, 0x800007, 0xc0000b00, 0xd0000, 0xf0000e0, 0x0};
static uint32 OAMP_CPUPORTr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_CPUPORT_BCM88660_A0r_reset_val[14] = {0x100000, 0x30000200, 0x40000, 0x6000050, 0x7000, 0x900008, 0xb0000a00, 0xc0000, 0xe0000d0, 0x20100000, 0x60504030, 0xa0908070, 0xe0d0c0b0, 0x0};
static uint32 OAMP_CPUPORT_BCM88660_A0r_mask_val[14] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ETH_1731_MEP_PROFILEr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_ETH_1731_MEP_PROFILEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_ICC_MAP_REG_1r_reset_val[15] = {0x0, 0x10000, 0x0, 0x2, 0x30000, 0x0, 0x4, 0x50000, 0x0, 0x6, 0x70000, 0x0, 0x8, 0x90000, 0x0};
static uint32 OAMP_ICC_MAP_REG_1r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_ICC_MAP_REG_2r_reset_val[8] = {0xa, 0xb0000, 0x0, 0xc, 0xd0000, 0x0, 0xe, 0x0};
static uint32 OAMP_ICC_MAP_REG_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ICC_MAP_REG_1_BCM88660_A0r_reset_val[15] = {0x0, 0x10000, 0x0, 0x2, 0x30000, 0x0, 0x4, 0x50000, 0x0, 0x6, 0x70000, 0x0, 0x8, 0x90000, 0x0};
static uint32 OAMP_ICC_MAP_REG_1_BCM88660_A0r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ICC_MAP_REG_2_BCM88660_A0r_reset_val[8] = {0xa, 0xb0000, 0x0, 0xc, 0xd0000, 0x0, 0xe, 0x0};
static uint32 OAMP_ICC_MAP_REG_2_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_WR_MASKr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
static uint32 OAMP_INDIRECT_WR_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_WR_MASK_BCM88660_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
static uint32 OAMP_INDIRECT_WR_MASK_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_reset_val[20] = {0xffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_IPV4_SRC_ADDR_SELECTr_reset_val[16] = {0x1001, 0x1002, 0x1003, 0x1004, 0x1005, 0x1006, 0x1007, 0x1008, 0x1009, 0x1010, 0x1011, 0x1012, 0x1013, 0x1014, 0x1015, 0x1016};
static uint32 OAMP_IPV4_SRC_ADDR_SELECTr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_reset_val[16] = {0x1001, 0x1002, 0x1003, 0x1004, 0x1005, 0x1006, 0x1007, 0x1008, 0x1009, 0x1010, 0x1011, 0x1012, 0x1013, 0x1014, 0x1015, 0x1016};
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_IPV4_TOS_TTL_SELECTr_reset_val[8] = {0x10021001, 0x10041003, 0x10061005, 0x10081007, 0x10101009, 0x10121011, 0x10141013, 0x10161015};
static uint32 OAMP_IPV4_TOS_TTL_SELECTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_reset_val[8] = {0x10021001, 0x10041003, 0x10061005, 0x10081007, 0x10101009, 0x10121011, 0x10141013, 0x10161015};
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_LMM_DA_OUIr_reset_val[6] = {0x1000000, 0x20000, 0x300, 0x5000004, 0x60000, 0x700};
static uint32 OAMP_LMM_DA_OUIr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_MPLS_PWE_PROFILEr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_MPLS_PWE_PROFILEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_NIBBLE_SELECT_FOR_PEr_reset_val[6] = {0x440c2040, 0xa2481c61, 0x3ce34c2c, 0x544d2450, 0xa6585d65, 0x7de75c6d};
static uint32 OAMP_NIBBLE_SELECT_FOR_PEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_OAM_TS_OFFSET_PROFILEr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x4030201, 0x8070605, 0xc0b0a09, 0x100f0e0d, 0x13121110, 0x17161514, 0x1b1a1918, 0x1f1e1d1c, 0x2221201f, 0x26252423, 0x2a292827, 0x2e2d2c2b};
static uint32 OAMP_OAM_TS_OFFSET_PROFILEr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PE_FEM_CFG_1r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FEM_CFG_1r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PE_FIRST_INSTr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FIRST_INSTr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_PROTECTION_PACKET_HEADERr_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PROTECTION_PACKET_HEADERr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_RFC_6374_DM_PDU_HEADERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_DM_PDU_HEADERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_RFC_6374_LM_PDU_HEADERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_LM_PDU_HEADERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_CTRLr_reset_val[3] = {0x40000000, 0x16, 0x0};
static uint32 OAMP_TST_LBM_CTRLr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_PACKET_HEADERr_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_TST_LBM_PACKET_HEADERr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_STATUSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_TST_LBM_STATUSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_READ_DATA_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_READ_DATA_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_READ_DATA_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_READ_DATA_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_WRITE_DATA_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_WRITE_DATA_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_WRITE_DATA_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_WRITE_DATA_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_0056r_reset_val[3] = {0x0, 0x0, 0x80000};
static uint32 OCCG_REG_0056r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_0063r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_0063r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_005Ar_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_005Ar_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_005Fr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OCCG_REG_005Fr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_006Br_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006Br_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_006Fr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006Fr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_TEST_MODE_CMD_RESULT_REGr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_TEST_MODE_CMD_RESULT_REGr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_DSP_HEADERr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_DSP_HEADERr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_WR_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_WR_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ACL_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_ACL_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ALLOWED_LINKS_REGISTER_PRIMr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_ALLOWED_LINKS_REGISTER_PRIMr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ALLOWED_LINKS_REGISTER_SCNDr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_ALLOWED_LINKS_REGISTER_SCNDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 RTP_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 RTP_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88750_A0)
static uint32 RTP_LINK_BUNDLE_BITMAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_BUNDLE_BITMAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
static uint32 RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_LINK_INTEGRITY_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_INTEGRITY_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_LINK_STATE_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_STATE_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTERr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */


/*
 * The array soc_reg_above_64_list describes registers above 64 bit additional information for all chips.  
 * Chip register arrays index into this summary.
 */

soc_reg_above_64_info_t soc_reg_above_64_list[] = {
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURED_CELLr */
        /* reg            CCS_CAPTURED_CELLr */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURED_CELLr_reset_val,
        /* mask             */ CCS_CAPTURED_CELLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_0r */
        /* reg            CCS_CAPTURE_FILTER_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_1r */
        /* reg            CCS_CAPTURE_FILTER_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_1r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_0r */
        /* reg            CCS_CAPTURE_FILTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_1r */
        /* reg            CCS_CAPTURE_FILTER_MASK_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_1r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CPU_SRC_CELL_DATAr */
        /* reg            CCS_CPU_SRC_CELL_DATAr */
        /* block size       */ 4,
        /* reset values     */ CCS_CPU_SRC_CELL_DATAr_reset_val,
        /* mask             */ CCS_CPU_SRC_CELL_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_REG_0062r */
        /* reg            CCS_REG_0062r */
        /* block size       */ 4,
        /* reset values     */ CCS_REG_0062r_reset_val,
        /* mask             */ CCS_REG_0062r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_VSC_256_LINK_BITMAP_REGISTERr */
        /* reg            CCS_VSC_256_LINK_BITMAP_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ CCS_VSC_256_LINK_BITMAP_REGISTERr_reset_val,
        /* mask             */ CCS_VSC_256_LINK_BITMAP_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_EGQ_PFCr */
        /* reg            CFC_FRC_EGQ_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_EGQ_PFCr_reset_val,
        /* mask             */ CFC_FRC_EGQ_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_PFCr */
        /* reg            CFC_FRC_NIF_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_NIF_PFCr_reset_val,
        /* mask             */ CFC_FRC_NIF_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_SCH_PFCr */
        /* reg            CFC_FRC_SCH_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_SCH_PFCr_reset_val,
        /* mask             */ CFC_FRC_SCH_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_HCFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_TO_HCFC_HP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_HCFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_HCFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_HCFC_LP_MAPr */
        /* reg            CFC_GLB_RSC_TO_HCFC_LP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_HCFC_LP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_HCFC_LP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr */
        /* reg            CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
        /* reg            CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
        /* reg            CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_0_MUB_TX_CALr */
        /* reg            CFC_ILKN_0_MUB_TX_CALr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_0_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_0_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_1_MUB_TX_CALr */
        /* reg            CFC_ILKN_1_MUB_TX_CALr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_1_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_1_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_RX_0_FC_STATUSr */
        /* reg            CFC_ILKN_RX_0_FC_STATUSr */
        /* block size       */ 8,
        /* reset values     */ CFC_ILKN_RX_0_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_RX_0_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_RX_1_FC_STATUSr */
        /* reg            CFC_ILKN_RX_1_FC_STATUSr */
        /* block size       */ 8,
        /* reset values     */ CFC_ILKN_RX_1_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_RX_1_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CFC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 9,
        /* reset values     */ CFC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CFC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 9,
        /* reset values     */ CFC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr */
        /* reg            CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_reset_val,
        /* mask             */ CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_0r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_1r */
        /* reg            CFC_PFC_GENERIC_BITMAP_1r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_1r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_2r */
        /* reg            CFC_PFC_GENERIC_BITMAP_2r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_2r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_3r */
        /* reg            CFC_PFC_GENERIC_BITMAP_3r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_3r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_4r */
        /* reg            CFC_PFC_GENERIC_BITMAP_4r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_4r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_5r */
        /* reg            CFC_PFC_GENERIC_BITMAP_5r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_5r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_6r */
        /* reg            CFC_PFC_GENERIC_BITMAP_6r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_6r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_7r */
        /* reg            CFC_PFC_GENERIC_BITMAP_7r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_7r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_8r */
        /* reg            CFC_PFC_GENERIC_BITMAP_8r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_8r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_8r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_9r */
        /* reg            CFC_PFC_GENERIC_BITMAP_9r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_9r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_10r */
        /* reg            CFC_PFC_GENERIC_BITMAP_10r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_10r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_10r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_11r */
        /* reg            CFC_PFC_GENERIC_BITMAP_11r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_11r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_11r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_12r */
        /* reg            CFC_PFC_GENERIC_BITMAP_12r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_12r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_12r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_13r */
        /* reg            CFC_PFC_GENERIC_BITMAP_13r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_13r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_13r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_14r */
        /* reg            CFC_PFC_GENERIC_BITMAP_14r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_14r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_14r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_15r */
        /* reg            CFC_PFC_GENERIC_BITMAP_15r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_15r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_15r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_CONFIGURATION_1r */
        /* reg            CFC_SPI_OOB_RX_CONFIGURATION_1r */
        /* block size       */ 3,
        /* reset values     */ CFC_SPI_OOB_RX_CONFIGURATION_1r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_CONFIGURATION_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_DB_THr */
        /* reg            CGM_CGM_GENERAL_DB_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_DB_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_DB_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_FC_THr */
        /* reg            CGM_CGM_GENERAL_FC_THr */
        /* block size       */ 5,
        /* reset values     */ CGM_CGM_GENERAL_FC_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_PD_THr */
        /* reg            CGM_CGM_GENERAL_PD_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_PD_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_PD_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MAP_IF_2_THr */
        /* reg            CGM_CGM_MAP_IF_2_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_MAP_IF_2_THr_reset_val,
        /* mask             */ CGM_CGM_MAP_IF_2_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_DB_SP_TC_THr */
        /* reg            CGM_CGM_MC_DB_SP_TC_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_DB_SP_TC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_DB_SP_TC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_DB_TC_FC_THr */
        /* reg            CGM_CGM_MC_DB_TC_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_DB_TC_FC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_DB_TC_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_SP_TC_THr */
        /* reg            CGM_CGM_MC_PD_SP_TC_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_PD_SP_TC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_PD_SP_TC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_TC_FC_THr */
        /* reg            CGM_CGM_MC_PD_TC_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_PD_TC_FC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_PD_TC_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_RSVD_DB_SP_THr */
        /* reg            CGM_CGM_MC_RSVD_DB_SP_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_RSVD_DB_SP_THr_reset_val,
        /* mask             */ CGM_CGM_MC_RSVD_DB_SP_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_PD_INTERFACE_FC_THr */
        /* reg            CGM_CGM_UC_PD_INTERFACE_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_PD_INTERFACE_FC_THr_reset_val,
        /* mask             */ CGM_CGM_UC_PD_INTERFACE_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr */
        /* reg            CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_reset_val,
        /* mask             */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTSr */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTSr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTSr_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTSr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULTr */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULTr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULTr_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULTr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CRPS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CRPS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_APr */
        /* reg            DCH_CPU_DATA_CELL_APr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_APr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_APr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_ASr */
        /* reg            DCH_CPU_DATA_CELL_ASr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_ASr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_ASr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_BPr */
        /* reg            DCH_CPU_DATA_CELL_BPr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_BPr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_BPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_BSr */
        /* reg            DCH_CPU_DATA_CELL_BSr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_BSr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_BSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTERr */
        /* reg            DCH_ERROR_FILTERr */
        /* block size       */ 4,
        /* reset values     */ DCH_ERROR_FILTERr_reset_val,
        /* mask             */ DCH_ERROR_FILTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_MASKr */
        /* reg            DCH_ERROR_FILTER_MASKr */
        /* block size       */ 4,
        /* reset values     */ DCH_ERROR_FILTER_MASKr_reset_val,
        /* mask             */ DCH_ERROR_FILTER_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_0r */
        /* reg            DCL_CPU_DATA_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_1r */
        /* reg            DCL_CPU_DATA_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_1r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_2r */
        /* reg            DCL_CPU_DATA_CELL_2r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_2r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_3r */
        /* reg            DCL_CPU_DATA_CELL_3r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_3r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_4r */
        /* reg            DCL_CPU_DATA_CELL_4r */
        /* block size       */ 3,
        /* reset values     */ DCL_CPU_DATA_CELL_4r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00A3r */
        /* reg            DCL_REG_00A3r */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_00A3r_reset_val,
        /* mask             */ DCL_REG_00A3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00A6r */
        /* reg            DCL_REG_00A6r */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_00A6r_reset_val,
        /* mask             */ DCL_REG_00A6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00AAr */
        /* reg            DCL_REG_00AAr */
        /* block size       */ 4,
        /* reset values     */ DCL_REG_00AAr_reset_val,
        /* mask             */ DCL_REG_00AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_0r */
        /* reg            DCMC_LINK_BUNDLE_BMP_0r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_0r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_1r */
        /* reg            DCMC_LINK_BUNDLE_BMP_1r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_1r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_2r */
        /* reg            DCMC_LINK_BUNDLE_BMP_2r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_2r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_3r */
        /* reg            DCMC_LINK_BUNDLE_BMP_3r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_3r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_Pr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_Pr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_Pr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_Pr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_Sr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_Sr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_Sr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_Sr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Pr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_WMARK_Pr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Sr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_WMARK_Sr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERRr */
        /* reg            DRCA_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERRr */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERRr */
        /* reg            DRCB_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERRr */
        /* reg            DRCC_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERRr */
        /* reg            DRCD_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_DATA_ERRr */
        /* reg            DRCE_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCE_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCE_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_DATA_ERRr */
        /* reg            DRCF_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCF_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCF_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_DATA_ERRr */
        /* reg            DRCG_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCG_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCG_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_DATA_ERRr */
        /* reg            DRCH_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCH_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCH_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BS_PLL_CONFIGr */
        /* reg            ECI_BS_PLL_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_BS_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_BS_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_0_PLL_CONFIGr */
        /* reg            ECI_DDR_0_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_0_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_0_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_1_PLL_CONFIGr */
        /* reg            ECI_DDR_1_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_1_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_1_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_2_PLL_CONFIGr */
        /* reg            ECI_DDR_2_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_2_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_2_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_3_PLL_CONFIGr */
        /* reg            ECI_DDR_3_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_3_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_3_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0078r */
        /* reg            ECI_REG_0078r */
        /* block size       */ 4,
        /* reset values     */ ECI_REG_0078r_reset_val,
        /* mask             */ ECI_REG_0078r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0125r */
        /* reg            ECI_REG_0125r */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_0125r_reset_val,
        /* mask             */ ECI_REG_0125r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0130r */
        /* reg            ECI_REG_0130r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0130r_reset_val,
        /* mask             */ ECI_REG_0130r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0246r */
        /* reg            ECI_REG_0246r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0246r_reset_val,
        /* mask             */ ECI_REG_0246r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_012Br */
        /* reg            ECI_REG_012Br */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_012Br_reset_val,
        /* mask             */ ECI_REG_012Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_024Br */
        /* reg            ECI_REG_024Br */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_024Br_reset_val,
        /* mask             */ ECI_REG_024Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_0_PLL_CONFIGr */
        /* reg            ECI_SRD_0_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_0_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_SRD_0_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_1_PLL_CONFIGr */
        /* reg            ECI_SRD_1_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_1_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_SRD_1_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_TS_PLL_CONFIGr */
        /* reg            ECI_TS_PLL_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_TS_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_TS_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* reg            EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_reset_val,
        /* mask             */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CFC_FLOW_CONTROLr */
        /* reg            EGQ_CFC_FLOW_CONTROLr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CFC_FLOW_CONTROLr_reset_val,
        /* mask             */ EGQ_CFC_FLOW_CONTROLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        /* reg            EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_RATEr */
        /* reg            EGQ_CHANNELIZED_INTERFACE_RATEr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_RATEr_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_RATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_COUNTER_PROFILE_OFFSETr */
        /* reg            EGQ_COUNTER_PROFILE_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_COUNTER_PROFILE_OFFSETr_reset_val,
        /* mask             */ EGQ_COUNTER_PROFILE_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_LAST_HEADERr */
        /* reg            EGQ_CPU_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_CPU_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_CPU_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_PACKET_WORDSr */
        /* reg            EGQ_CPU_PACKET_WORDSr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CPU_PACKET_WORDSr_reset_val,
        /* mask             */ EGQ_CPU_PACKET_WORDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_DBG_DATAr */
        /* reg            EGQ_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EGQ_DBG_DATAr_reset_val,
        /* mask             */ EGQ_DBG_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* reg            EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* block size       */ 8,
        /* reset values     */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_reset_val,
        /* mask             */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ETHERNET_TYPESr */
        /* reg            EGQ_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EGQ_ETHERNET_TYPESr_reset_val,
        /* mask             */ EGQ_ETHERNET_TYPESr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_PRIMARY_LAST_HEADERr */
        /* reg            EGQ_FDR_PRIMARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_PRIMARY_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_FDR_PRIMARY_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_SECONDARY_LAST_HEADERr */
        /* reg            EGQ_FDR_SECONDARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_SECONDARY_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_FDR_SECONDARY_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        /* reg            EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        /* block size       */ 8,
        /* reset values     */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_reset_val,
        /* mask             */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IFC_DELAY_CONFIGURATIONr */
        /* reg            EGQ_IFC_DELAY_CONFIGURATIONr */
        /* block size       */ 4,
        /* reset values     */ EGQ_IFC_DELAY_CONFIGURATIONr_reset_val,
        /* mask             */ EGQ_IFC_DELAY_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_RD_DATAr */
        /* reg            EGQ_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 9,
        /* reset values     */ EGQ_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_WR_DATAr */
        /* reg            EGQ_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 9,
        /* reset values     */ EGQ_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_WR_MASKr */
        /* reg            EGQ_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ EGQ_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ EGQ_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IPT_LAST_HEADERr */
        /* reg            EGQ_IPT_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_IPT_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_IPT_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        /* reg            EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        /* block size       */ 4,
        /* reset values     */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_reset_val,
        /* mask             */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NRDY_TH_SELr */
        /* reg            EGQ_NRDY_TH_SELr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NRDY_TH_SELr_reset_val,
        /* mask             */ EGQ_NRDY_TH_SELr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OPP_LEARNING_DISABLEr */
        /* reg            EGQ_OPP_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OPP_LEARNING_DISABLEr_reset_val,
        /* mask             */ EGQ_OPP_LEARNING_DISABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OTM_LEARNING_DISABLEr */
        /* reg            EGQ_OTM_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OTM_LEARNING_DISABLEr_reset_val,
        /* mask             */ EGQ_OTM_LEARNING_DISABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PACKET_RATE_SHAPER_ENr */
        /* reg            EGQ_PACKET_RATE_SHAPER_ENr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PACKET_RATE_SHAPER_ENr_reset_val,
        /* mask             */ EGQ_PACKET_RATE_SHAPER_ENr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_NWK_RECORDr */
        /* reg            EGQ_PARSER_LAST_NWK_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_NWK_RECORDr_reset_val,
        /* mask             */ EGQ_PARSER_LAST_NWK_RECORDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_SYS_RECORDr */
        /* reg            EGQ_PARSER_LAST_SYS_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_SYS_RECORDr_reset_val,
        /* mask             */ EGQ_PARSER_LAST_SYS_RECORDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_EEI_MPLS_MAPr */
        /* reg            EGQ_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EGQ_PETRAB_EEI_MPLS_MAPr_reset_val,
        /* mask             */ EGQ_PETRAB_EEI_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* reg            EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val,
        /* mask             */ EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* reg            EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_FORCEr_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_FORCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* reg            EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PQP_2_FQP_OFP_STOPr */
        /* reg            EGQ_PQP_2_FQP_OFP_STOPr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PQP_2_FQP_OFP_STOPr_reset_val,
        /* mask             */ EGQ_PQP_2_FQP_OFP_STOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_QPAIR_SPR_DISr */
        /* reg            EGQ_QPAIR_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_QPAIR_SPR_DISr_reset_val,
        /* mask             */ EGQ_QPAIR_SPR_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0178r */
        /* reg            EGQ_REG_0178r */
        /* block size       */ 8,
        /* reset values     */ EGQ_REG_0178r_reset_val,
        /* mask             */ EGQ_REG_0178r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0180r */
        /* reg            EGQ_REG_0180r */
        /* block size       */ 16,
        /* reset values     */ EGQ_REG_0180r_reset_val,
        /* mask             */ EGQ_REG_0180r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* reg            EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EGQ_SYSTEM_HEADERS_FORMAT_CODEr_reset_val,
        /* mask             */ EGQ_SYSTEM_HEADERS_FORMAT_CODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TCG_SPR_DISr */
        /* reg            EGQ_TCG_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TCG_SPR_DISr_reset_val,
        /* mask             */ EGQ_TCG_SPR_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* reg            EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TDM_MAP_QUEUE_TO_TDMr_reset_val,
        /* mask             */ EGQ_TDM_MAP_QUEUE_TO_TDMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_WFQ_TCG_DISr */
        /* reg            EGQ_WFQ_TCG_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_WFQ_TCG_DISr_reset_val,
        /* mask             */ EGQ_WFQ_TCG_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_CFG_KEEP_ING_ECIDr */
        /* reg            EPNI_CFG_KEEP_ING_ECIDr */
        /* block size       */ 8,
        /* reset values     */ EPNI_CFG_KEEP_ING_ECIDr_reset_val,
        /* mask             */ EPNI_CFG_KEEP_ING_ECIDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_DBG_DATAr */
        /* reg            EPNI_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EPNI_DBG_DATAr_reset_val,
        /* mask             */ EPNI_DBG_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ECN_MPLS_MAPr */
        /* reg            EPNI_ECN_MPLS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_ECN_MPLS_MAPr_reset_val,
        /* mask             */ EPNI_ECN_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ETHERNET_TYPESr */
        /* reg            EPNI_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EPNI_ETHERNET_TYPESr_reset_val,
        /* mask             */ EPNI_ETHERNET_TYPESr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_HEADER_EDITING_SIZEr */
        /* reg            EPNI_HEADER_EDITING_SIZEr */
        /* block size       */ 4,
        /* reset values     */ EPNI_HEADER_EDITING_SIZEr_reset_val,
        /* mask             */ EPNI_HEADER_EDITING_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_RD_DATAr */
        /* reg            EPNI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 10,
        /* reset values     */ EPNI_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_WR_DATAr */
        /* reg            EPNI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 10,
        /* reset values     */ EPNI_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_EXP_TO_TOS_MAPr */
        /* reg            EPNI_IPV4_EXP_TO_TOS_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV4_EXP_TO_TOS_MAPr_reset_val,
        /* mask             */ EPNI_IPV4_EXP_TO_TOS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIPr */
        /* reg            EPNI_IPV4_SIPr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIPr_reset_val,
        /* mask             */ EPNI_IPV4_SIPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIP_ROUTINGr */
        /* reg            EPNI_IPV4_SIP_ROUTINGr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIP_ROUTINGr_reset_val,
        /* mask             */ EPNI_IPV4_SIP_ROUTINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_TOSr */
        /* reg            EPNI_IPV4_TOSr */
        /* block size       */ 4,
        /* reset values     */ EPNI_IPV4_TOSr_reset_val,
        /* mask             */ EPNI_IPV4_TOSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV6_EXP_TO_TC_MAPr */
        /* reg            EPNI_IPV6_EXP_TO_TC_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV6_EXP_TO_TC_MAPr_reset_val,
        /* mask             */ EPNI_IPV6_EXP_TO_TC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ITAG_TC_DP_MAPr */
        /* reg            EPNI_ITAG_TC_DP_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_ITAG_TC_DP_MAPr_reset_val,
        /* mask             */ EPNI_ITAG_TC_DP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        /* reg            EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_reset_val,
        /* mask             */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_CHANNELr */
        /* reg            EPNI_MIRROR_CHANNELr */
        /* block size       */ 4,
        /* reset values     */ EPNI_MIRROR_CHANNELr_reset_val,
        /* mask             */ EPNI_MIRROR_CHANNELr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_VID_REGr */
        /* reg            EPNI_MIRROR_VID_REGr */
        /* block size       */ 3,
        /* reset values     */ EPNI_MIRROR_VID_REGr_reset_val,
        /* mask             */ EPNI_MIRROR_VID_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_OAM_PROCESS_MAPr */
        /* reg            EPNI_OAM_PROCESS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_OAM_PROCESS_MAPr_reset_val,
        /* mask             */ EPNI_OAM_PROCESS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_INITIATEr */
        /* reg            EPNI_PAR_ERR_INITIATEr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_INITIATEr_reset_val,
        /* mask             */ EPNI_PAR_ERR_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_MEM_MASKr */
        /* reg            EPNI_PAR_ERR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_MEM_MASKr_reset_val,
        /* mask             */ EPNI_PAR_ERR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_EEI_MPLS_MAPr */
        /* reg            EPNI_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EPNI_PETRAB_EEI_MPLS_MAPr_reset_val,
        /* mask             */ EPNI_PETRAB_EEI_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* reg            EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val,
        /* mask             */ EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        /* reg            EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EPNI_SYSTEM_HEADERS_FORMAT_CODEr_reset_val,
        /* mask             */ EPNI_SYSTEM_HEADERS_FORMAT_CODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_TDM_EN_CRC_PER_PORTr */
        /* reg            EPNI_TDM_EN_CRC_PER_PORTr */
        /* block size       */ 8,
        /* reset values     */ EPNI_TDM_EN_CRC_PER_PORTr_reset_val,
        /* mask             */ EPNI_TDM_EN_CRC_PER_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_CONTROL_CELL_FIFO_BUFFERr */
        /* reg            FCR_CONTROL_CELL_FIFO_BUFFERr */
        /* block size       */ 4,
        /* reset values     */ FCR_CONTROL_CELL_FIFO_BUFFERr_reset_val,
        /* mask             */ FCR_CONTROL_CELL_FIFO_BUFFERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FCR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ FCR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FCR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ FCR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCT_CPU_TRANSMIT_CELLr */
        /* reg            FCT_CPU_TRANSMIT_CELLr */
        /* block size       */ 4,
        /* reset values     */ FCT_CPU_TRANSMIT_CELLr_reset_val,
        /* mask             */ FCT_CPU_TRANSMIT_CELLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_A_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_A_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_A_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_A_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_B_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_B_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_B_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_B_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_C_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_C_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_C_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_C_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_D_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_D_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_D_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_D_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTERr */
        /* reg            FDR_ERROR_FILTERr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTERr_reset_val,
        /* mask             */ FDR_ERROR_FILTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_2r */
        /* reg            FDR_ERROR_FILTER_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_2r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASKr */
        /* reg            FDR_ERROR_FILTER_MASKr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASKr_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASK_2r */
        /* reg            FDR_ERROR_FILTER_MASK_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASK_2r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASK_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_HEADERr */
        /* reg            FDR_INBAND_HEADERr */
        /* block size       */ 3,
        /* reset values     */ FDR_INBAND_HEADERr_reset_val,
        /* mask             */ FDR_INBAND_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_LSBr */
        /* reg            FDR_INBAND_PAYLOAD_LSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_LSBr_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_MSBr */
        /* reg            FDR_INBAND_PAYLOAD_MSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_MSBr_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0164r */
        /* reg            FDR_REG_0164r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0164r_reset_val,
        /* mask             */ FDR_REG_0164r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01B7r */
        /* reg            FDR_REG_01B7r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01B7r_reset_val,
        /* mask             */ FDR_REG_01B7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01CAr */
        /* reg            FDR_REG_01CAr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01CAr_reset_val,
        /* mask             */ FDR_REG_01CAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01DDr */
        /* reg            FDR_REG_01DDr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01DDr_reset_val,
        /* mask             */ FDR_REG_01DDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01F0r */
        /* reg            FDR_REG_01F0r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01F0r_reset_val,
        /* mask             */ FDR_REG_01F0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_BUNDLE_GROUPSr */
        /* reg            FDT_BUNDLE_GROUPSr */
        /* block size       */ 3,
        /* reset values     */ FDT_BUNDLE_GROUPSr_reset_val,
        /* mask             */ FDT_BUNDLE_GROUPSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_0r */
        /* reg            FDT_CPU_DATA_CELL_0r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_1r */
        /* reg            FDT_CPU_DATA_CELL_1r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_1r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_2r */
        /* reg            FDT_CPU_DATA_CELL_2r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_2r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_3r */
        /* reg            FDT_CPU_DATA_CELL_3r */
        /* block size       */ 11,
        /* reset values     */ FDT_CPU_DATA_CELL_3r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FDT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ FDT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FDT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ FDT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IDR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IDR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_WR_MASKr */
        /* reg            IDR_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IDR_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_STATUSr */
        /* reg            IDR_OCCUPIED_DBUFF_STATUSr */
        /* block size       */ 4,
        /* reset values     */ IDR_OCCUPIED_DBUFF_STATUSr_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_THRESHOLDr */
        /* reg            IDR_OCCUPIED_DBUFF_THRESHOLDr */
        /* block size       */ 4,
        /* reset values     */ IDR_OCCUPIED_DBUFF_THRESHOLDr_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0151r */
        /* reg            IDR_REG_0151r */
        /* block size       */ 3,
        /* reset values     */ IDR_REG_0151r_reset_val,
        /* mask             */ IDR_REG_0151r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0241r */
        /* reg            IDR_REG_0241r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_0241r_reset_val,
        /* mask             */ IDR_REG_0241r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0250r */
        /* reg            IDR_REG_0250r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_0250r_reset_val,
        /* mask             */ IDR_REG_0250r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_025Fr */
        /* reg            IDR_REG_025Fr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_025Fr_reset_val,
        /* mask             */ IDR_REG_025Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_026Er */
        /* reg            IDR_REG_026Er */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_026Er_reset_val,
        /* mask             */ IDR_REG_026Er_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_027Dr */
        /* reg            IDR_REG_027Dr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_027Dr_reset_val,
        /* mask             */ IDR_REG_027Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_028Cr */
        /* reg            IDR_REG_028Cr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_028Cr_reset_val,
        /* mask             */ IDR_REG_028Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_029Br */
        /* reg            IDR_REG_029Br */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_029Br_reset_val,
        /* mask             */ IDR_REG_029Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02AAr */
        /* reg            IDR_REG_02AAr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02AAr_reset_val,
        /* mask             */ IDR_REG_02AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02B9r */
        /* reg            IDR_REG_02B9r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02B9r_reset_val,
        /* mask             */ IDR_REG_02B9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02C8r */
        /* reg            IDR_REG_02C8r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02C8r_reset_val,
        /* mask             */ IDR_REG_02C8r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_TIMEOUT_REGr */
        /* reg            IDR_TIMEOUT_REGr */
        /* block size       */ 3,
        /* reset values     */ IDR_TIMEOUT_REGr_reset_val,
        /* mask             */ IDR_TIMEOUT_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
        /* reg            IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
        /* block size       */ 8,
        /* reset values     */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_reset_val,
        /* mask             */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_LSBr */
        /* reg            IHB_CPU_RECORD_DATA_LSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_LSBr_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_MSBr */
        /* reg            IHB_CPU_RECORD_DATA_MSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_MSBr_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_TRAP_CODE_PROFILEr */
        /* reg            IHB_CPU_TRAP_CODE_PROFILEr */
        /* block size       */ 8,
        /* reset values     */ IHB_CPU_TRAP_CODE_PROFILEr_reset_val,
        /* mask             */ IHB_CPU_TRAP_CODE_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_FIRST_TM_COMMANDr */
        /* reg            IHB_DBG_FIRST_TM_COMMANDr */
        /* block size       */ 10,
        /* reset values     */ IHB_DBG_FIRST_TM_COMMANDr_reset_val,
        /* mask             */ IHB_DBG_FIRST_TM_COMMANDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Ar */
        /* reg            IHB_DBG_LAST_KEY_Ar */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Ar_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_A_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Ar */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_A_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_A_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Br */
        /* reg            IHB_DBG_LAST_KEY_Br */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Br_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_B_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Br */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_B_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_B_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Cr */
        /* reg            IHB_DBG_LAST_KEY_Cr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Cr_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_C_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Cr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_C_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_C_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Dr */
        /* reg            IHB_DBG_LAST_KEY_Dr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Dr_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_D_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Dr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_D_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_D_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IHB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 19,
        /* reset values     */ IHB_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IHB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 19,
        /* reset values     */ IHB_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INFO_DATAr */
        /* reg            IHB_INFO_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHB_INFO_DATAr_reset_val,
        /* mask             */ IHB_INFO_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INFO_REPLY_DATAr */
        /* reg            IHB_INFO_REPLY_DATAr */
        /* block size       */ 9,
        /* reset values     */ IHB_INFO_REPLY_DATAr_reset_val,
        /* mask             */ IHB_INFO_REPLY_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_KEY_D_XOR_MASKSr */
        /* reg            IHB_KEY_D_XOR_MASKSr */
        /* block size       */ 10,
        /* reset values     */ IHB_KEY_D_XOR_MASKSr_reset_val,
        /* mask             */ IHB_KEY_D_XOR_MASKSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_LOOKUP_REPLY_DATAr */
        /* reg            IHB_LOOKUP_REPLY_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHB_LOOKUP_REPLY_DATAr_reset_val,
        /* mask             */ IHB_LOOKUP_REPLY_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_LOOKUP_REPLY_DATA_BCM88660_A0r */
        /* reg            IHB_LOOKUP_REPLY_DATAr */
        /* block size       */ 10,
        /* reset values     */ IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_reset_val,
        /* mask             */ IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* reg            IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_DROP_BITMAPr_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_DROP_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r */
        /* reg            IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* reg            IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_PEER_BITMAPr_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_PEER_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r */
        /* reg            IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_OAM_DEFAULT_COUNTERSr */
        /* reg            IHB_OAM_DEFAULT_COUNTERSr */
        /* block size       */ 3,
        /* reset values     */ IHB_OAM_DEFAULT_COUNTERSr_reset_val,
        /* mask             */ IHB_OAM_DEFAULT_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_INITIATEr */
        /* reg            IHB_PAR_ERR_INITIATEr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_INITIATEr_reset_val,
        /* mask             */ IHB_PAR_ERR_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_MEM_MASKr */
        /* reg            IHB_PAR_ERR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_MEM_MASKr_reset_val,
        /* mask             */ IHB_PAR_ERR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_MEM_MASK_BCM88660_A0r */
        /* reg            IHB_PAR_ERR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_reset_val,
        /* mask             */ IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PPH_FHEI_IVE_SIZEr */
        /* reg            IHB_PPH_FHEI_IVE_SIZEr */
        /* block size       */ 4,
        /* reset values     */ IHB_PPH_FHEI_IVE_SIZEr_reset_val,
        /* mask             */ IHB_PPH_FHEI_IVE_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_00AAr */
        /* reg            IHB_REG_00AAr */
        /* block size       */ 5,
        /* reset values     */ IHB_REG_00AAr_reset_val,
        /* mask             */ IHB_REG_00AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_00E1r */
        /* reg            IHB_REG_00E1r */
        /* block size       */ 8,
        /* reset values     */ IHB_REG_00E1r_reset_val,
        /* mask             */ IHB_REG_00E1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TCAM_QUERY_FAILUREr */
        /* reg            IHB_TCAM_QUERY_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHB_TCAM_QUERY_FAILUREr_reset_val,
        /* mask             */ IHB_TCAM_QUERY_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TOD_LAST_VALUEr */
        /* reg            IHB_TOD_LAST_VALUEr */
        /* block size       */ 4,
        /* reset values     */ IHB_TOD_LAST_VALUEr_reset_val,
        /* mask             */ IHB_TOD_LAST_VALUEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TX_APP_PREFIXr */
        /* reg            IHB_TX_APP_PREFIXr */
        /* block size       */ 8,
        /* reset values     */ IHB_TX_APP_PREFIXr_reset_val,
        /* mask             */ IHB_TX_APP_PREFIXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_GENERAL_TRAPr */
        /* reg            IHP_GENERAL_TRAPr */
        /* block size       */ 5,
        /* reset values     */ IHP_GENERAL_TRAPr_reset_val,
        /* mask             */ IHP_GENERAL_TRAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IHP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IHP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INITIATE_PAR_ERRr */
        /* reg            IHP_INITIATE_PAR_ERRr */
        /* block size       */ 5,
        /* reset values     */ IHP_INITIATE_PAR_ERRr_reset_val,
        /* mask             */ IHP_INITIATE_PAR_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_0r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_0r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_0r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_1r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_1r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_1r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_L_4_PORT_RANGES_2_TC_TABLEr */
        /* reg            IHP_L_4_PORT_RANGES_2_TC_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_L_4_PORT_RANGES_2_TC_TABLEr_reset_val,
        /* mask             */ IHP_L_4_PORT_RANGES_2_TC_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_AGE_AGING_MODEr */
        /* reg            IHP_MACT_AGE_AGING_MODEr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_AGE_AGING_MODEr_reset_val,
        /* mask             */ IHP_MACT_AGE_AGING_MODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* reg            IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val,
        /* mask             */ IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_CPU_REQUEST_REQUESTr */
        /* reg            IHP_MACT_CPU_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_CPU_REQUEST_REQUESTr_reset_val,
        /* mask             */ IHP_MACT_CPU_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_KEYr */
        /* reg            IHP_MACT_DIAGNOSTICS_KEYr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_KEYr_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_KEYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r */
        /* reg            IHP_MACT_DIAGNOSTICS_KEYr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* reg            IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_READ_RESULTr_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_READ_RESULTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r */
        /* reg            IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_EVENTr */
        /* reg            IHP_MACT_EVENTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_EVENTr_reset_val,
        /* mask             */ IHP_MACT_EVENTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_LEL_ERR_DATAr */
        /* reg            IHP_MACT_LEL_ERR_DATAr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_LEL_ERR_DATAr_reset_val,
        /* mask             */ IHP_MACT_LEL_ERR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* reg            IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_MANAGEMENT_UNIT_FAILUREr_reset_val,
        /* mask             */ IHP_MACT_MANAGEMENT_UNIT_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r */
        /* reg            IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_OLP_REQUEST_REQUESTr */
        /* reg            IHP_MACT_OLP_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_OLP_REQUEST_REQUESTr_reset_val,
        /* mask             */ IHP_MACT_OLP_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_REPLYr */
        /* reg            IHP_MACT_REPLYr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_REPLYr_reset_val,
        /* mask             */ IHP_MACT_REPLYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* reg            IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r */
        /* reg            IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MY_B_MAC_LSB_BITMAPr */
        /* reg            IHP_MY_B_MAC_LSB_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MY_B_MAC_LSB_BITMAPr_reset_val,
        /* mask             */ IHP_MY_B_MAC_LSB_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r */
        /* reg            IHP_MY_B_MAC_LSB_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_PCP_DECODING_TABLEr */
        /* reg            IHP_PCP_DECODING_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_PCP_DECODING_TABLEr_reset_val,
        /* mask             */ IHP_PCP_DECODING_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_00A0r */
        /* reg            IHP_REG_00A0r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_00A0r_reset_val,
        /* mask             */ IHP_REG_00A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_00E1r */
        /* reg            IHP_REG_00E1r */
        /* block size       */ 8,
        /* reset values     */ IHP_REG_00E1r_reset_val,
        /* mask             */ IHP_REG_00E1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_01D4r */
        /* reg            IHP_REG_01D4r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_01D4r_reset_val,
        /* mask             */ IHP_REG_01D4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_01D5r */
        /* reg            IHP_REG_01D5r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_01D5r_reset_val,
        /* mask             */ IHP_REG_01D5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* reg            IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* block size       */ 3,
        /* reset values     */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_reset_val,
        /* mask             */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r */
        /* reg            IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* block size       */ 3,
        /* reset values     */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_reset_val,
        /* mask             */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VSI_PROFILE_TO_VSI_TABLEr */
        /* reg            IHP_VSI_PROFILE_TO_VSI_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_VSI_PROFILE_TO_VSI_TABLEr_reset_val,
        /* mask             */ IHP_VSI_PROFILE_TO_VSI_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* reg            IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* block size       */ 4,
        /* reset values     */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_reset_val,
        /* mask             */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r */
        /* reg            IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* block size       */ 4,
        /* reset values     */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_reset_val,
        /* mask             */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IPT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 17,
        /* reset values     */ IPT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IPT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 17,
        /* reset values     */ IPT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IQM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IQM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_WR_MASKr */
        /* reg            IQM_INDIRECT_WR_MASKr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IQM_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IRE_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IRE_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_WR_MASKr */
        /* reg            IRE_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IRE_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGI_PKT_DATAr */
        /* reg            IRE_REGI_PKT_DATAr */
        /* block size       */ 8,
        /* reset values     */ IRE_REGI_PKT_DATAr_reset_val,
        /* mask             */ IRE_REGI_PKT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_SET_FTMH_VERSIONr */
        /* reg            IRE_SET_FTMH_VERSIONr */
        /* block size       */ 6,
        /* reset values     */ IRE_SET_FTMH_VERSIONr_reset_val,
        /* mask             */ IRE_SET_FTMH_VERSIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TAG_SWAP_ENABLEr */
        /* reg            IRE_TAG_SWAP_ENABLEr */
        /* block size       */ 8,
        /* reset values     */ IRE_TAG_SWAP_ENABLEr_reset_val,
        /* mask             */ IRE_TAG_SWAP_ENABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_CONTEXT_MAPr */
        /* reg            IRE_TDM_CONTEXT_MAPr */
        /* block size       */ 6,
        /* reset values     */ IRE_TDM_CONTEXT_MAPr_reset_val,
        /* mask             */ IRE_TDM_CONTEXT_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_MODE_MAPr */
        /* reg            IRE_TDM_MODE_MAPr */
        /* block size       */ 6,
        /* reset values     */ IRE_TDM_MODE_MAPr_reset_val,
        /* mask             */ IRE_TDM_MODE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IRR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IRR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_WR_MASKr */
        /* reg            IRR_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IRR_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_MULTICAST_FIFO_THRESHOLDr */
        /* reg            IRR_MULTICAST_FIFO_THRESHOLDr */
        /* block size       */ 3,
        /* reset values     */ IRR_MULTICAST_FIFO_THRESHOLDr_reset_val,
        /* mask             */ IRR_MULTICAST_FIFO_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_PORT_IS_OUTBOUND_MIRRORr */
        /* reg            IRR_PORT_IS_OUTBOUND_MIRRORr */
        /* block size       */ 6,
        /* reset values     */ IRR_PORT_IS_OUTBOUND_MIRRORr_reset_val,
        /* mask             */ IRR_PORT_IS_OUTBOUND_MIRRORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0202r */
        /* reg            IRR_REG_0202r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0202r_reset_val,
        /* mask             */ IRR_REG_0202r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0209r */
        /* reg            IRR_REG_0209r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0209r_reset_val,
        /* mask             */ IRR_REG_0209r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0210r */
        /* reg            IRR_REG_0210r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0210r_reset_val,
        /* mask             */ IRR_REG_0210r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_RD_DATAr */
        /* reg            MMU_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 16,
        /* reset values     */ MMU_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_WR_DATAr */
        /* reg            MMU_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 16,
        /* reset values     */ MMU_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_BIST_EVENTS_GENERATORr */
        /* reg            NBI_BIST_EVENTS_GENERATORr */
        /* block size       */ 4,
        /* reset values     */ NBI_BIST_EVENTS_GENERATORr_reset_val,
        /* mask             */ NBI_BIST_EVENTS_GENERATORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* reg            NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBI_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        /* reg            NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_RX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBI_FC_PFC_RX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* reg            NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBI_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        /* reg            NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_TX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBI_FC_PFC_TX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        /* reg            NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        /* block size       */ 3,
        /* reset values     */ NBI_HRF_RX_CONTROLLER_CONFIG_1r_reset_val,
        /* mask             */ NBI_HRF_RX_CONTROLLER_CONFIG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INDIRECT_COMMAND_RD_DATAr */
        /* reg            NBI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBI_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ NBI_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INDIRECT_COMMAND_WR_DATAr */
        /* reg            NBI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBI_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ NBI_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INITIATE_PARITY_ERRORSr */
        /* reg            NBI_INITIATE_PARITY_ERRORSr */
        /* block size       */ 3,
        /* reset values     */ NBI_INITIATE_PARITY_ERRORSr_reset_val,
        /* mask             */ NBI_INITIATE_PARITY_ERRORSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_LAST_RECEIVED_DATAr */
        /* reg            NBI_LAST_RECEIVED_DATAr */
        /* block size       */ 16,
        /* reset values     */ NBI_LAST_RECEIVED_DATAr_reset_val,
        /* mask             */ NBI_LAST_RECEIVED_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_LAST_SENT_DATAr */
        /* reg            NBI_LAST_SENT_DATAr */
        /* block size       */ 16,
        /* reset values     */ NBI_LAST_SENT_DATAr_reset_val,
        /* mask             */ NBI_LAST_SENT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        /* reg            NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBI_PARITY_ERR_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBI_PARITY_ERR_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        /* reg            NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        /* block size       */ 4,
        /* reset values     */ NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_reset_val,
        /* mask             */ NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_CC_PACKETr */
        /* reg            OAMP_BFD_CC_PACKETr */
        /* block size       */ 6,
        /* reset values     */ OAMP_BFD_CC_PACKETr_reset_val,
        /* mask             */ OAMP_BFD_CC_PACKETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_CV_PACKETr */
        /* reg            OAMP_BFD_CV_PACKETr */
        /* block size       */ 6,
        /* reset values     */ OAMP_BFD_CV_PACKETr_reset_val,
        /* mask             */ OAMP_BFD_CV_PACKETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_DIAG_PROFILEr */
        /* reg            OAMP_BFD_DIAG_PROFILEr */
        /* block size       */ 3,
        /* reset values     */ OAMP_BFD_DIAG_PROFILEr_reset_val,
        /* mask             */ OAMP_BFD_DIAG_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* reg            OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* block size       */ 8,
        /* reset values     */ OAMP_BFD_REQ_INTERVAL_POINTERr_reset_val,
        /* mask             */ OAMP_BFD_REQ_INTERVAL_POINTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r */
        /* reg            OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* block size       */ 8,
        /* reset values     */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_TX_RATEr */
        /* reg            OAMP_BFD_TX_RATEr */
        /* block size       */ 4,
        /* reset values     */ OAMP_BFD_TX_RATEr_reset_val,
        /* mask             */ OAMP_BFD_TX_RATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_TX_RATE_BCM88660_A0r */
        /* reg            OAMP_BFD_TX_RATEr */
        /* block size       */ 4,
        /* reset values     */ OAMP_BFD_TX_RATE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_BFD_TX_RATE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CPUPORTr */
        /* reg            OAMP_CPUPORTr */
        /* block size       */ 10,
        /* reset values     */ OAMP_CPUPORTr_reset_val,
        /* mask             */ OAMP_CPUPORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CPUPORT_BCM88660_A0r */
        /* reg            OAMP_CPUPORTr */
        /* block size       */ 14,
        /* reset values     */ OAMP_CPUPORT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_CPUPORT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ETH_1731_MEP_PROFILEr */
        /* reg            OAMP_ETH_1731_MEP_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_ETH_1731_MEP_PROFILEr_reset_val,
        /* mask             */ OAMP_ETH_1731_MEP_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_1r */
        /* reg            OAMP_ICC_MAP_REG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_ICC_MAP_REG_1r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_2r */
        /* reg            OAMP_ICC_MAP_REG_2r */
        /* block size       */ 8,
        /* reset values     */ OAMP_ICC_MAP_REG_2r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_1_BCM88660_A0r */
        /* reg            OAMP_ICC_MAP_REG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_ICC_MAP_REG_1_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_1_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_2_BCM88660_A0r */
        /* reg            OAMP_ICC_MAP_REG_2r */
        /* block size       */ 8,
        /* reset values     */ OAMP_ICC_MAP_REG_2_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_2_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_WR_MASKr */
        /* reg            OAMP_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ OAMP_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_WR_MASK_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_WR_MASKr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_WR_MASK_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_WR_MASK_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r */
        /* reg            OAMP_INTERRUPT_MESSAGEr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_SRC_ADDR_SELECTr */
        /* reg            OAMP_IPV4_SRC_ADDR_SELECTr */
        /* block size       */ 16,
        /* reset values     */ OAMP_IPV4_SRC_ADDR_SELECTr_reset_val,
        /* mask             */ OAMP_IPV4_SRC_ADDR_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r */
        /* reg            OAMP_IPV4_SRC_ADDR_SELECTr */
        /* block size       */ 16,
        /* reset values     */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_TOS_TTL_SELECTr */
        /* reg            OAMP_IPV4_TOS_TTL_SELECTr */
        /* block size       */ 8,
        /* reset values     */ OAMP_IPV4_TOS_TTL_SELECTr_reset_val,
        /* mask             */ OAMP_IPV4_TOS_TTL_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r */
        /* reg            OAMP_IPV4_TOS_TTL_SELECTr */
        /* block size       */ 8,
        /* reset values     */ OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_LMM_DA_OUIr */
        /* reg            OAMP_LMM_DA_OUIr */
        /* block size       */ 6,
        /* reset values     */ OAMP_LMM_DA_OUIr_reset_val,
        /* mask             */ OAMP_LMM_DA_OUIr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_MPLS_PWE_PROFILEr */
        /* reg            OAMP_MPLS_PWE_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_MPLS_PWE_PROFILEr_reset_val,
        /* mask             */ OAMP_MPLS_PWE_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_MPLS_PWE_PROFILE_BCM88660_A0r */
        /* reg            OAMP_MPLS_PWE_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_NIBBLE_SELECT_FOR_PEr */
        /* reg            OAMP_NIBBLE_SELECT_FOR_PEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_NIBBLE_SELECT_FOR_PEr_reset_val,
        /* mask             */ OAMP_NIBBLE_SELECT_FOR_PEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_OAM_TS_OFFSET_PROFILEr */
        /* reg            OAMP_OAM_TS_OFFSET_PROFILEr */
        /* block size       */ 16,
        /* reset values     */ OAMP_OAM_TS_OFFSET_PROFILEr_reset_val,
        /* mask             */ OAMP_OAM_TS_OFFSET_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FEM_CFG_1r */
        /* reg            OAMP_PE_FEM_CFG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_PE_FEM_CFG_1r_reset_val,
        /* mask             */ OAMP_PE_FEM_CFG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FIRST_INSTr */
        /* reg            OAMP_PE_FIRST_INSTr */
        /* block size       */ 11,
        /* reset values     */ OAMP_PE_FIRST_INSTr_reset_val,
        /* mask             */ OAMP_PE_FIRST_INSTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PROTECTION_PACKET_HEADERr */
        /* reg            OAMP_PROTECTION_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_PROTECTION_PACKET_HEADERr_reset_val,
        /* mask             */ OAMP_PROTECTION_PACKET_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r */
        /* reg            OAMP_PROTECTION_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_DM_PDU_HEADERr */
        /* reg            OAMP_RFC_6374_DM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_DM_PDU_HEADERr_reset_val,
        /* mask             */ OAMP_RFC_6374_DM_PDU_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_LM_PDU_HEADERr */
        /* reg            OAMP_RFC_6374_LM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_LM_PDU_HEADERr_reset_val,
        /* mask             */ OAMP_RFC_6374_LM_PDU_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_CTRLr */
        /* reg            OAMP_TST_LBM_CTRLr */
        /* block size       */ 3,
        /* reset values     */ OAMP_TST_LBM_CTRLr_reset_val,
        /* mask             */ OAMP_TST_LBM_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_PACKET_HEADERr */
        /* reg            OAMP_TST_LBM_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_TST_LBM_PACKET_HEADERr_reset_val,
        /* mask             */ OAMP_TST_LBM_PACKET_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_STATUSr */
        /* reg            OAMP_TST_LBM_STATUSr */
        /* block size       */ 3,
        /* reset values     */ OAMP_TST_LBM_STATUSr_reset_val,
        /* mask             */ OAMP_TST_LBM_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_READ_DATA_0r */
        /* reg            OCB_INDIRECT_READ_DATA_0r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_READ_DATA_0r_reset_val,
        /* mask             */ OCB_INDIRECT_READ_DATA_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_READ_DATA_1r */
        /* reg            OCB_INDIRECT_READ_DATA_1r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_READ_DATA_1r_reset_val,
        /* mask             */ OCB_INDIRECT_READ_DATA_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_WRITE_DATA_0r */
        /* reg            OCB_INDIRECT_WRITE_DATA_0r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_WRITE_DATA_0r_reset_val,
        /* mask             */ OCB_INDIRECT_WRITE_DATA_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_WRITE_DATA_1r */
        /* reg            OCB_INDIRECT_WRITE_DATA_1r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_WRITE_DATA_1r_reset_val,
        /* mask             */ OCB_INDIRECT_WRITE_DATA_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0056r */
        /* reg            OCCG_REG_0056r */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_0056r_reset_val,
        /* mask             */ OCCG_REG_0056r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0063r */
        /* reg            OCCG_REG_0063r */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_0063r_reset_val,
        /* mask             */ OCCG_REG_0063r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005Ar */
        /* reg            OCCG_REG_005Ar */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_005Ar_reset_val,
        /* mask             */ OCCG_REG_005Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005Fr */
        /* reg            OCCG_REG_005Fr */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_005Fr_reset_val,
        /* mask             */ OCCG_REG_005Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006Br */
        /* reg            OCCG_REG_006Br */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_006Br_reset_val,
        /* mask             */ OCCG_REG_006Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006Fr */
        /* reg            OCCG_REG_006Fr */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_006Fr_reset_val,
        /* mask             */ OCCG_REG_006Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_TEST_MODE_CMD_RESULT_REGr */
        /* reg            OCCG_TEST_MODE_CMD_RESULT_REGr */
        /* block size       */ 4,
        /* reset values     */ OCCG_TEST_MODE_CMD_RESULT_REGr_reset_val,
        /* mask             */ OCCG_TEST_MODE_CMD_RESULT_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_DSP_HEADERr */
        /* reg            OLP_DSP_HEADERr */
        /* block size       */ 8,
        /* reset values     */ OLP_DSP_HEADERr_reset_val,
        /* mask             */ OLP_DSP_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OLP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OLP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_WR_MASKr */
        /* reg            OLP_INDIRECT_WR_MASKr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ OLP_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ACL_VECTORr */
        /* reg            RTP_ACL_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_ACL_VECTORr_reset_val,
        /* mask             */ RTP_ACL_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        /* reg            RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        /* block size       */ 4,
        /* reset values     */ RTP_ALLOWED_LINKS_REGISTER_PRIMr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_REGISTER_PRIMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        /* reg            RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        /* block size       */ 4,
        /* reset values     */ RTP_ALLOWED_LINKS_REGISTER_SCNDr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_REGISTER_SCNDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            RTP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            RTP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            RTP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        /* reg            RTP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_BUNDLE_BITMAPr */
        /* reg            RTP_LINK_BUNDLE_BITMAPr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_BUNDLE_BITMAPr_reset_val,
        /* mask             */ RTP_LINK_BUNDLE_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r */
        /* reg            RTP_LINK_BUNDLE_BITMAPr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_reset_val,
        /* mask             */ RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_INTEGRITY_VECTORr */
        /* reg            RTP_LINK_INTEGRITY_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_INTEGRITY_VECTORr_reset_val,
        /* mask             */ RTP_LINK_INTEGRITY_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_STATE_VECTORr */
        /* reg            RTP_LINK_STATE_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_STATE_VECTORr_reset_val,
        /* mask             */ RTP_LINK_STATE_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        /* reg            RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_MULICAST_ALLOWED_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_MULICAST_ALLOWED_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        /* reg            RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        /* reg            RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

    {0} /* Extra empty entry for compiler */

}; /* soc_reg_above_64_list array */

