CAPI=1
[main]
name = optimsoc:examples:compute_tile_nexys4ddr
description = "Xilinx/Digilent Nexys4 DDR board with compute tile"
depend =
  wallento:boards:nexys4ddr
  wallento:svchannels:nasti
  wallento:svchannels:wishbone
  wallento:wb2axi:wb2axi
  optimsoc:tile:compute_tile_dm
  optimsoc:debug:debug_interface
  opensocdebug:interconnect:debug_ring
  glip:backend:uart
  optimsoc:base:config

simulators = xsim

[fileset rtl_files]
file_type = systemVerilogSource
usage = sim synth
files =
  rtl/verilog/compute_tile_dm_nexys4.sv

[fileset testbench]
file_type = systemVerilogSource
usage = sim
files =
  tbench/verilog/tb_compute_tile_nexys4ddr.sv

[xsim]
top_module = tb_compute_tile_nexys4ddr
part = xc7a100tcsg324-1

[parameter NUM_CORES]
datatype = int
paramtype = vlogparam
scope = public
