// Seed: 60940795
module module_0 (
    output tri id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4
    , id_11,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9
);
  assign id_2 = -(id_4 - 1);
  logic [1 : -1] id_12;
  ;
  wire id_13;
  assign module_1.id_1 = 0;
  always @(id_13 or posedge -1) begin : LABEL_0
    if (1) #1;
    else id_11 <= -1'b0;
  end
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    input wire id_8
);
  parameter id_10 = 1;
  assign id_0 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_8,
      id_6,
      id_7,
      id_5,
      id_5,
      id_0,
      id_5
  );
endmodule
