Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
chipscope_axi_monitor_0 has been added to the project
Assigned Driver axipmon 3.01.a for instance axi_perf_mon_0
axi_perf_mon_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_perf_mon_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x75c00000-0x75c0ffff) axi_perf_mon_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_perf_mon_0
Assigned Driver bram 3.03.a for instance axi_bram_ctrl_1
axi_bram_ctrl_1 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_1, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_1, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x75c00000-0x75c0ffff) axi_perf_mon_0	axi4lite_0
  (0xb5c10000-0xb5c1ffff) axi_bram_ctrl_1	axi_interconnect_1
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port M_AXI_GP1_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Set master to processing_system7_0.M_AXI_GP1
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP1 bus interface in processing_system7_0
INFO:EDK - Create new bram_block IP instance axi_bram_ctrl_1_bram_block_1
INFO:EDK - Connect axi_bram_ctrl_1 bus interface BRAM_PORTA to axi_bram_ctrl_1_bram_block_1 bus interface PORTA
INFO:EDK - Connect axi_bram_ctrl_1 bus interface BRAM_PORTB to axi_bram_ctrl_1_bram_block_1 bus interface PORTB
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_bram_ctrl_1
bram_block_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
axi_bram_ctrl_1_bram_block_1 has been deleted from the project
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
axi_bram_ctrl_1 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
bram_block_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block - Pre-Production version not verified on hardware for architecture 'zynq' - F:\Project_Files\gradFinalProjCPRE583\_xps_tempmhsfilename.mhs line 30 
Writing filter settings....
Done writing filter settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.filters
Done writing Tab View settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.gui
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x75c00000-0x75c0ffff) axi_perf_mon_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: axi_perf_mon, INSTANCE: axi_perf_mon_0, PORT: CORE_ACLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 0 slave(s) 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_1 - must have atleast 1 slave assigned - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 196 
axi_perf_mon_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
Assigned Driver generic 1.00.a for instance glue_0
glue_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
WARNING:EDK:2137 - Peripheral glue_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: glue_0
chipscope_icon_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 

Running DRCs...

Overriding IP level properties ...
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
WARNING:EDK:4058 - INSTANCE: processing_system7_0, BUS_INTERFACE: M_AXI_GP1 -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 0 slave(s) 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_1 - must have atleast 1 slave assigned - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 196 
axi_interconnect_1 has been deleted from the project

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x20000 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Done!

********************************************************************************
At Local date and time: Mon Nov 04 20:37:16 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 198 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x41240000-0x4125ffff) axi_bram_ctrl_0	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x20000 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 181 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 198 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 - elaborating IP
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 181 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_axi_monitor_0 ...
ChipScope Core Generator command: coregen.exe   -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wra
pper\coregen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_axi_monitor_0 root...
Gathering HDL files for chipscope_axi_monitor_0 root...
Creating XST project for chipscope_axi_monitor_0...
Creating XST script file for chipscope_axi_monitor_0...
Creating XST instantiation file for chipscope_axi_monitor_0...
Running XST for chipscope_axi_monitor_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_axi_monitor_0...
Skipping Verilog instantiation template for chipscope_axi_monitor_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_axi_monitor_0.xco
XMDF file found: chipscope_axi_monitor_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" device information matches project
device.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0
   _wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_axi_monitor_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 198 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper\co
regen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_bram_ctrl_0_bram_block -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line
46 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi4lite_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 57 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_4bits - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gpio_sw - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 79 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 181 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:glue_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 189 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:chipscope_icon_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/axi4lite_0_wrapper/system_
axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_axi_monitor_0_wrapper INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 181 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd ..
system_chipscope_axi_monitor_0_wrapper.ngc
../system_chipscope_axi_monitor_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/system_chipscope_axi_monitor_0_wrapper.ngc" ...
Loading design module
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ngc"...
Applying constraints in
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ncf" to module "chipscope_axi_monitor_0/U_ILA"...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_axi_monitor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_chipscope_axi_monitor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd ..
system_chipscope_icon_0_wrapper.ngc ../system_chipscope_icon_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/s
ystem_chipscope_icon_0_wrapper.ngc" ...
Loading design module
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper/c
hipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 918.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile
s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory F:/Project_Files/gradFinalProjCPRE583/implementation 

Using Flow File: F:/Project_Files/gradFinalProjCPRE583/implementation/fpga.flw 
Using Option File(s): 
 F:/Project_Files/gradFinalProjCPRE583/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.e
xe -p xc7z020clg484-1 -nt timestamp -bm system.bmm
F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" ...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_axi_monit
or_0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi_bram_ctrl_0_wra
pper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_leds_4bits_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_gpio_sw_wrapper.ngc
"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_glue_0_wrapper.ngc"
...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi_bram_ctrl_0_bra
m_block_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ngc"...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(5)]'
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 148

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 38 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e68bb1f8) REAL time: 1 mins 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e68bb1f8) REAL time: 1 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4a373a7d) REAL time: 1 mins 2 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3b644a67) REAL time: 1 mins 9 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3b644a67) REAL time: 1 mins 9 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3b644a67) REAL time: 1 mins 9 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3b644a67) REAL time: 1 mins 9 secs 

Phase 8.8  Global Placement
........................................
...................
.................................................................................................................................................
............................................................................................................................
...............................................................................................................
Phase 8.8  Global Placement (Checksum:2eb9c5b7) REAL time: 2 mins 6 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:2eb9c5b7) REAL time: 2 mins 7 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:fe582bc5) REAL time: 2 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:fe582bc5) REAL time: 2 mins 16 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:fe582bc5) REAL time: 2 mins 16 secs 

Total REAL time to Placer completion: 2 mins 17 secs 
Total CPU  time to Placer completion: 1 mins 57 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  135
Slice Logic Utilization:
  Number of Slice Registers:                 3,285 out of 106,400    3
    Number used as Flip Flops:               3,284
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,554 out of  53,200    4
    Number used as logic:                    2,065 out of  53,200    3
      Number using O6 output only:           1,713
      Number using O5 output only:              56
      Number using O5 and O6:                  296
      Number used as ROM:                        0
    Number used as Memory:                     415 out of  17,400    2
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           415
        Number using O6 output only:           209
        Number using O5 output only:             2
        Number using O5 and O6:                204
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     53
      Number with same-slice carry load:        17
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 1,673 out of  13,300   12
  Number of LUT Flip Flop pairs used:        4,357
    Number with an unused Flip Flop:         1,331 out of   4,357   30
    Number with an unused LUT:               1,803 out of   4,357   41
    Number of fully used LUT-FF pairs:       1,223 out of   4,357   28
    Number of unique control sets:             149
    Number of slice register sites lost
      to control set restrictions:             544 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         5 out of     200    2
    Number of LOCed IOBs:                        5 out of       5  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 39 out of     140   27
    Number using RAMB36E1 only:                 39
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        4 out of     200    2
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  658 MB
Total REAL time to MAP completion:  2 mins 24 secs 
Total CPU time to MAP completion:   2 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of External IOB33s                 5 out of 200     2
      Number of LOCed IOB33s                 5 out of 5     100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       4 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB36E1s                      39 out of 140    27
   Number of Slices                       1673 out of 13300  12
   Number of Slice Registers              3285 out of 106400  3
      Number used as Flip Flops           3284
      Number used as Latches                 1
      Number used as LatchThrus              0

   Number of Slice LUTS                   2554 out of 53200   4
   Number of Slice LUT-Flip Flop pairs    4263 out of 53200   8


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET0_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET1_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<63> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<62> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<61> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<60> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<59> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<58> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<57> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<56> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<55> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<54> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<53> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<52> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<51> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<50> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<49> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<48> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<47> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<46> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<45> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<44> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<43> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<42> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<41> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<40> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<39> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<38> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<37> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<36> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<35> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<34> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<33> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<32> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/PJTAG_TD_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<12> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<66> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<13> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<69> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<68> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<67> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<64> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<59> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<55> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<62> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<58> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<63> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<57> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<65> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<7> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<6> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<5> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<4> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<11> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<2> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<9> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<8> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<10> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[11]_AXI_ARID[11]_mux_97_OUT<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<5> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<4> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<7> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<6> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<3> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<2> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<1> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<0> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<9> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<8> has no load.  PAR will not attempt
   to route this signal.
Starting Router


Phase  1  : 26801 unrouted;      REAL time: 42 secs 

Phase  2  : 19634 unrouted;      REAL time: 43 secs 

Phase  3  : 4964 unrouted;      REAL time: 58 secs 

Phase  4  : 4964 unrouted; (Setup:0, Hold:61027, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:57949, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:57949, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:57949, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:57949, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 
Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk |BUFGCTRL_X0Y31| No   | 1079 |  0.428     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> | BUFGCTRL_X0Y0| No   |  153 |  0.370     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  0.944      |
+---------------------+--------------+------+------+------------+-------------+
|            net_gnd0 |         Local|      | 1646 | 16.151     | 19.964      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.742      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     2.301ns|    17.699ns|       0|           0
  0" 50 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     5.910ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | MAXDELAY    |         N/A|     4.665ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.096ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 128 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 57 secs 

Peak Memory Usage:  615 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 130
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 120999 paths, 0 nets, and 17384 connections

Design statistics:
   Minimum period:  17.699ns (Maximum frequency:  56.500MHz)


Analysis completed Mon Nov 04 20:59:00 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Nov 04 20:59:29 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET0_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET1_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<63>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<62>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<61>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<60>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<59>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<58>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<57>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<56>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<55>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<54>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<53>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<52>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<51>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<50>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<49>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<48>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<47>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<46>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<45>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<44>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<43>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<42>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<41>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<40>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<39>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<38>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<37>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<36>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<35>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<34>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<33>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<32>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<19>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<7>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<6>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/PJTAG_TD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<12>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<66>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<13>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<69>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<68>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<67>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<64>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<59>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<55>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<62>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<58>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<63>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<57>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<65>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<7>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<6>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<5>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<4>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<11>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<3>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<2>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_
   inst/reset_rstpot> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<9>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<8>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<10>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_arid_pipe[
   11]_AXI_ARID[11]_mux_97_OUT<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<5>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<4>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<7>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<6>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<3>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<2>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<1>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<11
   >> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<10
   >> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<0>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<9>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_ld<8>
   > is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 129 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Trying to terminate Process...
Done!
axi_bram_ctrl_0 has been deleted from the project
axi_bram_ctrl_0_bram_block has been deleted from the project

********************************************************************************
At Local date and time: Mon Nov 04 21:00:19 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:axi_gpio INSTANCE:leds_4bits -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:gpio_sw -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 61 - Copying cache
implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying cache
implementation netlist
IPNAME:glue INSTANCE:glue_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 171 - Copying cache implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
******************************************************************
INFO: Chipscope core parameters not changed. Not regenerating core
******************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:glue_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/axi4lite_0_wrapper/system_
axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 177.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: F:/Project_Files/gradFinalProjCPRE583/implementation/fpga.flw 
Using Option File(s): 
 F:/Project_Files/gradFinalProjCPRE583/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.e
xe -p xc7z020clg484-1 -nt timestamp -bm system.bmm
F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" ...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_axi_monit
or_0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_leds_4bits_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_gpio_sw_wrapper.ngc
"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_glue_0_wrapper.ngc"
...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ngc"...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(5)]'
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 148

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 34 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4254141f) REAL time: 56 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4254141f) REAL time: 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5311b9cc) REAL time: 57 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bb3f743e) REAL time: 1 mins 4 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bb3f743e) REAL time: 1 mins 4 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:bb3f743e) REAL time: 1 mins 4 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:bb3f743e) REAL time: 1 mins 4 secs 

Phase 8.8  Global Placement
........................................
......
...................................................................
......................................................................................................
.....................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1e7f2d89) REAL time: 1 mins 46 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1e7f2d89) REAL time: 1 mins 46 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:3524bce8) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3524bce8) REAL time: 1 mins 55 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:3524bce8) REAL time: 1 mins 55 secs 

Total REAL time to Placer completion: 1 mins 56 secs 
Total CPU  time to Placer completion: 1 mins 37 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  119
Slice Logic Utilization:
  Number of Slice Registers:                 2,859 out of 106,400    2
    Number used as Flip Flops:               2,858
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,255 out of  53,200    4
    Number used as logic:                    1,615 out of  53,200    3
      Number using O6 output only:           1,335
      Number using O5 output only:              55
      Number using O5 and O6:                  225
      Number used as ROM:                        0
    Number used as Memory:                     415 out of  17,400    2
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           415
        Number using O6 output only:           209
        Number using O5 output only:             2
        Number using O5 and O6:                204
    Number used exclusively as route-thrus:    225
      Number with same-slice register load:    208
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,125 out of  13,300    8
  Number of LUT Flip Flop pairs used:        3,339
    Number with an unused Flip Flop:           889 out of   3,339   26
    Number with an unused LUT:               1,084 out of   3,339   32
    Number of fully used LUT-FF pairs:       1,366 out of   3,339   40
    Number of unique control sets:             133
    Number of slice register sites lost
      to control set restrictions:             490 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         5 out of     200    2
    Number of LOCed IOBs:                        5 out of       5  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  7 out of     140    5
    Number using RAMB36E1 only:                  7
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        4 out of     200    2
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.07

Peak Memory Usage:  650 MB
Total REAL time to MAP completion:  2 mins 1 secs 
Total CPU time to MAP completion:   1 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of External IOB33s                 5 out of 200     2
      Number of LOCed IOB33s                 5 out of 5     100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       4 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB36E1s                       7 out of 140     5
   Number of Slices                       1125 out of 13300   8
   Number of Slice Registers              2859 out of 106400  2
      Number used as Flip Flops           2858
      Number used as Latches                 1
      Number used as LatchThrus              0

   Number of Slice LUTS                   2255 out of 53200   4
   Number of Slice LUT-Flip Flop pairs    3256 out of 53200   6


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET0_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET1_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<63> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<62> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<61> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<60> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<59> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<58> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<57> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<56> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<55> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<54> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<53> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<52> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<51> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<50> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<49> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<48> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<47> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<46> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<45> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<44> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<43> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<42> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<41> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<40> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<39> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<38> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<37> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<36> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<35> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<34> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<33> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<32> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/PJTAG_TD_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<59> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<22> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<12> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<13> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<24> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<64> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<65> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<60> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<55> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<57> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<21> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<25> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<26> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<27> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<19> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<63> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<61> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<23> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<62> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<58> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 18199 unrouted;      REAL time: 39 secs 

Phase  2  : 14577 unrouted;      REAL time: 40 secs 

Phase  3  : 4600 unrouted;      REAL time: 47 secs 

Phase  4  : 4600 unrouted; (Setup:0, Hold:43402, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:39342, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:39342, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:39342, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:39342, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 
Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  733 |  0.349     |  1.975      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> | BUFGCTRL_X0Y0| No   |  151 |  0.353     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  1.175      |
+---------------------+--------------+------+------+------------+-------------+
|            net_gnd0 |         Local|      | 1646 | 16.442     | 20.101      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.239      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     7.905ns|    12.095ns|       0|           0
  0" 50 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     5.125ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | MAXDELAY    |         N/A|     4.227ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.118ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 112 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  558 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 114
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 99136 paths, 0 nets, and 12125 connections

Design statistics:
   Minimum period:  12.095ns (Maximum frequency:  82.679MHz)


Analysis completed Mon Nov 04 21:08:38 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Nov 04 21:09:14 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET0_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET1_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<63>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<62>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<61>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<60>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<59>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<58>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<57>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<56>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<55>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<54>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<53>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<52>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<51>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<50>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<49>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<48>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<47>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<46>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<45>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<44>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<43>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<42>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<41>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<40>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<39>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<38>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<37>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<36>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<35>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<34>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<33>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<32>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<19>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<7>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<6>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/PJTAG_TD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<59>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<22>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<12>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<13>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<24>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<64>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<65>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<60>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<55>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<57>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<21>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<25>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<26>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<27>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<19>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<63>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<61>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<23>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<62>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<58>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_
   inst/reset_rstpot> is incomplete. The signal does not drive any load pins in
   the design.
DRC detected 0 errors and 113 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Save project successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Done!

********************************************************************************
At Local date and time: Tue Nov 05 16:58:37 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Nov 05 17:18:29 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_i2c_v1_00_a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT
   subproperty IIC Serial Data
WARNING:EDK -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_i2c_v1_00_a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT
   subproperty IIC Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\data\coremodel\axi\data\
   tools_axi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_usb_v1_00_a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_qspi_v1_00_a\data\ps7_qspi_v2_1_0.mpd line 122 
ERROR:EDK:3883 - The bus interface 'MON_AXI' of core 'chipscope_axi_monitor' has
   the value processing_system7_0.M_AXI_GP0 - There is no instance by name
   'processing_system7_0' in the design. 
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) LEDs_4Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	ps7_axi_interconnect_0->axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0008000-0xe0008fff) ps7_can_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8005000-0xf8005fff) ps7_wdt_0	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x3fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) LEDs_4Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	ps7_axi_interconnect_0->axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0008000-0xe0008fff) ps7_can_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8005000-0xf8005fff) ps7_wdt_0	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_i2c_v1_00_a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT
   subproperty IIC Serial Data
WARNING:EDK -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\data\zynqconfig\ps7_inte
   rnals\pcores\ps7_i2c_v1_00_a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT
   subproperty IIC Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=chipscope_axi_monitor;v=v3_05_a;d=
   ds810_chipscope_axi_monitor.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing LEDs_4Bits.jpg.....
Rasterizing GPIO_SW.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing chipscope_axi_monitor_0.jpg.....
Rasterizing glue_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.filters
Done writing Tab View settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Done!
Writing filter settings....
Done writing filter settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.filters
Done writing Tab View settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.filters
Done writing Tab View settings to:
	F:\Project_Files\gradFinalProjCPRE583\etc\system.gui

********************************************************************************
At Local date and time: Tue Nov 26 09:48:25 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_gpio_sw_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_chipscope_axi_monitor_0_wrapper.ngc implementation/system_glue_0_wrapper.ngc implementation/system_chipscope_icon_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found. Port will be driven to GND - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0 - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 - S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Done!

********************************************************************************
At Local date and time: Tue Nov 26 09:49:38 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_axi_monitor_0 ...
ChipScope Core Generator command: coregen.exe   -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wra
pper\coregen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_axi_monitor_0 root...
Gathering HDL files for chipscope_axi_monitor_0 root...
Creating XST project for chipscope_axi_monitor_0...
Creating XST script file for chipscope_axi_monitor_0...
Creating XST instantiation file for chipscope_axi_monitor_0...
Running XST for chipscope_axi_monitor_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_axi_monitor_0...
Skipping Verilog instantiation template for chipscope_axi_monitor_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_axi_monitor_0.xco
XMDF file found: chipscope_axi_monitor_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" device information matches project
device.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0
   _wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_axi_monitor_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper\co
regen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Nov 26 09:57:17 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
******************************************************************
INFO: Chipscope core parameters not changed. Not regenerating core
******************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper\co
regen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Nov 26 09:59:30 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_gpio_sw_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_chipscope_axi_monitor_0_wrapper.ngc implementation/system_glue_0_wrapper.ngc implementation/system_chipscope_icon_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Nov 26 09:59:35 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_axi_monitor_0 ...
ChipScope Core Generator command: coregen.exe   -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wra
pper\coregen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_axi_monitor_0 root...
Gathering HDL files for chipscope_axi_monitor_0 root...
Creating XST project for chipscope_axi_monitor_0...
Creating XST script file for chipscope_axi_monitor_0...
Creating XST instantiation file for chipscope_axi_monitor_0...
Running XST for chipscope_axi_monitor_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_axi_monitor_0...
Skipping Verilog instantiation template for chipscope_axi_monitor_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_axi_monitor_0.xco
XMDF file found: chipscope_axi_monitor_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" device information matches project
device.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0
   _wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_axi_monitor_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper\co
regen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_4bits - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 47 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gpio_sw - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:glue_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "F:/Project_Files/gradFinalProjCPRE583/pcores/glue_v1_00_a/hdl/vhdl/user_logic.vhd" Line 534: Syntax error near "-".
ERROR:HDLCompiler:69 - "F:/Project_Files/gradFinalProjCPRE583/pcores/glue_v1_00_a/hdl/vhdl/user_logic.vhd" Line 534: <sha_init_reg> is not declared.
ERROR:HDLCompiler:854 - "F:/Project_Files/gradFinalProjCPRE583/pcores/glue_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\Project_Files\gradFinalProjCPRE583\synthesis\system_glue_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/axi4lite_0_wrapper/system_
axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_axi_monitor_0_wrapper INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd ..
system_chipscope_axi_monitor_0_wrapper.ngc
../system_chipscope_axi_monitor_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/system_chipscope_axi_monitor_0_wrapper.ngc" ...
Loading design module
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ngc"...
Applying constraints in
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ncf" to module "chipscope_axi_monitor_0/U_ILA"...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_axi_monitor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_chipscope_axi_monitor_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Nov 26 10:18:35 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Nov 26 10:19:14 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_gpio_sw_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_chipscope_axi_monitor_0_wrapper.ngc implementation/system_glue_0_wrapper.ngc implementation/system_chipscope_icon_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Nov 26 10:19:19 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Project_Files/gradFinalProjCPRE583/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319
    
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0
  (0x7aa00000-0x7aa0ffff) glue_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MON_AXI_AWREGION, CONNECTOR: axi4lite_0_S_AWREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 214 
WARNING:EDK:4180 - PORT: MON_AXI_ARREGION, CONNECTOR: axi4lite_0_S_ARREGION - No
   driver found. Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 239 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_icon_v1_06_a\data\chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352
    
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353
    
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_READ_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 94 
chipscope_axi_monitor_0 is connected to instance: processing_system7_0
Bus Name is: M_AXI_GP0 
The value of C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING is set to 8
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 8 -
   S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\
   pcores\chipscope_axi_monitor_v3_05_a\data\chipscope_axi_monitor_v2_1_0.mpd
   line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_axi_monitor_0 ...
ChipScope Core Generator command: coregen.exe   -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wra
pper\coregen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_axi_monitor_0 root...
Gathering HDL files for chipscope_axi_monitor_0 root...
Creating XST project for chipscope_axi_monitor_0...
Creating XST script file for chipscope_axi_monitor_0...
Creating XST instantiation file for chipscope_axi_monitor_0...
Running XST for chipscope_axi_monitor_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_axi_monitor_0...
Skipping Verilog instantiation template for chipscope_axi_monitor_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_axi_monitor_0.xco
XMDF file found: chipscope_axi_monitor_0_xmdf.tcl
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/tmp/_cg/chipscope_axi_monitor_0.ngc" device information matches project
device.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0
   _wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wra
pper/tmp/_cg/chipscope_axi_monitor_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_axi_monitor_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper\co
regen.log
Updating project device from '7z020' to 'xc7z020'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/tm
p/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/t
mp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_4bits - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 47 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gpio_sw - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:glue_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:chipscope_icon_0 - F:\Project_Files\gradFinalProjCPRE583\system.mhs
line 180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 39 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/axi4lite_0_wrapper/system_
axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_axi_monitor_0_wrapper INSTANCE:chipscope_axi_monitor_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 163 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd ..
system_chipscope_axi_monitor_0_wrapper.ngc
../system_chipscope_axi_monitor_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_axi_monitor_0_wr
apper/system_chipscope_axi_monitor_0_wrapper.ngc" ...
Loading design module
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ngc"...
Applying constraints in
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_axi_monitor_0_wr
apper/chipscope_axi_monitor_0.ncf" to module "chipscope_axi_monitor_0/U_ILA"...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_axi_monitor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_chipscope_axi_monitor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
F:\Project_Files\gradFinalProjCPRE583\system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.e
xe -p xc7z020clg484-1 -intstyle silent -i -sd ..
system_chipscope_icon_0_wrapper.ngc ../system_chipscope_icon_0_wrapper

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/chipscope_icon_0_wrapper/s
ystem_chipscope_icon_0_wrapper.ngc" ...
Loading design module
"F:\Project_Files\gradFinalProjCPRE583\implementation\chipscope_icon_0_wrapper/c
hipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 721.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile
s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory F:/Project_Files/gradFinalProjCPRE583/implementation 

Using Flow File: F:/Project_Files/gradFinalProjCPRE583/implementation/fpga.flw 
Using Option File(s): 
 F:/Project_Files/gradFinalProjCPRE583/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.e
xe -p xc7z020clg484-1 -nt timestamp -bm system.bmm
F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"F:/Project_Files/gradFinalProjCPRE583/implementation/system.ngc" ...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_axi_monit
or_0_wrapper.ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_leds_4bits_wrapper.
ngc"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_gpio_sw_wrapper.ngc
"...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_glue_0_wrapper.ngc"
...
Loading design module
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ngc"...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_processing_system7_
0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_axi4lite_0_wrapper.
ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0_wr
apper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [F:/Project_Files/gradFinalProjCPRE583/implementation/system_chipscope_icon_0
   _wrapper.ncf(5)]'
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 148

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 45 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7678733c) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7678733c) REAL time: 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a9c257f7) REAL time: 52 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4255f2bf) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4255f2bf) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:4255f2bf) REAL time: 58 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4255f2bf) REAL time: 58 secs 

Phase 8.8  Global Placement
........................................
...
........................................................................................................................
...........................................................................................................................................
...................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:4c43cb7d) REAL time: 1 mins 39 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4c43cb7d) REAL time: 1 mins 40 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:684afdc1) REAL time: 1 mins 45 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:684afdc1) REAL time: 1 mins 45 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:684afdc1) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 45 secs 
Total CPU  time to Placer completion: 1 mins 30 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  119
Slice Logic Utilization:
  Number of Slice Registers:                 2,671 out of 106,400    2
    Number used as Flip Flops:               2,670
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,756 out of  53,200    3
    Number used as logic:                    1,290 out of  53,200    2
      Number using O6 output only:           1,095
      Number using O5 output only:              55
      Number using O5 and O6:                  140
      Number used as ROM:                        0
    Number used as Memory:                     415 out of  17,400    2
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           415
        Number using O6 output only:           209
        Number using O5 output only:             2
        Number using O5 and O6:                204
    Number used exclusively as route-thrus:     51
      Number with same-slice register load:     34
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,255 out of  13,300    9
  Number of LUT Flip Flop pairs used:        3,453
    Number with an unused Flip Flop:           956 out of   3,453   27
    Number with an unused LUT:               1,697 out of   3,453   49
    Number of fully used LUT-FF pairs:         800 out of   3,453   23
    Number of unique control sets:             134
    Number of slice register sites lost
      to control set restrictions:             510 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         5 out of     200    2
    Number of LOCed IOBs:                        5 out of       5  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  7 out of     140    5
    Number using RAMB36E1 only:                  7
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        4 out of     200    2
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  650 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of External IOB33s                 5 out of 200     2
      Number of LOCed IOB33s                 5 out of 5     100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       4 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB36E1s                       7 out of 140     5
   Number of Slices                       1255 out of 13300   9
   Number of Slice Registers              2671 out of 106400  2
      Number used as Flip Flops           2670
      Number used as Latches                 1
      Number used as LatchThrus              0

   Number of Slice LUTS                   1756 out of 53200   3
   Number of Slice LUT-Flip Flop pairs    3338 out of 53200   6


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET0_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/ENET1_MDIO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<63> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<62> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<61> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<60> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<59> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<58> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<57> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<56> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<55> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<54> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<53> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<52> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<51> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<50> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<49> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<48> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<47> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<46> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<45> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<44> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<43> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<42> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<41> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<40> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<39> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<38> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<37> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<36> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<35> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<34> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<33> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<32> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/gpio_out_t_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C0_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SCL_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/I2C1_SDA_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/PJTAG_TD_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_CMD_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI0_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MOSI_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SCLK_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_SS_T_n has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal processing_system7_0/processing_system7_0/SPI1_MISO_T_n has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<22> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<21> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<13> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<12> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<19> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<25> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<24> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<60> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<61> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<62> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<63> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<64> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<59> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<23> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<26> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<27> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<65> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<57> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<58> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_amesg<55> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16320 unrouted;      REAL time: 34 secs 

Phase  2  : 12796 unrouted;      REAL time: 35 secs 

Phase  3  : 3015 unrouted;      REAL time: 45 secs 

Phase  4  : 3015 unrouted; (Setup:0, Hold:43712, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42174, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42174, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42174, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42174, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 
Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  739 |  0.427     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|            trol0<0> | BUFGCTRL_X0Y0| No   |  154 |  0.351     |  1.981      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0_con |              |      |      |            |             |
|           trol0<13> |         Local|      |    5 |  0.000     |  1.336      |
+---------------------+--------------+------+------+------------+-------------+
|            net_gnd0 |         Local|      | 1646 | 17.161     | 20.604      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.338      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     4.856ns|    15.144ns|       0|           0
  0" 50 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     4.689ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | MAXDELAY    |         N/A|     5.479ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.177ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 112 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  579 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 114
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

S:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 92222 paths, 0 nets, and 10309 connections

Design statistics:
   Minimum period:  15.144ns (Maximum frequency:  66.033MHz)


Analysis completed Tue Nov 26 10:36:00 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 26 secs 


xflow done!
touch __xps/system_routed
xilperl s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with
local file
<s:/eti/eda/xilinx/suite/14.7/Windows/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
s:\eti\eda\xilinx\suite\14.7\Windows\14.7\ISE_DS\ISE\;s:\eti\eda\xilinx\suite\14
.7\Windows\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue Nov 26 10:36:23 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_icon_0_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET0_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/ENET1_MDIO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<63>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<62>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<61>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<60>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<59>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<58>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<57>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<56>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<55>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<54>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<53>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<52>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<51>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<50>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<49>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<48>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<47>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<46>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<45>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<44>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<43>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<42>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<41>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<40>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<39>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<38>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<37>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<36>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<35>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<34>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<33>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<32>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<19>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<7>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<6>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/gpio_out_t_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C0_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SCL_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/I2C1_SDA_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/PJTAG_TD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO0_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_CMD_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SDIO1_DATA_T_n<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI0_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MOSI_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SCLK_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_SS_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <processing_system7_0/processing_system7_0/SPI1_MISO_T_n> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<22>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<21>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<13>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<12>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<19>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<25>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<24>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<60>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<61>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<62>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<63>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<64>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<59>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<23>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<26>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<27>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<65>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<57>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<58>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.ad
   dr_arbiter_inst/s_amesg<55>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_
   inst/reset_rstpot> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 113 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 10:52:34 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_leds_4bits_wrapper.ngc implementation/system_gpio_sw_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_chipscope_axi_monitor_0_wrapper.ngc implementation/system_glue_0_wrapper.ngc implementation/system_chipscope_icon_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
