<stg><name>final_layer_output_reconstruction</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="43" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="23" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 5242880, void @empty_8, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %num_pruned_voxels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_pruned_voxels

]]></Node>
<StgValue><ssdm name="num_pruned_voxels_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %full_cubic_output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %full_cubic_output

]]></Node>
<StgValue><ssdm name="full_cubic_output_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %pruned_dram_output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_output

]]></Node>
<StgValue><ssdm name="pruned_dram_output_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %full_cubic_output_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
entry:7 %sext_ln408 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln408"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:8 %gmem_output_addr = getelementptr i32 %gmem_output, i64 %sext_ln408

]]></Node>
<StgValue><ssdm name="gmem_output_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:9 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr, i64 5242880

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:10 %store_ln408 = store i23 0, i23 %i

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln408 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
for.inc:0 %i_10 = load i23 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc:1 %icmp_ln408 = icmp_eq  i23 %i_10, i23 5242880

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc:2 %add_ln408 = add i23 %i_10, i23 1

]]></Node>
<StgValue><ssdm name="add_ln408"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln408 = br i1 %icmp_ln408, void %for.inc.split, void %RECONSTRUCT_FULL_CUBIC

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="23" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln408 = store i23 %add_ln408, i23 %i

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln409 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln409"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln408 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5242880, i64 5242880, i64 5242880

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln408"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln408"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:3 %write_ln410 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln410"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln408 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:3 %z = alloca i32 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:4 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:5 %pruned_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="pruned_idx"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:6 %empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:7 %store_ln414 = store i32 0, i32 %pruned_idx

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:8 %store_ln0 = store i19 0, i19 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:9 %store_ln416 = store i7 0, i7 %z

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:10 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:11 %store_ln417 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:12 %store_ln418 = store i7 0, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:6 %empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:6 %empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:6 %empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:6 %empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
RECONSTRUCT_FULL_CUBIC:13 %br_ln416 = br void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
land.lhs.true:0 %indvar_flatten14_load = load i19 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
land.lhs.true:1 %pruned_idx_1 = load i32 %pruned_idx

]]></Node>
<StgValue><ssdm name="pruned_idx_1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
land.lhs.true:2 %icmp_ln416 = icmp_eq  i19 %indvar_flatten14_load, i19 262144

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
land.lhs.true:3 %add_ln416_1 = add i19 %indvar_flatten14_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:4 %br_ln416 = br i1 %icmp_ln416, void %for.inc40, void %for.end42

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:39 %icmp_ln427 = icmp_ult  i32 %pruned_idx_1, i32 %num_pruned_voxels_read

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc40:40 %br_ln427 = br i1 %icmp_ln427, void %for.inc34, void %VITIS_LOOP_429_3

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_429_3:0 %empty_87 = shl i32 %pruned_idx_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_429_3:1 %empty_88 = shl i32 %pruned_idx_1, i32 2

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_429_3:2 %pruned_addr = add i32 %empty_87, i32 %empty_88

]]></Node>
<StgValue><ssdm name="pruned_addr"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_429_3:3 %shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %pruned_addr, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="34">
<![CDATA[
VITIS_LOOP_429_3:4 %zext_ln433 = zext i34 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_429_3:5 %add_ln433 = add i64 %zext_ln433, i64 %pruned_dram_output_read

]]></Node>
<StgValue><ssdm name="add_ln433"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_429_3:6 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln433, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_429_3:7 %sext_ln433 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln433"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_429_3:8 %gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln433

]]></Node>
<StgValue><ssdm name="gmem_read_addr"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_429_3:55 %pruned_idx_2 = add i32 %pruned_idx_1, i32 1

]]></Node>
<StgValue><ssdm name="pruned_idx_2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:56 %store_ln414 = store i32 %pruned_idx_2, i32 %pruned_idx

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34:4 %store_ln416 = store i19 %add_ln416_1, i19 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc40:2 %indvar_flatten_load_1 = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_1"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc40:7 %icmp_ln417 = icmp_eq  i14 %indvar_flatten_load_1, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc34:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc34:2 %add_ln417_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln417_1"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc34:3 %select_ln417_1 = select i1 %icmp_ln417, i14 1, i14 %add_ln417_1

]]></Node>
<StgValue><ssdm name="select_ln417_1"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc34:6 %store_ln417 = store i14 %select_ln417_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc40:0 %x_load = load i7 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc40:1 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc40:3 %z_load = load i7 %z

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc40:4 %add_ln416 = add i7 %z_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc40:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc40:8 %select_ln414 = select i1 %icmp_ln417, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:9 %xor_ln414 = xor i1 %icmp_ln417, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc40:10 %icmp_ln418 = icmp_eq  i7 %x_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln418"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:11 %and_ln414 = and i1 %icmp_ln418, i1 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc40:12 %select_ln416 = select i1 %icmp_ln417, i7 %add_ln416, i7 %z_load

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc40:13 %add_ln417 = add i7 %select_ln414, i7 1

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:14 %empty_92 = or i1 %and_ln414, i1 %icmp_ln417

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc40:15 %x_mid2 = select i1 %empty_92, i7 0, i7 %x_load

]]></Node>
<StgValue><ssdm name="x_mid2"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc40:16 %select_ln417 = select i1 %and_ln414, i7 %add_ln417, i7 %select_ln414

]]></Node>
<StgValue><ssdm name="select_ln417"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="16">
<![CDATA[
for.inc40:17 %p_shl1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 %select_ln416, i16 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="21" op_1_bw="7" op_2_bw="14">
<![CDATA[
for.inc40:18 %tmp_66 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i7.i14, i7 %select_ln416, i14 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="21">
<![CDATA[
for.inc40:19 %zext_ln417 = zext i21 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:20 %add_ln417_2 = add i23 %p_shl1, i23 %zext_ln417

]]></Node>
<StgValue><ssdm name="add_ln417_2"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc40:21 %tmp_67 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln417, i10 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="17">
<![CDATA[
for.inc40:22 %p_shl33 = zext i17 %tmp_67

]]></Node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc40:23 %tmp_68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln417, i8 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="15">
<![CDATA[
for.inc40:24 %p_shl34 = zext i15 %tmp_68

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc40:25 %empty_93 = add i18 %p_shl33, i18 %p_shl34

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="18">
<![CDATA[
for.inc40:26 %zext_ln418 = zext i18 %empty_93

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40:27 %specpipeline_ln419 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln419"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc40:28 %tmp_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %x_mid2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="11">
<![CDATA[
for.inc40:29 %zext_ln427_1 = zext i11 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln427_1"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc40:30 %tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %x_mid2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="9">
<![CDATA[
for.inc40:31 %zext_ln427_2 = zext i9 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln427_2"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc40:32 %add_ln427_2 = add i12 %zext_ln427_1, i12 %zext_ln427_2

]]></Node>
<StgValue><ssdm name="add_ln427_2"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:33 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %add_ln417_2, i32 12, i32 22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="23" op_1_bw="11" op_2_bw="12">
<![CDATA[
for.inc40:34 %tmp = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i12, i11 %tmp_s, i12 %add_ln427_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:35 %add_ln427 = add i23 %tmp, i23 %zext_ln418

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.inc40:36 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %add_ln427, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="25">
<![CDATA[
for.inc40:37 %zext_ln427 = zext i25 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:38 %add_ln427_1 = add i64 %zext_ln427, i64 %full_cubic_output_read

]]></Node>
<StgValue><ssdm name="add_ln427_1"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_429_3:9 %empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_429_3:30 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln427_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_429_3:31 %sext_ln435 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln435"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_429_3:32 %gmem_output_addr_1 = getelementptr i32 %gmem_output, i64 %sext_ln435

]]></Node>
<StgValue><ssdm name="gmem_output_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc34:1 %add_ln418 = add i7 %x_mid2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln418"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34:5 %store_ln416 = store i7 %select_ln416, i7 %z

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34:7 %store_ln417 = store i7 %select_ln417, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34:8 %store_ln418 = store i7 %add_ln418, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
for.inc34:9 %br_ln418 = br void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:10 %gmem_read_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:33 %empty_90 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr_1, i64 20

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:11 %gmem_read_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_1"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:34 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:12 %gmem_read_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_2"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:35 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:13 %gmem_read_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_3"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:36 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:14 %gmem_read_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_4"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:37 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:15 %gmem_read_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_5"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:38 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="175" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:16 %gmem_read_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_6"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:39 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="177" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:17 %gmem_read_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_7"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:40 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="179" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:18 %gmem_read_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_8"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:41 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:19 %gmem_read_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_9"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:42 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:20 %gmem_read_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_10"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
<literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:43 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:21 %gmem_read_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_11"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:44 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="187" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:22 %gmem_read_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_12"/></StgValue>
</operation>

<operation id="188" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:45 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="189" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:23 %gmem_read_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_13"/></StgValue>
</operation>

<operation id="190" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:46 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="191" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:24 %gmem_read_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_14"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:47 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="193" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:25 %gmem_read_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_15"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:48 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="195" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:26 %gmem_read_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_16"/></StgValue>
</operation>

<operation id="196" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:49 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="197" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:27 %gmem_read_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_17"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:50 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="199" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:28 %gmem_read_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_18"/></StgValue>
</operation>

<operation id="200" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:51 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="201" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_429_3:29 %gmem_read_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="gmem_read_addr_read_19"/></StgValue>
</operation>

<operation id="202" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:52 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_18, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="203" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_429_3:53 %write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="204" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:54 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="205" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:54 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="206" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:54 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="207" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:54 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="208" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_429_3:54 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="209" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_429_3:57 %br_ln436 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="210" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
for.end42:0 %ret_ln445 = ret

]]></Node>
<StgValue><ssdm name="ret_ln445"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
