
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009637                       # Number of seconds simulated (Second)
simTicks                                   9636613500                       # Number of ticks simulated (Tick)
finalTick                                  9636613500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    519.38                       # Real time elapsed on the host (Second)
hostTickRate                                 18554125                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     811228                       # Number of bytes of host memory used (Byte)
simInsts                                     56526546                       # Number of instructions simulated (Count)
simOps                                      110842796                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   108835                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     213414                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         38546455                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.681918                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.466453                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       116037517                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      176                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      114121297                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  70585                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              5194891                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10881528                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 110                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            38246724                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.983819                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.349755                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8320324     21.75%     21.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4426711     11.57%     33.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4851803     12.69%     46.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5109065     13.36%     59.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3419614      8.94%     68.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5529468     14.46%     82.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3940121     10.30%     93.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1499681      3.92%     96.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1149937      3.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              38246724                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1993878     74.14%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     74.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  32736      1.22%     75.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     78      0.00%     75.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  20591      0.77%     76.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 13652      0.51%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   23      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     76.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd             30490      1.13%     77.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     77.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     77.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     77.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv             84919      3.16%     80.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     80.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           380603     14.15%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  17497      0.65%     95.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 37738      1.40%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             53487      1.99%     99.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            23496      0.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        873118      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          81014049     70.99%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult           110637      0.10%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv            454448      0.40%     72.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd          482897      0.42%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              948      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           623390      0.55%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp             1486      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt           397832      0.35%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          575123      0.50%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            882      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd      3545919      3.11%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt        56388      0.05%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv       877809      0.77%     78.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult      4362815      3.82%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt          979      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          7486070      6.56%     88.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         3095806      2.71%     91.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead      7332452      6.43%     97.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite      2828249      2.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total          114121297                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.960617                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2689188                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023564                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                221185063                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                96776696                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        89933567                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  48064028                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 24460761                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         23485681                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    91586392                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     24350975                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       19811573                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 129872606                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         3.37                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.56                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.51                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    403319                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1416                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          299731                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       14876372                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6023521                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        98774                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19029                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                      12485887                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              7570115                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict               217183                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict              11223                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode               13810                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit              203373                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         2034      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        440180      3.53%      3.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       447053      3.58%      7.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          253      0.00%      7.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     10753228     86.12%     93.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       638907      5.12%     98.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       204232      1.64%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       12485887                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1974      0.20%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        30277      3.14%      3.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        37288      3.86%      7.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          110      0.01%      7.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       823742     85.37%     92.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        66143      6.85%     99.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5427      0.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        964961                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          147      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          561      0.26%      0.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          148      0.07%      0.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       203394     93.65%     94.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        12552      5.78%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          375      0.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       217183                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          561      4.06%      4.06% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%      4.06% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond          697      5.05%      9.11% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond        12552     90.89%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total        13810                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           60      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       409903      3.56%      3.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       409765      3.56%      7.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          143      0.00%      7.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9929485     86.19%     93.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       572764      4.97%     98.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       198805      1.73%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     11520925                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           60      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          349      0.17%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          136      0.07%      0.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       187266     93.43%     93.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        12302      6.14%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          318      0.16%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       200431                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           60      0.04%      0.04% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.04% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.04% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.04% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       163607     99.96%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       163667                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          349      0.95%      0.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          136      0.37%      1.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        23659     64.35%     65.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond        12302     33.46%     99.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          318      0.86%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        36764                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      4915772     39.37%     39.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      6928013     55.49%     94.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       440179      3.53%     98.38% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       201923      1.62%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     12485887                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        80020     41.64%     41.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       112100     58.33%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           51      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       192177                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          10753228                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5897743                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            200431                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          36150                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             12485887                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                95192                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 8014123                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.641855                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           36964                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          204485                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             201923                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2562                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2034      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       440180      3.53%      3.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       447053      3.58%      7.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          253      0.00%      7.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     10753228     86.12%     93.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       638907      5.12%     98.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       204232      1.64%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     12485887                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          232      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       440180      9.84%      9.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          946      0.02%      9.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          253      0.01%      9.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3799989     84.98%     94.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        25932      0.58%     95.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       204232      4.57%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       4471764                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          147      0.15%      0.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          561      0.59%      0.74% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.74% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        81932     86.07%     86.81% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        12552     13.19%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        95192                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          147      0.15%      0.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          561      0.59%      0.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        81932     86.07%     86.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        12552     13.19%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        95192                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       204485                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       201923                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2562                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          523                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       205008                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               477583                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 477578                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              67675                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 409903                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              409903                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         5135651                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            204214                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     37495849                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.956135                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.043178                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10858156     28.96%     28.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6977148     18.61%     47.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3894873     10.39%     57.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3426149      9.14%     67.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1522063      4.06%     71.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          950073      2.53%     73.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          803519      2.14%     75.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2373220      6.33%     82.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         6690648     17.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     37495849                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          44                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       826441      0.75%      0.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     78501852     70.82%     71.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       110547      0.10%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       428102      0.39%     72.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       471142      0.43%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          742      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       620823      0.56%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1226      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       396522      0.36%     73.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       574502      0.52%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          447      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      3545562      3.20%     77.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        56305      0.05%     77.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       877755      0.79%     77.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      4345705      3.92%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          978      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7146590      6.45%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3006100      2.71%     91.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      7104693      6.41%     97.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2826762      2.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    110842796                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6690648                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             56526546                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              110842796                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       56526546                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        110842796                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         56526546                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps          110842796                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.681918                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.466453                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           20084145                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           23445393                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          96673410                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         14251283                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         5832862                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       826441      0.75%      0.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     78501852     70.82%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       110547      0.10%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       428102      0.39%     72.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       471142      0.43%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          742      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       620823      0.56%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1226      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       396522      0.36%     73.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       574502      0.52%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          447      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      3545562      3.20%     77.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        56305      0.05%     77.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       877755      0.79%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      4345705      3.92%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt          978      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      7146590      6.45%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3006100      2.71%     91.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      7104693      6.41%     97.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2826762      2.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    110842796                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     11520925                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10912014                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       608851                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9929485                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1591380                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       409908                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       409903                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          409908                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        819811                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data       15987594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          15987594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      15987594                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         15987594                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3823935                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3823935                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3823935                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3823935                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20006316249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20006316249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20006316249                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20006316249                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19811529                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19811529                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19811529                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19811529                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.193016                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.193016                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.193016                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.193016                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  5231.866193                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  5231.866193                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  5231.866193                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  5231.866193                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        19173                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2775                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2401                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           15                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.985423                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       624228                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            624228                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3196666                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3196666                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3196666                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3196666                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       627269                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       627269                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       627269                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       627269                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4304607499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4304607499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4304607499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4304607499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.031662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.031662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.031662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  6862.458529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  6862.458529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  6862.458529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  6862.458529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 626759                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           19                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           19                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       158500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       158500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 52833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 52833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       356500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       356500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.136364                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.136364                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 118833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 118833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10265341                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10265341                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3705419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3705419                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  19104300000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  19104300000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13970760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13970760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.265227                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.265227                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  5155.773207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  5155.773207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3196659                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3196659                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       508760                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       508760                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3462101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3462101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.036416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.036416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  6804.979755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  6804.979755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5722253                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5722253                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       118516                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       118516                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    902016249                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    902016249                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5840769                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5840769                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.020291                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020291                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  7610.923833                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  7610.923833                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       118509                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       118509                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    842505999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    842505999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.020290                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.020290                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  7109.215325                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  7109.215325                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.362022                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16614907                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             627271                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.487606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.362022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          417                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          159119855                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         159119855                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running            17709016     46.30%     46.30% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle               11317936     29.59%     75.89% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing            214596      0.56%     76.46% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked             7847182     20.52%     96.97% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking          1157994      3.03%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              6800353                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 13875                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              118142048                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                104209                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           113717978                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         11756491                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        14738600                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        5915742                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.950154                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       58938547                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      32933489                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses     23678489                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       37766537                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      20261679                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     99474944                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     116614516                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     66194745                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          20654342                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     44071750                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            8150352                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26931184                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  456808                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  886                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         82983                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  10853694                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 68130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           38246724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.144718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.486087                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 18130319     47.40%     47.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1398734      3.66%     51.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1224727      3.20%     54.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2084818      5.45%     59.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1673691      4.38%     64.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1002004      2.62%     66.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1073081      2.81%     69.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1245532      3.26%     72.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 10413818     27.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             38246724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples           26931184                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                 26931184    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total             26931184                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              60980635                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.582004                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           12485887                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.323918                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     11003233                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst       10850997                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10850997                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10850997                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10850997                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2697                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2697                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2697                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2697                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174284000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174284000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174284000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174284000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10853694                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10853694                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10853694                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10853694                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64621.431220                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64621.431220                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64621.431220                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64621.431220                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1100                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     137.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1559                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1559                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          624                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           624                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          624                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          624                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2073                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2073                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2073                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2073                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137317500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137317500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137317500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137317500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66240.955137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66240.955137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66240.955137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66240.955137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1559                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10850997                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10850997                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2697                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2697                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174284000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174284000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10853694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10853694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64621.431220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64621.431220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          624                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          624                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2073                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2073                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137317500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137317500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66240.955137                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66240.955137                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.026210                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             10853069                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2072                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            5237.967664                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.026210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          177                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          272                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           86831624                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          86831624                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    214596                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     941672                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   249359                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              116037693                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               182479                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14876372                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6023521                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    62                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     12971                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   228570                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4873                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         125039                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        93535                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               218574                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                113470313                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               113419248                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  84372081                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 138049151                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.942404                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.611174                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      786488                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  625089                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  523                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4873                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 190659                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 5264                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2009                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14251283                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              8.078161                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            12.147622                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9               10755641     75.47%     75.47% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19              1317417      9.24%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29              2129820     14.94%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                37779      0.27%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                    8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    3      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    6      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                    7      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                   15      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 19      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 19      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 24      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 64      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                132      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 52      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 93      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 37      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                 16      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                 20      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                182      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                 33      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 67      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                224      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                188      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279               8145      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                109      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                175      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows              976      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1322                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total             14251283                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores          20899893                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                14763853                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 5923671                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       740                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1114                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                10854626                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1210                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running            18177407     47.53%     47.53% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle               11936765     31.21%     78.74% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing            214596      0.56%     79.30% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked             2375289      6.21%     85.51% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking          5539722     14.48%     99.99% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         2945      0.01%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts              117370962                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 53728                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1274817                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  15239                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3816493                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               9                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           186796539                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   384552955                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                121985488                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  38825117                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             175334557                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11461973                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6545554                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                64124180                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                 20220436                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                        146711680                       # The number of ROB reads (Count)
system.cpu.rob.writes                       232717904                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 56526546                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  110842796                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs               20084145                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  5315                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               510832                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         626986                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1559                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               5336                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              118511                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             118511                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             2073                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          508760                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5702                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1881303                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1887005                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       232256                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     80095936                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  80328192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              5565                       # Total snoops (Count)
system.l2bus.snoopTraffic                      176640                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              634908                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001112                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.033328                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    634202     99.89%     99.89% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       706      0.11%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                634908                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            627309250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1554747                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           470453500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1257663                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       628321                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               699                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               348                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            619846                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               620194                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              348                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           619846                       # number of overall hits (Count)
system.l2cache.overallHits::total              620194                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1723                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            7425                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               9148                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1723                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           7425                       # number of overall misses (Count)
system.l2cache.overallMisses::total              9148                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    133903250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    567405500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     701308750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    133903250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    567405500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    701308750                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2071                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        627271                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           629342                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2071                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       627271                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          629342                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.831965                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.011837                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.014536                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.831965                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.011837                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.014536                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 77715.177017                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 76418.249158                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 76662.521863                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 77715.177017                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 76418.249158                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 76662.521863                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            2758                       # number of writebacks (Count)
system.l2cache.writebacks::total                 2758                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1723                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         7425                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           9148                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1723                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         7425                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          9148                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    125288250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    530280500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    655568750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    125288250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    530280500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    655568750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.831965                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.011837                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.014536                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.831965                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.011837                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.014536                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 72715.177017                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 71418.249158                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 71662.521863                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 72715.177017                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 71418.249158                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 71662.521863                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      5563                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.inst          348                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           348                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst         1723                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total         1723                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst    133903250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total    133903250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         2071                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         2071                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.831965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.831965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 77715.177017                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 77715.177017                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst         1723                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total         1723                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    125288250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total    125288250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.831965                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.831965                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 72715.177017                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 72715.177017                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data        116597                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           116597                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1914                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1914                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    141124250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    141124250                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       118511                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       118511                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.016150                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.016150                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 73732.628004                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 73732.628004                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1914                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1914                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    131554250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    131554250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.016150                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.016150                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 68732.628004                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 68732.628004                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       503249                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       503249                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         5511                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         5511                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data    426281250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    426281250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       508760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       508760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.010832                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.010832                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77350.979858                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 77350.979858                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         5511                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         5511                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    398726250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    398726250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.010832                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.010832                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 72350.979858                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 72350.979858                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1558                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1558                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1558                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1558                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       624228                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       624228                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       624228                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       624228                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4026.512782                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1257658                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  9659                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                130.205818                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   139.129898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   410.589745                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3476.793139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.033967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.100242                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.848826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.983035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             307                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             123                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             755                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2911                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              10070939                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             10070939                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      5516.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3446.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     14839.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006152160500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           306                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           306                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                32275                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5179                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9148                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2758                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      18296                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      5516                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.75                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  18296                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  5516                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     7718                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7760                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1013                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      994                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      331                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      313                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     284                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     302                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     318                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     325                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     315                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     315                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     318                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     312                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     311                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     309                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     309                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     309                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     306                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          306                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       59.702614                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      25.605480                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     390.854776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            290     94.77%     94.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           11      3.59%     98.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            4      1.31%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6784-6911            1      0.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            306                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          306                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.924837                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.866856                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.556869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                54     17.65%     17.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      2.29%     19.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               218     71.24%     91.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      1.31%     92.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                11      3.59%     96.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.33%     96.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 7      2.29%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.33%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 1      0.33%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30                 2      0.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            306                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   585472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                176512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               60754952.97180903                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18316808.07785847                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     9636553500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      809386.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       110272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       474848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       175520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 11443024.045739719644                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 49275401.571309253573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 18213867.350807417184                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3446                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        14850                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         5516                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    149233000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    625743500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 230846914250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     43306.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     42137.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  41850419.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       110272                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       475200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          585472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       110272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       110272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       176512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       176512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1723                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9148                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2758                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2758                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        11443024                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        49311929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           60754953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     11443024                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       11443024                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     18316808                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18316808                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     18316808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       11443024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       49311929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          79071761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 18285                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5485                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                409276500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               36570000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           774976500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22383.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42383.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9241                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4034                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             50.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.55                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        10494                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    72.455880                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    68.250220                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    37.536809                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63          147      1.40%      1.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127         9622     91.69%     93.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          385      3.67%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255          174      1.66%     98.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           98      0.93%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           43      0.41%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           17      0.16%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            6      0.06%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            2      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        10494                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             585120                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          175520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                60.718426                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                18.213867                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   8415836250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    545380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    675397250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7234                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2758                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2166                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1914                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1914                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           7234                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        23220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        23220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23220                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       761984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       761984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   761984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               9148                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     9148    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 9148                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9636613500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             6276000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           11435000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14072                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4924                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
