<stg><name>NonMaxSuppression</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %window_buf_0_1_val = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %window_buf_0_1_val_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %value_nms = alloca i8

]]></Node>
<StgValue><ssdm name="value_nms"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %value_nms_1 = alloca i8

]]></Node>
<StgValue><ssdm name="value_nms_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %window_buf_2_1_val = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %window_buf_2_1_val_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
entry:6  %grad_nms = alloca i2

]]></Node>
<StgValue><ssdm name="grad_nms"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str142, i32 0, i32 0, [1 x i8]* @p_str143, [1 x i8]* @p_str144, [1 x i8]* @p_str145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str146, [1 x i8]* @p_str147)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
entry:10  %line_buf_value = alloca [512 x i24], align 4

]]></Node>
<StgValue><ssdm name="line_buf_value"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="64">
<![CDATA[
entry:11  %line_buf_grad = alloca [512 x i6], align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit:0  %yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="yi_0_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:1  %icmp_ln323 = icmp eq i10 %yi_0_i, -512

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:3  %yi = add i10 %yi_0_i, 1

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln323, label %"NonMaxSuppression<512u, 512u>.exit", label %.preheader4.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader.i:0  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_0_i, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4.preheader.i:1  %icmp_ln382 = icmp ne i8 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4.preheader.i:2  %icmp_ln382_1 = icmp ult i10 %yi_0_i, 509

]]></Node>
<StgValue><ssdm name="icmp_ln382_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4.preheader.i:3  %and_ln382_1 = and i1 %icmp_ln382, %icmp_ln382_1

]]></Node>
<StgValue><ssdm name="and_ln382_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.i:4  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
NonMaxSuppression<512u, 512u>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4.i:0  %xi_0_i = phi i10 [ 0, %.preheader4.preheader.i ], [ %xi, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="xi_0_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4.i:4  %icmp_ln324 = icmp eq i10 %xi_0_i, -512

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4.i:6  %xi = add i10 %xi_0_i, 1

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:6  %zext_ln334 = zext i10 %xi_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:7  %line_buf_value_addr = getelementptr [512 x i24]* %line_buf_value, i64 0, i64 %zext_ln334

]]></Node>
<StgValue><ssdm name="line_buf_value_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="9">
<![CDATA[
hls_label_3:8  %line_buf_value_load = load i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buf_value_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:10  %line_buf_grad_addr = getelementptr [512 x i6]* %line_buf_grad, i64 0, i64 %zext_ln334

]]></Node>
<StgValue><ssdm name="line_buf_grad_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
hls_label_3:11  %line_buf_grad_load = load i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:53  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_0_i, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:54  %icmp_ln382_2 = icmp ne i8 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln382_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:55  %icmp_ln382_3 = icmp ult i10 %xi_0_i, 509

]]></Node>
<StgValue><ssdm name="icmp_ln382_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
.preheader4.i:1  %window_buf_0_1_val_2 = load i8* %window_buf_0_1_val_1

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
.preheader4.i:2  %window_buf_1_1_val = load i8* %value_nms_1

]]></Node>
<StgValue><ssdm name="window_buf_1_1_val"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
.preheader4.i:3  %window_buf_2_1_val_2 = load i8* %window_buf_2_1_val_1

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i:5  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i:7  br i1 %icmp_ln324, label %.loopexit.loopexit, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
hls_label_3:0  %window_buf_0_1_val_3 = load i8* %window_buf_0_1_val

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
hls_label_3:1  %value_nms_load = load i8* %value_nms

]]></Node>
<StgValue><ssdm name="value_nms_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
hls_label_3:2  %window_buf_2_1_val_3 = load i8* %window_buf_2_1_val

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2">
<![CDATA[
hls_label_3:3  %grad_nms_load = load i2* %grad_nms

]]></Node>
<StgValue><ssdm name="grad_nms_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="9">
<![CDATA[
hls_label_3:8  %line_buf_value_load = load i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buf_value_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:9  %window_buf_0_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="window_buf_0_2_val"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
hls_label_3:11  %line_buf_grad_load = load i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:12  %window_buf_1_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="window_buf_1_2_val"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:13  %window_buf_1_2_gra = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %line_buf_grad_load, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="window_buf_1_2_gra"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:14  %window_buf_2_2_val = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo3_value)

]]></Node>
<StgValue><ssdm name="window_buf_2_2_val"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:15  %tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
hls_label_3:16  %tmp_7_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2_val, i16 %tmp)

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="24" op_1_bw="9" op_2_bw="24">
<![CDATA[
hls_label_3:17  store i24 %tmp_7_i, i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:18  %fifo3_grad_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @fifo3_grad)

]]></Node>
<StgValue><ssdm name="fifo3_grad_read"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:19  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %line_buf_grad_load, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
hls_label_3:20  %tmp_8_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %fifo3_grad_read, i4 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="6" op_1_bw="9" op_2_bw="6">
<![CDATA[
hls_label_3:21  store i6 %tmp_8_i, i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:22  %icmp_ln353 = icmp eq i2 %grad_nms_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln353"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:23  %icmp_ln354 = icmp ult i8 %window_buf_1_1_val, %value_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:24  %icmp_ln354_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_1_2_val

]]></Node>
<StgValue><ssdm name="icmp_ln354_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:25  %or_ln354 = or i1 %icmp_ln354, %icmp_ln354_1

]]></Node>
<StgValue><ssdm name="or_ln354"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:26  %select_ln354 = select i1 %or_ln354, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="select_ln354"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:27  %icmp_ln360 = icmp eq i2 %grad_nms_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:28  %icmp_ln361 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_1_val_3

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:29  %icmp_ln361_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_2_val

]]></Node>
<StgValue><ssdm name="icmp_ln361_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:30  %or_ln361 = or i1 %icmp_ln361, %icmp_ln361_1

]]></Node>
<StgValue><ssdm name="or_ln361"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:31  %select_ln361 = select i1 %or_ln361, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="select_ln361"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:32  %icmp_ln367 = icmp eq i2 %grad_nms_load, -2

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:33  %icmp_ln368 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_2_val

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:34  %icmp_ln368_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_2

]]></Node>
<StgValue><ssdm name="icmp_ln368_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:35  %or_ln368 = or i1 %icmp_ln368, %icmp_ln368_1

]]></Node>
<StgValue><ssdm name="or_ln368"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:36  %select_ln368 = select i1 %or_ln368, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:37  %icmp_ln374 = icmp eq i2 %grad_nms_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:38  %icmp_ln375 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_3

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:41  %or_ln360 = or i1 %icmp_ln353, %icmp_ln360

]]></Node>
<StgValue><ssdm name="or_ln360"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:42  %xor_ln360 = xor i1 %or_ln360, true

]]></Node>
<StgValue><ssdm name="xor_ln360"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:43  %and_ln367 = and i1 %icmp_ln367, %xor_ln360

]]></Node>
<StgValue><ssdm name="and_ln367"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:44  %select_ln367 = select i1 %and_ln367, i8 %select_ln368, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="select_ln367"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:45  %select_ln353 = select i1 %icmp_ln353, i8 %select_ln354, i8 %select_ln367

]]></Node>
<StgValue><ssdm name="select_ln353"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:46  %xor_ln353 = xor i1 %icmp_ln353, true

]]></Node>
<StgValue><ssdm name="xor_ln353"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:47  %and_ln360 = and i1 %icmp_ln360, %xor_ln353

]]></Node>
<StgValue><ssdm name="and_ln360"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:48  %select_ln360 = select i1 %and_ln360, i8 %select_ln361, i8 %select_ln353

]]></Node>
<StgValue><ssdm name="select_ln360"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:49  %or_ln367 = or i1 %or_ln360, %icmp_ln367

]]></Node>
<StgValue><ssdm name="or_ln367"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:50  %xor_ln367 = xor i1 %or_ln367, true

]]></Node>
<StgValue><ssdm name="xor_ln367"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:51  %and_ln374 = and i1 %icmp_ln374, %xor_ln367

]]></Node>
<StgValue><ssdm name="and_ln374"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_3:61  store i2 %window_buf_1_2_gra, i2* %grad_nms

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:62  store i8 %window_buf_2_2_val, i8* %window_buf_2_1_val_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:63  store i8 %window_buf_2_1_val_2, i8* %window_buf_2_1_val

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:64  store i8 %window_buf_1_2_val, i8* %value_nms_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:65  store i8 %window_buf_1_1_val, i8* %value_nms

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:66  store i8 %window_buf_0_2_val, i8* %window_buf_0_1_val_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:67  store i8 %window_buf_0_1_val_2, i8* %window_buf_0_1_val

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:4  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln325"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="and_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:39  %or_ln375 = or i1 %icmp_ln375, %icmp_ln368

]]></Node>
<StgValue><ssdm name="or_ln375"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="and_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:40  %select_ln375 = select i1 %or_ln375, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="select_ln375"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:52  %select_ln374 = select i1 %and_ln374, i8 %select_ln375, i8 %select_ln360

]]></Node>
<StgValue><ssdm name="select_ln374"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:56  %and_ln382 = and i1 %icmp_ln382_2, %icmp_ln382_3

]]></Node>
<StgValue><ssdm name="and_ln382"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:57  %and_ln382_2 = and i1 %and_ln382_1, %and_ln382

]]></Node>
<StgValue><ssdm name="and_ln382_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:58  %select_ln382 = select i1 %and_ln382_2, i8 %select_ln374, i8 0

]]></Node>
<StgValue><ssdm name="select_ln382"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:59  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo4, i8 %select_ln382)

]]></Node>
<StgValue><ssdm name="write_ln384"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:60  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:68  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
