

A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 2033760, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 11, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1776975366, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 32761, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 2147483647, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 2064395, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4312816, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4277138, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1079044752, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4277656, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1079044752, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4277720, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1777434784, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 32761, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 2054464, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 2033760, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1875790337, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1079047168, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1777019316, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 32761, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 2055952, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1079044944, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4312816, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 11, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1079046144, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 1777019461, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 32761, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 4312816, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 4 


A = 2 B = 2 RES = 2033760, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 11, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1776975366, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 32761, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 2147483647, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 2064395, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4312816, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4277138, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1079044752, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4277656, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1079044752, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4277720, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1777434784, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 32761, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 2054464, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 2033760, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1875790337, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1079047168, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1777019316, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 32761, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 2055952, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1079044944, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4312816, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 11, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1079046144, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 1777019461, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 32761, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 4312816, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 0, OP = 10, SELEC = 4 


A = 45 B = 45 RES = 2033760, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 11, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1776975366, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 32761, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 2147483647, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 2064395, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4312816, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4277138, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1079044752, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4277656, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1079044752, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4277720, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1777434784, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 32761, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 2054464, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 2033760, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1875790337, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1079047168, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1777019316, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 32761, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 2055952, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1079044944, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4312816, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 11, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1079046144, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1777019461, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 32761, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 4312816, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 0, OP = 9, SELEC = 4 



C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\HLS\solution1\sim\vhdl>set PATH= 

C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\HLS\solution1\sim\vhdl>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_dec_MIMD_top glbl -Oenable_linking_all_libraries  -prj dec_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s dec_MIMD  
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dec_MIMD_top glbl -Oenable_linking_all_libraries -prj dec_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s dec_MIMD 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_dec_MIMD_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_control_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_data_a_RAM_AUTO_1R1W.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_data_a_RAM_AUTO_1R1W'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_data_result_RAM_AUTO_1R1W.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_data_result_RAM_AUTO_1R1W'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_flow_control_loop_pipe_sequential_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_flow_control_loop_pipe_sequential_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_gmem0_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem0_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_gmem1_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem1_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_gmem2_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem2_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_gmem3_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_gmem3_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_mul_32s_32s_32_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_mul_32s_32s_32_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD_sdiv_32ns_32ns_32_36_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_sdiv_32ns_32ns_32_36_1_divider'
INFO: [VRFC 10-3107] analyzing entity 'dec_MIMD_sdiv_32ns_32ns_32_36_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.dec_MIMD_data_a_RAM_AUTO_1R1W [\dec_MIMD_data_a_RAM_AUTO_1R1W(1...]
Compiling architecture rtl of entity xil_defaultlib.dec_MIMD_data_result_RAM_AUTO_1R1W [\dec_MIMD_data_result_RAM_AUTO_1...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_flow_control_loop_pipe_sequential_init [dec_mimd_flow_control_loop_pipe_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_mul_32s_32s_32_2_1 [\dec_MIMD_mul_32s_32s_32_2_1(num...]
Compiling architecture rtl of entity xil_defaultlib.dec_MIMD_sdiv_32ns_32ns_32_36_1_divider [dec_mimd_sdiv_32ns_32ns_32_36_1_...]
Compiling architecture rtl of entity xil_defaultlib.dec_MIMD_sdiv_32ns_32ns_32_36_1 [\dec_MIMD_sdiv_32ns_32ns_32_36_1...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1 [dec_mimd_dec_mimd_pipeline_vitis...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_control_s_axi [dec_mimd_control_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_mem [\dec_MIMD_gmem0_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_load [\dec_MIMD_gmem0_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_mem [\dec_MIMD_gmem0_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_store [\dec_MIMD_gmem0_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice [\dec_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_burst_converter [\dec_MIMD_gmem0_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice [\dec_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_read [\dec_MIMD_gmem0_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice [\dec_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_srl [\dec_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo [\dec_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_throttle [\dec_MIMD_gmem0_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice [\dec_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi_write [\dec_MIMD_gmem0_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem0_m_axi [\dec_MIMD_gmem0_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_mem [\dec_MIMD_gmem1_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_load [\dec_MIMD_gmem1_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_mem [\dec_MIMD_gmem1_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_store [\dec_MIMD_gmem1_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice [\dec_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_burst_converter [\dec_MIMD_gmem1_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice [\dec_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_read [\dec_MIMD_gmem1_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice [\dec_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_srl [\dec_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo [\dec_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_throttle [\dec_MIMD_gmem1_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice [\dec_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi_write [\dec_MIMD_gmem1_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem1_m_axi [\dec_MIMD_gmem1_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_mem [\dec_MIMD_gmem2_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_load [\dec_MIMD_gmem2_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_mem [\dec_MIMD_gmem2_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_store [\dec_MIMD_gmem2_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice [\dec_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_burst_converter [\dec_MIMD_gmem2_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice [\dec_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_read [\dec_MIMD_gmem2_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice [\dec_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_srl [\dec_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo [\dec_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_throttle [\dec_MIMD_gmem2_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice [\dec_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi_write [\dec_MIMD_gmem2_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem2_m_axi [\dec_MIMD_gmem2_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_mem [\dec_MIMD_gmem3_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_load [\dec_MIMD_gmem3_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_mem [\dec_MIMD_gmem3_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_store [\dec_MIMD_gmem3_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice [\dec_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_burst_converter [\dec_MIMD_gmem3_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice [\dec_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_read [\dec_MIMD_gmem3_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice [\dec_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_srl [\dec_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo [\dec_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_throttle [\dec_MIMD_gmem3_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice [\dec_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi_write [\dec_MIMD_gmem3_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.dec_MIMD_gmem3_m_axi [\dec_MIMD_gmem3_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.dec_MIMD [dec_mimd_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem0 [aesl_axi_master_gmem0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem1 [aesl_axi_master_gmem1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem2 [aesl_axi_master_gmem2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem3 [aesl_axi_master_gmem3_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_dec_mimd_top
Built simulation snapshot dec_MIMD
ECHO disattivato.
ECHO disattivato.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/dec_MIMD/xsim_script.tcl
# xsim {dec_MIMD} -autoloadwcfg -tclbatch {dec_MIMD.tcl}
Time resolution is 1 ps
source dec_MIMD.tcl
## run all
Note: simulation done!
Time: 15915 ns  Iteration: 1  Process: /apatb_dec_MIMD_top/generate_sim_done_proc  File: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 15915 ns  Iteration: 1  Process: /apatb_dec_MIMD_top/generate_sim_done_proc  File: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/HLS/solution1/sim/vhdl/dec_MIMD.autotb.vhd
$finish called at time : 15915 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu May  2 22:04:52 2024...


A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 
A = 1 B = 1 RES = 28, OP = 1, SELEC = 4 


A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 
A = 2 B = 2 RES = 29, OP = 10, SELEC = 4 


A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 4 


