<stg><name>case_1</name>


<trans_list>

<trans id="1092" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:120 %in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="in_data_9_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:121 %in10 = trunc i16 %in_data_9_read

]]></Node>
<StgValue><ssdm name="in10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:122 %zext_ln36 = zext i7 %in10

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:125 %in15 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="in15"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:139 %in25 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_24

]]></Node>
<StgValue><ssdm name="in25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:140 %in_data_25_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_25

]]></Node>
<StgValue><ssdm name="in_data_25_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:141 %in26 = trunc i16 %in_data_25_read

]]></Node>
<StgValue><ssdm name="in26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:142 %zext_ln68 = zext i10 %in26

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:155 %zext_ln259 = zext i10 %in26

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:157 %mul_ln259 = mul i15 %zext_ln68, i15 %zext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:158 %m29 = trunc i15 %mul_ln259

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:159 %specfucore_ln2 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln259, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="21" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:179 %zext_ln263 = zext i16 %in25

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:180 %mul_ln263 = mul i21 %zext_ln263, i21 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:181 %trunc_ln278 = trunc i21 %mul_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:182 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln263, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:183 %m33 = trunc i21 %mul_ln263

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:224 %zext_ln271 = zext i16 %in15

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:225 %mul_ln271 = mul i21 %zext_ln263, i21 %zext_ln271

]]></Node>
<StgValue><ssdm name="mul_ln271"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:226 %m41 = trunc i21 %mul_ln271

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:227 %specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln271, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:255 %trunc_ln277 = trunc i16 %in_data_25_read

]]></Node>
<StgValue><ssdm name="trunc_ln277"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:117 %in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="in_data_7_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:118 %in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="in_data_8_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:119 %in9 = trunc i16 %in_data_8_read

]]></Node>
<StgValue><ssdm name="in9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:123 %in_data_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="in_data_11_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:124 %in12 = trunc i16 %in_data_11_read

]]></Node>
<StgValue><ssdm name="in12"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:126 %in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="in_data_15_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:128 %in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="in_data_17_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:129 %in18 = trunc i16 %in_data_17_read

]]></Node>
<StgValue><ssdm name="in18"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:130 %in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18

]]></Node>
<StgValue><ssdm name="in_data_18_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:131 %in_data_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_19

]]></Node>
<StgValue><ssdm name="in_data_19_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:132 %in20 = trunc i16 %in_data_19_read

]]></Node>
<StgValue><ssdm name="in20"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:133 %in_data_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_20

]]></Node>
<StgValue><ssdm name="in_data_20_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:134 %in21 = trunc i16 %in_data_20_read

]]></Node>
<StgValue><ssdm name="in21"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:135 %in_data_21_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_21

]]></Node>
<StgValue><ssdm name="in_data_21_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:136 %in22 = trunc i16 %in_data_21_read

]]></Node>
<StgValue><ssdm name="in22"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:143 %in_data_26_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_26

]]></Node>
<StgValue><ssdm name="in_data_26_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:144 %in27 = trunc i16 %in_data_26_read

]]></Node>
<StgValue><ssdm name="in27"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:146 %trunc_ln258 = trunc i16 %in_data_15_read

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:147 %zext_ln258 = zext i6 %trunc_ln258

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:148 %trunc_ln258_1 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="trunc_ln258_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:149 %zext_ln258_1 = zext i6 %trunc_ln258_1

]]></Node>
<StgValue><ssdm name="zext_ln258_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:150 %mul_ln258 = mul i12 %zext_ln258, i12 %zext_ln258_1

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:151 %m28 = trunc i12 %mul_ln258

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:152 %specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln258, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:156 %zext_ln259_1 = zext i10 %in26

]]></Node>
<StgValue><ssdm name="zext_ln259_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:162 %sext_ln260 = sext i5 %in20

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:163 %zext_ln260 = zext i8 %in22

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:164 %mul_ln260 = mul i13 %zext_ln260, i13 %sext_ln260

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:165 %m30 = trunc i13 %mul_ln260

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:166 %specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:169 %sext_ln261 = sext i10 %in9

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:170 %sext_ln261_1 = sext i5 %in12

]]></Node>
<StgValue><ssdm name="sext_ln261_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:171 %mul_ln261 = mul i15 %sext_ln261, i15 %sext_ln261_1

]]></Node>
<StgValue><ssdm name="mul_ln261"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:172 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln261, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:173 %m31 = trunc i15 %mul_ln261

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:175 %trunc_ln262 = trunc i16 %in_data_18_read

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:176 %trunc_ln262_1 = trunc i16 %in_data_20_read

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:177 %m32 = mul i3 %trunc_ln262_1, i3 %trunc_ln262

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:190 %trunc_ln264 = trunc i13 %mul_ln260

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:211 %trunc_ln268_1 = trunc i16 %in_data_11_read

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:213 %sext_ln269 = sext i9 %in27

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:214 %sext_ln269_1 = sext i7 %m29

]]></Node>
<StgValue><ssdm name="sext_ln269_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:215 %m39 = mul i9 %in27, i9 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:237 %zext_ln273 = zext i10 %m41

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:238 %mul_ln273 = mul i20 %zext_ln273, i20 %zext_ln259_1

]]></Node>
<StgValue><ssdm name="mul_ln273"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:239 %trunc_ln275 = trunc i20 %mul_ln273

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:240 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln273, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:243 %sext_ln274 = sext i7 %in18

]]></Node>
<StgValue><ssdm name="sext_ln274"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:244 %mul_ln274 = mul i16 %sext_ln269, i16 %sext_ln274

]]></Node>
<StgValue><ssdm name="mul_ln274"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:245 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln274, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:248 %trunc_ln282 = trunc i20 %mul_ln273

]]></Node>
<StgValue><ssdm name="trunc_ln282"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:264 %trunc_ln280 = trunc i16 %mul_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:267 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln273, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:268 %m51 = trunc i20 %mul_ln273

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:127 %in17 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="in17"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:137 %in_data_22_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_22

]]></Node>
<StgValue><ssdm name="in_data_22_read"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:138 %in23 = trunc i16 %in_data_22_read

]]></Node>
<StgValue><ssdm name="in23"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:186 %sext_ln264 = sext i5 %in21

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:187 %zext_ln264 = zext i5 %in21

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:189 %zext_ln264_1 = zext i8 %m30

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:191 %zext_ln264_2 = zext i3 %trunc_ln264

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:192 %mul_ln264 = mul i7 %zext_ln264_2, i7 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:193 %m34 = trunc i7 %mul_ln264

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:194 %specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln264, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:197 %sext_ln265 = sext i3 %m32

]]></Node>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:198 %sext_ln265_1 = sext i3 %m32

]]></Node>
<StgValue><ssdm name="sext_ln265_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:199 %mul_ln265 = mul i9 %zext_ln264_1, i9 %sext_ln265_1

]]></Node>
<StgValue><ssdm name="mul_ln265"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:200 %trunc_ln267 = trunc i9 %mul_ln265

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:201 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln265, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:204 %sext_ln266 = sext i2 %in23

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:205 %mul_ln266 = mul i5 %sext_ln265, i5 %sext_ln266

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:206 %specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i5 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln9"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:207 %m36 = trunc i5 %mul_ln266

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:230 %zext_ln272 = zext i16 %in17

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:231 %mul_ln272 = mul i19 %zext_ln272, i19 %sext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:232 %trunc_ln294 = trunc i19 %mul_ln272

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:233 %specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:234 %m42 = trunc i19 %mul_ln272

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:256 %zext_ln277 = zext i12 %trunc_ln277

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:257 %sext_ln277 = sext i2 %in23

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:258 %mul_ln277 = mul i13 %zext_ln277, i13 %sext_ln277

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:259 %m47 = trunc i13 %mul_ln277

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:260 %trunc_ln278_1 = trunc i13 %mul_ln277

]]></Node>
<StgValue><ssdm name="trunc_ln278_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:265 %m50 = mul i9 %m39, i9 %trunc_ln280

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:270 %m52 = mul i6 %trunc_ln282, i6 %m28

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="22" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:288 %sext_ln286 = sext i13 %m31

]]></Node>
<StgValue><ssdm name="sext_ln286"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="22" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:289 %sext_ln286_1 = sext i9 %m51

]]></Node>
<StgValue><ssdm name="sext_ln286_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:290 %mul_ln286 = mul i22 %sext_ln286, i22 %sext_ln286_1

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:291 %specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln286, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln29"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:292 %m56 = trunc i22 %mul_ln286

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:329 %trunc_ln296 = trunc i9 %m50

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:332 %trunc_ln297 = trunc i13 %mul_ln277

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:339 %trunc_ln299 = trunc i22 %mul_ln286

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:366 %mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1

]]></Node>
<StgValue><ssdm name="mul_ln304"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:188 %sext_ln264_1 = sext i8 %m30

]]></Node>
<StgValue><ssdm name="sext_ln264_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:209 %m37 = mul i4 %trunc_ln267, i4 %trunc_ln267

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:210 %trunc_ln268 = trunc i4 %m37

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:212 %m38 = add i3 %trunc_ln268, i3 %trunc_ln268_1

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:247 %sext_ln275 = sext i9 %m39

]]></Node>
<StgValue><ssdm name="sext_ln275"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:249 %m45 = add i10 %trunc_ln275, i10 %sext_ln275

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:272 %trunc_ln283 = trunc i10 %m45

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:279 %zext_ln284 = zext i6 %m52

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:280 %zext_ln284_1 = zext i7 %m29

]]></Node>
<StgValue><ssdm name="zext_ln284_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:281 %mul_ln284 = mul i13 %zext_ln284, i13 %zext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:282 %m54 = trunc i13 %mul_ln284

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:283 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:285 %trunc_ln285 = trunc i13 %mul_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:295 %sext_ln287 = sext i9 %m39

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:296 %mul_ln287 = mul i17 %sext_ln287, i17 %sext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:297 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln287, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:298 %m57 = trunc i17 %mul_ln287

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:323 %trunc_ln293_1 = trunc i3 %m38

]]></Node>
<StgValue><ssdm name="trunc_ln293_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:325 %m64 = add i9 %m50, i9 %trunc_ln294

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:335 %trunc_ln298 = trunc i10 %m45

]]></Node>
<StgValue><ssdm name="trunc_ln298"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:337 %trunc_ln298_1 = trunc i9 %m64

]]></Node>
<StgValue><ssdm name="trunc_ln298_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:338 %m68 = add i7 %trunc_ln298, i7 %trunc_ln298_1

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:340 %m69 = mul i8 %trunc_ln299, i8 %m42

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:343 %trunc_ln300 = trunc i8 %m69

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:350 %trunc_ln326 = trunc i10 %m45

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:366 %mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1

]]></Node>
<StgValue><ssdm name="mul_ln304"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:217 %sext_ln270 = sext i4 %m37

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:218 %zext_ln270 = zext i7 %m33

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:219 %mul_ln270 = mul i11 %zext_ln270, i11 %sext_ln270

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:220 %m40 = trunc i11 %mul_ln270

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:221 %specfucore_ln13 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln270, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln13"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:250 %sext_ln276 = sext i3 %m38

]]></Node>
<StgValue><ssdm name="sext_ln276"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:251 %sext_ln276_1 = sext i3 %m38

]]></Node>
<StgValue><ssdm name="sext_ln276_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:252 %sext_ln276_2 = sext i3 %m34

]]></Node>
<StgValue><ssdm name="sext_ln276_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:253 %mul_ln276 = mul i6 %sext_ln276_1, i6 %sext_ln276_2

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:254 %m46 = trunc i6 %mul_ln276

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:262 %specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln270, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln22"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:273 %zext_ln283 = zext i4 %trunc_ln283

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:274 %mul_ln283 = mul i7 %zext_ln283, i7 %sext_ln276

]]></Node>
<StgValue><ssdm name="mul_ln283"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:275 %m53 = trunc i7 %mul_ln283

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:276 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln283, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:286 %m55 = mul i4 %trunc_ln285, i4 %m36

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:301 %zext_ln288 = zext i10 %m57

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:302 %zext_ln288_1 = zext i8 %m42

]]></Node>
<StgValue><ssdm name="zext_ln288_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:303 %mul_ln288 = mul i17 %zext_ln288_1, i17 %zext_ln288

]]></Node>
<StgValue><ssdm name="mul_ln288"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:304 %m58 = trunc i17 %mul_ln288

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:305 %specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln288, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln31"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:307 %sext_ln304 = sext i9 %m51

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:308 %m59 = mul i10 %m45, i10 %sext_ln304

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:309 %sext_ln290 = sext i3 %m46

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:310 %sext_ln290_1 = sext i3 %m46

]]></Node>
<StgValue><ssdm name="sext_ln290_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:312 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln276, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:322 %trunc_ln293 = trunc i11 %mul_ln270

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:324 %m63 = mul i2 %trunc_ln293, i2 %trunc_ln293_1

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:327 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln288, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:330 %trunc_ln296_1 = trunc i17 %mul_ln288

]]></Node>
<StgValue><ssdm name="trunc_ln296_1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:333 %trunc_ln297_1 = trunc i10 %m59

]]></Node>
<StgValue><ssdm name="trunc_ln297_1"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:334 %m67 = add i6 %trunc_ln297_1, i6 %trunc_ln297

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:342 %zext_ln300 = zext i7 %m68

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:345 %zext_ln300_2 = zext i8 %m69

]]></Node>
<StgValue><ssdm name="zext_ln300_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:346 %mul_ln300 = mul i13 %zext_ln300, i13 %zext_ln300_2

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:347 %m70 = trunc i13 %mul_ln300

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:348 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln300, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:366 %mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1

]]></Node>
<StgValue><ssdm name="mul_ln304"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:367 %m74 = add i10 %m59, i10 %mul_ln304

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:374 %sext_ln306 = sext i8 %m69

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:375 %sext_ln306_1 = sext i10 %m57

]]></Node>
<StgValue><ssdm name="sext_ln306_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:376 %m76 = mul i12 %sext_ln306_1, i12 %sext_ln306

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:388 %trunc_ln309 = trunc i17 %mul_ln288

]]></Node>
<StgValue><ssdm name="trunc_ln309"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:398 %sext_ln312 = sext i4 %m55

]]></Node>
<StgValue><ssdm name="sext_ln312"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:399 %mul_ln312 = mul i7 %sext_ln312, i7 %sext_ln290_1

]]></Node>
<StgValue><ssdm name="mul_ln312"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:402 %m83 = mul i7 %m68, i7 %trunc_ln298_1

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:411 %trunc_ln315_1 = trunc i13 %mul_ln300

]]></Node>
<StgValue><ssdm name="trunc_ln315_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:991 %sext_ln444 = sext i7 %m40

]]></Node>
<StgValue><ssdm name="sext_ln444"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:992 %write_ln444 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln444

]]></Node>
<StgValue><ssdm name="write_ln444"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:993 %sext_ln445 = sext i4 %m53

]]></Node>
<StgValue><ssdm name="sext_ln445"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:994 %write_ln445 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln445

]]></Node>
<StgValue><ssdm name="write_ln445"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:995 %write_ln446 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln290

]]></Node>
<StgValue><ssdm name="write_ln446"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:998 %sext_ln448 = sext i12 %m76

]]></Node>
<StgValue><ssdm name="sext_ln448"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:999 %write_ln448 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln448

]]></Node>
<StgValue><ssdm name="write_ln448"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="17" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:316 %zext_ln292_1 = zext i14 %m56

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:317 %zext_ln292_2 = zext i8 %m58

]]></Node>
<StgValue><ssdm name="zext_ln292_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:318 %mul_ln292 = mul i17 %zext_ln292_2, i17 %zext_ln292_1

]]></Node>
<StgValue><ssdm name="mul_ln292"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:319 %m62 = trunc i17 %mul_ln292

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:320 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln292, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:331 %m66 = mul i4 %trunc_ln296_1, i4 %trunc_ln296

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:352 %sext_ln302 = sext i6 %m70

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:353 %sext_ln302_1 = sext i6 %m70

]]></Node>
<StgValue><ssdm name="sext_ln302_1"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:354 %mul_ln302 = mul i17 %zext_ln292_1, i17 %sext_ln302_1

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:355 %m72 = trunc i17 %mul_ln302

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:356 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln302, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:367 %m74 = add i10 %m59, i10 %mul_ln304

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:389 %sext_ln309 = sext i4 %m66

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:390 %m79 = mul i7 %trunc_ln309, i7 %sext_ln309

]]></Node>
<StgValue><ssdm name="m79"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:392 %sext_ln310 = sext i6 %m54

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:393 %mul_ln310 = mul i12 %sext_ln302, i12 %sext_ln310

]]></Node>
<StgValue><ssdm name="mul_ln310"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:394 %specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln310, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln53"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:395 %m80 = trunc i12 %mul_ln310

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:400 %sext_ln312_1 = sext i7 %mul_ln312

]]></Node>
<StgValue><ssdm name="sext_ln312_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:401 %m82 = mul i12 %sext_ln312_1, i12 %m47

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:410 %trunc_ln315 = trunc i10 %m74

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:429 %trunc_ln319 = trunc i4 %m66

]]></Node>
<StgValue><ssdm name="trunc_ln319"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:448 %zext_ln323 = zext i6 %m67

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:449 %mul_ln323 = mul i13 %zext_ln323, i13 %zext_ln300_2

]]></Node>
<StgValue><ssdm name="mul_ln323"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:450 %m93 = trunc i13 %mul_ln323

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:451 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln323, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:468 %trunc_ln327 = trunc i12 %mul_ln310

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="22" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:315 %zext_ln292 = zext i14 %m56

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:336 %sext_ln298 = sext i9 %m64

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:344 %zext_ln300_1 = zext i2 %trunc_ln300

]]></Node>
<StgValue><ssdm name="zext_ln300_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:359 %zext_ln303 = zext i8 %m72

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:360 %sext_ln303 = sext i8 %m72

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="22" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:361 %sext_ln303_1 = sext i8 %m72

]]></Node>
<StgValue><ssdm name="sext_ln303_1"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:362 %mul_ln303 = mul i22 %zext_ln292, i22 %sext_ln303_1

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:363 %m73 = trunc i22 %mul_ln303

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:364 %specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln46"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:369 %sext_ln305 = sext i2 %m63

]]></Node>
<StgValue><ssdm name="sext_ln305"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:370 %mul_ln305 = mul i4 %zext_ln300_1, i4 %sext_ln305

]]></Node>
<StgValue><ssdm name="mul_ln305"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:371 %m75 = trunc i4 %mul_ln305

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:372 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln305, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:377 %sext_ln307 = sext i2 %m63

]]></Node>
<StgValue><ssdm name="sext_ln307"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:378 %m77 = mul i10 %sext_ln298, i10 %sext_ln307

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:397 %m81 = mul i7 %m80, i7 %m79

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:405 %sext_ln314_1 = sext i7 %m83

]]></Node>
<StgValue><ssdm name="sext_ln314_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:406 %mul_ln314 = mul i15 %sext_ln303, i15 %sext_ln314_1

]]></Node>
<StgValue><ssdm name="mul_ln314"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:407 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln314, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:408 %m84 = trunc i15 %mul_ln314

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:412 %m85 = mul i4 %trunc_ln315, i4 %trunc_ln315_1

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:415 %trunc_ln316 = trunc i10 %m77

]]></Node>
<StgValue><ssdm name="trunc_ln316"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:416 %trunc_ln316_1 = trunc i15 %mul_ln314

]]></Node>
<StgValue><ssdm name="trunc_ln316_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:430 %trunc_ln319_1 = trunc i7 %m81

]]></Node>
<StgValue><ssdm name="trunc_ln319_1"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:431 %m89 = add i3 %trunc_ln319_1, i3 %trunc_ln319

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:432 %trunc_ln320 = trunc i15 %mul_ln314

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:442 %zext_ln322 = zext i4 %trunc_ln315

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:443 %mul_ln322 = mul i9 %zext_ln322, i9 %zext_ln303

]]></Node>
<StgValue><ssdm name="mul_ln322"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:444 %m92 = trunc i9 %mul_ln322

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:445 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln322, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:472 %trunc_ln328_1 = trunc i10 %m77

]]></Node>
<StgValue><ssdm name="trunc_ln328_1"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:996 %sext_ln447 = sext i14 %m73

]]></Node>
<StgValue><ssdm name="sext_ln447"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:997 %write_ln447 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln447

]]></Node>
<StgValue><ssdm name="write_ln447"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:404 %sext_ln314 = sext i7 %m83

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:413 %zext_ln316 = zext i12 %m84

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:414 %zext_ln316_1 = zext i12 %m84

]]></Node>
<StgValue><ssdm name="zext_ln316_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:417 %m86 = mul i9 %trunc_ln316_1, i9 %trunc_ln316

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.115:419 %sext_ln317 = sext i2 %m75

]]></Node>
<StgValue><ssdm name="sext_ln317"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:420 %m87 = mul i9 %sext_ln314, i9 %sext_ln317

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:421 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i9 %m87, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:433 %m90 = add i10 %trunc_ln320, i10 %m74

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:462 %sext_ln325 = sext i6 %m93

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:463 %trunc_ln325 = trunc i10 %m90

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:464 %m95 = mul i7 %trunc_ln325, i7 %sext_ln325

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:465 %sext_ln326 = sext i4 %m92

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:466 %add_ln326 = add i9 %m51, i9 %sext_ln326

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:467 %m96 = add i9 %add_ln326, i9 %trunc_ln326

]]></Node>
<StgValue><ssdm name="m96"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:471 %trunc_ln328 = trunc i9 %m86

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:473 %m98 = add i6 %trunc_ln328, i6 %trunc_ln328_1

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:481 %sext_ln330 = sext i4 %m92

]]></Node>
<StgValue><ssdm name="sext_ln330"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:482 %mul_ln330 = mul i16 %zext_ln316_1, i16 %sext_ln330

]]></Node>
<StgValue><ssdm name="mul_ln330"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:483 %m100 = trunc i16 %mul_ln330

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:484 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln330, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:509 %sext_ln335 = sext i4 %m85

]]></Node>
<StgValue><ssdm name="sext_ln335"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:510 %m105 = mul i10 %m90, i10 %sext_ln335

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:512 %zext_ln336 = zext i7 %m81

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:513 %mul_ln336 = mul i15 %zext_ln316, i15 %zext_ln336

]]></Node>
<StgValue><ssdm name="mul_ln336"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:514 %m106 = trunc i15 %mul_ln336

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:515 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln336, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:523 %trunc_ln339 = trunc i9 %m86

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:578 %trunc_ln354_1 = trunc i15 %mul_ln336

]]></Node>
<StgValue><ssdm name="trunc_ln354_1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:1004 %sext_ln451 = sext i9 %m96

]]></Node>
<StgValue><ssdm name="sext_ln451"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1005 %write_ln451 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln451

]]></Node>
<StgValue><ssdm name="write_ln451"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:1006 %sext_ln452 = sext i10 %m105

]]></Node>
<StgValue><ssdm name="sext_ln452"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1007 %write_ln452 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln452

]]></Node>
<StgValue><ssdm name="write_ln452"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:380 %sext_ln308 = sext i8 %m62

]]></Node>
<StgValue><ssdm name="sext_ln308"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:381 %zext_ln308 = zext i8 %m62

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:382 %sext_ln308_1 = sext i10 %m77

]]></Node>
<StgValue><ssdm name="sext_ln308_1"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:383 %zext_ln308_1 = zext i10 %m77

]]></Node>
<StgValue><ssdm name="zext_ln308_1"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:384 %mul_ln308 = mul i11 %zext_ln308_1, i11 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:385 %m78 = trunc i11 %mul_ln308

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:386 %specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln308, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln51"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:424 %sext_ln318 = sext i9 %m86

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:425 %mul_ln318 = mul i17 %sext_ln318, i17 %sext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:426 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln318, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:427 %m88 = trunc i17 %mul_ln318

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:469 %trunc_ln327_1 = trunc i11 %mul_ln308

]]></Node>
<StgValue><ssdm name="trunc_ln327_1"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:475 %sext_ln329 = sext i7 %m95

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:476 %mul_ln329 = mul i17 %sext_ln308_1, i17 %sext_ln329

]]></Node>
<StgValue><ssdm name="mul_ln329"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:477 %specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln329, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln72"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:478 %m99 = trunc i17 %mul_ln329

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:487 %sext_ln331 = sext i12 %m100

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:488 %sext_ln331_1 = sext i12 %m82

]]></Node>
<StgValue><ssdm name="sext_ln331_1"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:489 %mul_ln331 = mul i24 %sext_ln331, i24 %sext_ln331_1

]]></Node>
<StgValue><ssdm name="mul_ln331"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:490 %specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln331, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln74"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:491 %m101 = trunc i24 %mul_ln331

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:493 %trunc_ln332 = trunc i17 %mul_ln329

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:555 %trunc_ln347 = trunc i24 %mul_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln347"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:558 %sext_ln348 = sext i6 %m98

]]></Node>
<StgValue><ssdm name="sext_ln348"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:559 %m118 = mul i7 %sext_ln348, i7 %sext_ln325

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:563 %trunc_ln350 = trunc i24 %mul_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:565 %trunc_ln351 = trunc i24 %mul_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln351"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:1000 %sext_ln449 = sext i11 %m88

]]></Node>
<StgValue><ssdm name="sext_ln449"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1001 %write_ln449 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln449

]]></Node>
<StgValue><ssdm name="write_ln449"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:435 %zext_ln321 = zext i5 %m78

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:436 %sext_ln321 = sext i3 %m89

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:437 %mul_ln321 = mul i7 %zext_ln321, i7 %sext_ln321

]]></Node>
<StgValue><ssdm name="mul_ln321"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:438 %m91 = trunc i7 %mul_ln321

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:439 %specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln321, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln64"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:454 %sext_ln324 = sext i9 %m87

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:455 %zext_ln324 = zext i9 %m87

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:457 %sext_ln324_2 = sext i5 %m78

]]></Node>
<StgValue><ssdm name="sext_ln324_2"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:458 %mul_ln324 = mul i13 %zext_ln324, i13 %sext_ln324_2

]]></Node>
<StgValue><ssdm name="mul_ln324"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:459 %m94 = trunc i13 %mul_ln324

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:460 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln324, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:470 %m97 = add i3 %trunc_ln327_1, i3 %trunc_ln327

]]></Node>
<StgValue><ssdm name="m97"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:494 %sext_ln332 = sext i6 %m98

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:495 %m102 = mul i12 %trunc_ln332, i12 %sext_ln332

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:504 %zext_ln334 = zext i10 %m90

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:505 %mul_ln334 = mul i13 %zext_ln334, i13 %sext_ln324_2

]]></Node>
<StgValue><ssdm name="mul_ln334"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:506 %m104 = trunc i13 %mul_ln334

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:507 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln334, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:518 %sext_ln337 = sext i4 %m85

]]></Node>
<StgValue><ssdm name="sext_ln337"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:519 %mul_ln337 = mul i7 %sext_ln337, i7 %sext_ln321

]]></Node>
<StgValue><ssdm name="mul_ln337"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:520 %specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln337, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln80"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:521 %m107 = trunc i7 %mul_ln337

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:524 %m109 = add i7 %m95, i7 %trunc_ln339

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:527 %zext_ln341 = zext i12 %m101

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:528 %mul_ln341 = mul i24 %zext_ln341, i24 %sext_ln331

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:529 %m111 = trunc i24 %mul_ln341

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:530 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln341, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:535 %sext_ln343 = sext i6 %m93

]]></Node>
<StgValue><ssdm name="sext_ln343"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:536 %mul_ln343 = mul i15 %sext_ln324, i15 %sext_ln343

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:537 %specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln343, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln86"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:538 %m113 = trunc i15 %mul_ln343

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:546 %sext_ln345 = sext i14 %m99

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:547 %sext_ln345_1 = sext i7 %m95

]]></Node>
<StgValue><ssdm name="sext_ln345_1"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:548 %m115 = add i15 %sext_ln345, i15 %sext_ln345_1

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:556 %sext_ln347 = sext i3 %m97

]]></Node>
<StgValue><ssdm name="sext_ln347"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:557 %m117 = mul i5 %trunc_ln347, i5 %sext_ln347

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:562 %sext_ln350 = sext i6 %m93

]]></Node>
<StgValue><ssdm name="sext_ln350"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:564 %m120 = mul i8 %trunc_ln350, i8 %sext_ln350

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:602 %trunc_ln359 = trunc i12 %m102

]]></Node>
<StgValue><ssdm name="trunc_ln359"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.115:1002 %sext_ln450 = sext i3 %m91

]]></Node>
<StgValue><ssdm name="sext_ln450"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1003 %write_ln450 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln450

]]></Node>
<StgValue><ssdm name="write_ln450"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:1010 %sext_ln454 = sext i15 %m115

]]></Node>
<StgValue><ssdm name="sext_ln454"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1011 %write_ln454 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln454

]]></Node>
<StgValue><ssdm name="write_ln454"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:456 %sext_ln324_1 = sext i5 %m78

]]></Node>
<StgValue><ssdm name="sext_ln324_1"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="18" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:497 %sext_ln333 = sext i6 %m94

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:498 %sext_ln333_1 = sext i6 %m94

]]></Node>
<StgValue><ssdm name="sext_ln333_1"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:499 %mul_ln333 = mul i11 %sext_ln333_1, i11 %sext_ln324_1

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:500 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln333, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:501 %m103 = trunc i11 %mul_ln333

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.115:525 %m110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %m87, i1 0

]]></Node>
<StgValue><ssdm name="m110"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:532 %sext_ln342 = sext i10 %m110

]]></Node>
<StgValue><ssdm name="sext_ln342"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:533 %m112 = add i11 %sext_ln333_1, i11 %sext_ln342

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:541 %sext_ln344 = sext i12 %m113

]]></Node>
<StgValue><ssdm name="sext_ln344"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:542 %mul_ln344 = mul i18 %sext_ln344, i18 %sext_ln333

]]></Node>
<StgValue><ssdm name="mul_ln344"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:543 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln344, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:544 %m114 = trunc i18 %mul_ln344

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:550 %sext_ln346 = sext i12 %m111

]]></Node>
<StgValue><ssdm name="sext_ln346"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:551 %mul_ln346 = mul i16 %sext_ln346, i16 %sext_ln330

]]></Node>
<StgValue><ssdm name="mul_ln346"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:552 %specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln346, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln89"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:553 %m116 = trunc i16 %mul_ln346

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:566 %mul_ln351 = mul i9 %m87, i9 %trunc_ln351

]]></Node>
<StgValue><ssdm name="mul_ln351"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:568 %sext_ln352 = sext i6 %m104

]]></Node>
<StgValue><ssdm name="sext_ln352"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:569 %m122 = mul i16 %sext_ln346, i16 %sext_ln352

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:577 %trunc_ln354 = trunc i16 %mul_ln346

]]></Node>
<StgValue><ssdm name="trunc_ln354"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:593 %m127 = mul i12 %m102, i12 %m113

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:603 %m129 = mul i6 %trunc_ln359, i6 %m104

]]></Node>
<StgValue><ssdm name="m129"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:632 %trunc_ln366 = trunc i12 %m127

]]></Node>
<StgValue><ssdm name="trunc_ln366"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:636 %trunc_ln373 = trunc i12 %m127

]]></Node>
<StgValue><ssdm name="trunc_ln373"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:637 %trunc_ln373_1 = trunc i11 %m112

]]></Node>
<StgValue><ssdm name="trunc_ln373_1"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:646 %sext_ln370 = sext i5 %m117

]]></Node>
<StgValue><ssdm name="sext_ln370"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:647 %zext_ln370 = zext i7 %m118

]]></Node>
<StgValue><ssdm name="zext_ln370"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:648 %mul_ln370 = mul i12 %zext_ln370, i12 %sext_ln370

]]></Node>
<StgValue><ssdm name="mul_ln370"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:649 %m140 = trunc i12 %mul_ln370

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:650 %specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln370, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln113"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:669 %trunc_ln374 = trunc i9 %mul_ln351

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:697 %trunc_ln379_1 = trunc i16 %m122

]]></Node>
<StgValue><ssdm name="trunc_ln379_1"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:1008 %sext_ln453 = sext i12 %m114

]]></Node>
<StgValue><ssdm name="sext_ln453"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1009 %write_ln453 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln453

]]></Node>
<StgValue><ssdm name="write_ln453"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="23" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:560 %zext_ln349 = zext i12 %m102

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:561 %m119 = mul i12 %m116, i12 %m102

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:579 %m124 = mul i6 %trunc_ln354, i6 %trunc_ln354_1

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="23" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:581 %zext_ln355 = zext i11 %m112

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:582 %mul_ln355 = mul i23 %zext_ln349, i23 %zext_ln355

]]></Node>
<StgValue><ssdm name="mul_ln355"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:583 %m125 = trunc i23 %mul_ln355

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:584 %specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln355, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln98"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:587 %sext_ln356 = sext i9 %m103

]]></Node>
<StgValue><ssdm name="sext_ln356"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:588 %zext_ln356 = zext i16 %m122

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:589 %mul_ln356 = mul i25 %zext_ln356, i25 %sext_ln356

]]></Node>
<StgValue><ssdm name="mul_ln356"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="13" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:590 %m126 = trunc i25 %mul_ln356

]]></Node>
<StgValue><ssdm name="m126"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:591 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln356, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:595 %sext_ln358 = sext i6 %m107

]]></Node>
<StgValue><ssdm name="sext_ln358"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:596 %zext_ln358 = zext i12 %m127

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:597 %zext_ln358_1 = zext i12 %m127

]]></Node>
<StgValue><ssdm name="zext_ln358_1"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:598 %mul_ln358 = mul i18 %zext_ln358_1, i18 %sext_ln358

]]></Node>
<StgValue><ssdm name="mul_ln358"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:599 %m128 = trunc i18 %mul_ln358

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:600 %specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln358, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln101"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:605 %sext_ln360 = sext i7 %m109

]]></Node>
<StgValue><ssdm name="sext_ln360"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="19" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:606 %sext_ln360_1 = sext i7 %m109

]]></Node>
<StgValue><ssdm name="sext_ln360_1"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:607 %mul_ln360 = mul i19 %zext_ln358, i19 %sext_ln360_1

]]></Node>
<StgValue><ssdm name="mul_ln360"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:608 %m130 = trunc i19 %mul_ln360

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:609 %specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln360, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln103"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:612 %sext_ln361 = sext i7 %m106

]]></Node>
<StgValue><ssdm name="sext_ln361"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:613 %mul_ln361 = mul i14 %sext_ln360, i14 %sext_ln361

]]></Node>
<StgValue><ssdm name="mul_ln361"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:614 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln361, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:615 %m131 = trunc i14 %mul_ln361

]]></Node>
<StgValue><ssdm name="m131"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:634 %trunc_ln367 = trunc i12 %m119

]]></Node>
<StgValue><ssdm name="trunc_ln367"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:638 %add_ln373 = add i7 %trunc_ln373, i7 %trunc_ln373_1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:667 %trunc_ln373_2 = trunc i12 %m119

]]></Node>
<StgValue><ssdm name="trunc_ln373_2"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:668 %m143 = mul i7 %trunc_ln373_2, i7 %add_ln373

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:1012 %sext_ln455 = sext i11 %m130

]]></Node>
<StgValue><ssdm name="sext_ln455"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1013 %write_ln455 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln455

]]></Node>
<StgValue><ssdm name="write_ln455"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:567 %m121 = shl i9 %mul_ln351, i9 1

]]></Node>
<StgValue><ssdm name="m121"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:571 %sext_ln353 = sext i8 %m120

]]></Node>
<StgValue><ssdm name="sext_ln353"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="20" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:572 %zext_ln353 = zext i12 %m119

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:573 %mul_ln353 = mul i20 %zext_ln353, i20 %sext_ln353

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:574 %m123 = trunc i20 %mul_ln353

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:575 %specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln353, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln96"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:617 %sext_ln362 = sext i5 %m117

]]></Node>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:618 %sext_ln362_1 = sext i5 %m117

]]></Node>
<StgValue><ssdm name="sext_ln362_1"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:619 %m132 = mul i11 %m125, i11 %sext_ln362_1

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:620 %sext_ln363 = sext i6 %m124

]]></Node>
<StgValue><ssdm name="sext_ln363"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:621 %m133 = mul i12 %m111, i12 %sext_ln363

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="22" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:625 %sext_ln365 = sext i12 %m128

]]></Node>
<StgValue><ssdm name="sext_ln365"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="22" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:626 %sext_ln365_1 = sext i10 %m110

]]></Node>
<StgValue><ssdm name="sext_ln365_1"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:627 %mul_ln365 = mul i22 %sext_ln365, i22 %sext_ln365_1

]]></Node>
<StgValue><ssdm name="mul_ln365"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:628 %specfucore_ln108 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln365, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln108"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.115:629 %m135 = trunc i22 %mul_ln365

]]></Node>
<StgValue><ssdm name="m135"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:631 %sext_ln366 = sext i9 %m121

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:633 %m136 = mul i10 %trunc_ln366, i10 %sext_ln366

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:635 %m137 = mul i5 %trunc_ln367, i5 %m117

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:640 %sext_ln369 = sext i11 %m131

]]></Node>
<StgValue><ssdm name="sext_ln369"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:641 %mul_ln369 = mul i16 %sext_ln369, i16 %sext_ln362

]]></Node>
<StgValue><ssdm name="mul_ln369"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:642 %specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln369, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln112"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:643 %m139 = trunc i16 %mul_ln369

]]></Node>
<StgValue><ssdm name="m139"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:668 %m143 = mul i7 %trunc_ln373_2, i7 %add_ln373

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="17" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:674 %sext_ln375 = sext i6 %m129

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:675 %zext_ln375 = zext i11 %m125

]]></Node>
<StgValue><ssdm name="zext_ln375"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:676 %mul_ln375 = mul i17 %zext_ln375, i17 %sext_ln375

]]></Node>
<StgValue><ssdm name="mul_ln375"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:677 %m145 = trunc i17 %mul_ln375

]]></Node>
<StgValue><ssdm name="m145"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:678 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln375, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:694 %trunc_ln388 = trunc i16 %mul_ln369

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:696 %trunc_ln379 = trunc i11 %m132

]]></Node>
<StgValue><ssdm name="trunc_ln379"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:1014 %sext_ln456 = sext i14 %m135

]]></Node>
<StgValue><ssdm name="sext_ln456"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1015 %write_ln456 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln456

]]></Node>
<StgValue><ssdm name="write_ln456"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:622 %sext_ln364 = sext i6 %m129

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:623 %m134 = add i12 %m133, i12 %sext_ln364

]]></Node>
<StgValue><ssdm name="m134"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="23" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:653 %sext_ln371 = sext i11 %m132

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="23" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:654 %sext_ln371_1 = sext i12 %m123

]]></Node>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:655 %mul_ln371 = mul i23 %sext_ln371_1, i23 %sext_ln371

]]></Node>
<StgValue><ssdm name="mul_ln371"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:656 %specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln371, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln114"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="13" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:657 %m141 = trunc i23 %mul_ln371

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:668 %m143 = mul i7 %trunc_ln373_2, i7 %add_ln373

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.115:670 %m121_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln374, i1 0

]]></Node>
<StgValue><ssdm name="m121_cast"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:671 %trunc_ln374_1 = trunc i12 %m134

]]></Node>
<StgValue><ssdm name="trunc_ln374_1"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:672 %m144 = add i7 %trunc_ln374_1, i7 %m121_cast

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:693 %sext_ln388 = sext i10 %m136

]]></Node>
<StgValue><ssdm name="sext_ln388"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:695 %add_ln388 = add i11 %trunc_ln388, i11 %sext_ln388

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:698 %m149 = mul i7 %trunc_ln379, i7 %trunc_ln379_1

]]></Node>
<StgValue><ssdm name="m149"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:717 %zext_ln383_1 = zext i5 %m137

]]></Node>
<StgValue><ssdm name="zext_ln383_1"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:718 %mul_ln383 = mul i10 %zext_ln383_1, i10 %zext_ln383_1

]]></Node>
<StgValue><ssdm name="mul_ln383"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:719 %m153 = trunc i10 %mul_ln383

]]></Node>
<StgValue><ssdm name="m153"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:720 %specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln383, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln126"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:738 %trunc_ln388_1 = trunc i12 %m134

]]></Node>
<StgValue><ssdm name="trunc_ln388_1"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:739 %m158 = mul i11 %trunc_ln388_1, i11 %add_ln388

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:1018 %sext_ln458 = sext i5 %m153

]]></Node>
<StgValue><ssdm name="sext_ln458"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1019 %write_ln458 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln458

]]></Node>
<StgValue><ssdm name="write_ln458"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:660 %sext_ln372 = sext i12 %m134

]]></Node>
<StgValue><ssdm name="sext_ln372"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:661 %sext_ln372_1 = sext i12 %m134

]]></Node>
<StgValue><ssdm name="sext_ln372_1"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="25" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:662 %zext_ln372 = zext i13 %m126

]]></Node>
<StgValue><ssdm name="zext_ln372"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:663 %mul_ln372 = mul i25 %zext_ln372, i25 %sext_ln372_1

]]></Node>
<StgValue><ssdm name="mul_ln372"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="13" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:664 %m142 = trunc i25 %mul_ln372

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:665 %specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln372, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln115"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:668 %m143 = mul i7 %trunc_ln373_2, i7 %add_ln373

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:681 %sext_ln376 = sext i7 %m144

]]></Node>
<StgValue><ssdm name="sext_ln376"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:682 %sext_ln376_1 = sext i9 %m121

]]></Node>
<StgValue><ssdm name="sext_ln376_1"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:683 %mul_ln376 = mul i16 %sext_ln376_1, i16 %sext_ln376

]]></Node>
<StgValue><ssdm name="mul_ln376"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:684 %specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln376, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln119"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:685 %m146 = trunc i16 %mul_ln376

]]></Node>
<StgValue><ssdm name="m146"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:688 %sext_ln377 = sext i12 %m133

]]></Node>
<StgValue><ssdm name="sext_ln377"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:689 %mul_ln377 = mul i24 %sext_ln372, i24 %sext_ln377

]]></Node>
<StgValue><ssdm name="mul_ln377"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:690 %specfucore_ln120 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln377, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln120"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:691 %m147 = trunc i24 %mul_ln377

]]></Node>
<StgValue><ssdm name="m147"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:706 %trunc_ln381 = trunc i25 %mul_ln372

]]></Node>
<StgValue><ssdm name="trunc_ln381"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:722 %trunc_ln384 = trunc i16 %mul_ln376

]]></Node>
<StgValue><ssdm name="trunc_ln384"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:739 %m158 = mul i11 %trunc_ln388_1, i11 %add_ln388

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:787 %trunc_ln396_1 = trunc i25 %mul_ln372

]]></Node>
<StgValue><ssdm name="trunc_ln396_1"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:789 %trunc_ln397 = trunc i24 %mul_ln377

]]></Node>
<StgValue><ssdm name="trunc_ln397"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:1016 %sext_ln457 = sext i7 %m143

]]></Node>
<StgValue><ssdm name="sext_ln457"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1017 %write_ln457 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln457

]]></Node>
<StgValue><ssdm name="write_ln457"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="533" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:700 %sext_ln380 = sext i9 %m146

]]></Node>
<StgValue><ssdm name="sext_ln380"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="19" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:701 %zext_ln380 = zext i11 %m131

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:702 %mul_ln380 = mul i19 %zext_ln380, i19 %sext_ln380

]]></Node>
<StgValue><ssdm name="mul_ln380"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:703 %m150 = trunc i19 %mul_ln380

]]></Node>
<StgValue><ssdm name="m150"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:704 %specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln380, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln123"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:707 %m151 = mul i9 %trunc_ln381, i9 %m145

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:723 %trunc_ln384_1 = trunc i19 %mul_ln380

]]></Node>
<StgValue><ssdm name="trunc_ln384_1"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:739 %m158 = mul i11 %trunc_ln388_1, i11 %add_ln388

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:766 %sext_ln393 = sext i7 %m149

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:767 %sext_ln393_1 = sext i13 %m147

]]></Node>
<StgValue><ssdm name="sext_ln393_1"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:768 %mul_ln393 = mul i20 %sext_ln393_1, i20 %sext_ln393

]]></Node>
<StgValue><ssdm name="mul_ln393"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:769 %specfucore_ln136 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln393, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln136"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="13" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:770 %m163 = trunc i20 %mul_ln393

]]></Node>
<StgValue><ssdm name="m163"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:1020 %sext_ln459 = sext i13 %m163

]]></Node>
<StgValue><ssdm name="sext_ln459"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1021 %write_ln459 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln459

]]></Node>
<StgValue><ssdm name="write_ln459"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:709 %sext_ln382 = sext i9 %m151

]]></Node>
<StgValue><ssdm name="sext_ln382"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:710 %sext_ln382_1 = sext i9 %m145

]]></Node>
<StgValue><ssdm name="sext_ln382_1"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:711 %mul_ln382 = mul i18 %sext_ln382, i18 %sext_ln382_1

]]></Node>
<StgValue><ssdm name="mul_ln382"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:712 %specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln382, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln125"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:713 %m152 = trunc i18 %mul_ln382

]]></Node>
<StgValue><ssdm name="m152"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:724 %m154 = mul i6 %trunc_ln384_1, i6 %trunc_ln384

]]></Node>
<StgValue><ssdm name="m154"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:725 %trunc_ln386 = trunc i18 %mul_ln382

]]></Node>
<StgValue><ssdm name="trunc_ln386"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:739 %m158 = mul i11 %trunc_ln388_1, i11 %add_ln388

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:746 %mul_ln390 = mul i9 %m150, i9 %m145

]]></Node>
<StgValue><ssdm name="mul_ln390"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:747 %m160 = trunc i9 %mul_ln390

]]></Node>
<StgValue><ssdm name="m160"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:748 %specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln390, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln133"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:798 %zext_ln400 = zext i9 %m145

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:799 %sext_ln400 = sext i7 %m149

]]></Node>
<StgValue><ssdm name="sext_ln400"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:800 %mul_ln400 = mul i16 %zext_ln400, i16 %sext_ln400

]]></Node>
<StgValue><ssdm name="mul_ln400"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:801 %m170 = trunc i16 %mul_ln400

]]></Node>
<StgValue><ssdm name="m170"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:802 %specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln400, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln143"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:812 %trunc_ln402_1 = trunc i18 %mul_ln382

]]></Node>
<StgValue><ssdm name="trunc_ln402_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:716 %zext_ln383 = zext i5 %m137

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:726 %sext_ln386 = sext i9 %m150

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:727 %add_ln386 = add i12 %m139, i12 %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:728 %m156 = add i12 %add_ln386, i12 %trunc_ln386

]]></Node>
<StgValue><ssdm name="m156"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="26" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:730 %zext_ln387 = zext i13 %m142

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="17" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:731 %zext_ln387_1 = zext i13 %m142

]]></Node>
<StgValue><ssdm name="zext_ln387_1"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:732 %zext_ln387_2 = zext i6 %m154

]]></Node>
<StgValue><ssdm name="zext_ln387_2"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:733 %sext_ln387 = sext i6 %m154

]]></Node>
<StgValue><ssdm name="sext_ln387"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:734 %mul_ln387 = mul i17 %zext_ln387_1, i17 %sext_ln387

]]></Node>
<StgValue><ssdm name="mul_ln387"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:735 %m157 = trunc i17 %mul_ln387

]]></Node>
<StgValue><ssdm name="m157"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:736 %specfucore_ln130 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln387, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln130"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:741 %mul_ln389 = mul i11 %zext_ln383, i11 %zext_ln387_2

]]></Node>
<StgValue><ssdm name="mul_ln389"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:742 %m159 = trunc i11 %mul_ln389

]]></Node>
<StgValue><ssdm name="m159"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:743 %specfucore_ln132 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln389, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln132"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:752 %zext_ln391_1 = zext i13 %m141

]]></Node>
<StgValue><ssdm name="zext_ln391_1"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.115:753 %mul_ln391 = mul i26 %zext_ln387, i26 %zext_ln391_1

]]></Node>
<StgValue><ssdm name="mul_ln391"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="26">
<![CDATA[
fpga_resource_hint.entry.115:754 %m161 = trunc i26 %mul_ln391

]]></Node>
<StgValue><ssdm name="m161"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:755 %specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln391, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln134"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="19" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:779 %zext_ln395 = zext i11 %m158

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:780 %sext_ln395 = sext i11 %m158

]]></Node>
<StgValue><ssdm name="sext_ln395"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:781 %sext_ln395_1 = sext i6 %m140

]]></Node>
<StgValue><ssdm name="sext_ln395_1"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:782 %mul_ln395 = mul i17 %sext_ln395, i17 %sext_ln395_1

]]></Node>
<StgValue><ssdm name="mul_ln395"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:783 %specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln395, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln138"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:784 %m165 = trunc i17 %mul_ln395

]]></Node>
<StgValue><ssdm name="m165"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:786 %trunc_ln396 = trunc i17 %mul_ln395

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:791 %trunc_ln398 = trunc i12 %m156

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="26">
<![CDATA[
fpga_resource_hint.entry.115:792 %trunc_ln398_1 = trunc i26 %mul_ln391

]]></Node>
<StgValue><ssdm name="trunc_ln398_1"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="26">
<![CDATA[
fpga_resource_hint.entry.115:794 %trunc_ln399 = trunc i26 %mul_ln391

]]></Node>
<StgValue><ssdm name="trunc_ln399"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:811 %zext_ln402 = zext i9 %m152

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:815 %mul_ln403 = mul i19 %zext_ln402, i19 %zext_ln395

]]></Node>
<StgValue><ssdm name="mul_ln403"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.115:816 %m173 = trunc i19 %mul_ln403

]]></Node>
<StgValue><ssdm name="m173"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:817 %specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln403, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln146"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:890 %trunc_ln416_1 = trunc i17 %mul_ln395

]]></Node>
<StgValue><ssdm name="trunc_ln416_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="18" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:751 %zext_ln391 = zext i13 %m141

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="17" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:758 %sext_ln392 = sext i5 %m159

]]></Node>
<StgValue><ssdm name="sext_ln392"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="18" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:759 %sext_ln392_1 = sext i5 %m159

]]></Node>
<StgValue><ssdm name="sext_ln392_1"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:760 %mul_ln392 = mul i18 %zext_ln391, i18 %sext_ln392_1

]]></Node>
<StgValue><ssdm name="mul_ln392"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:761 %trunc_ln402 = trunc i18 %mul_ln392

]]></Node>
<StgValue><ssdm name="trunc_ln402"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:762 %specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln392, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln135"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:763 %m162 = trunc i18 %mul_ln392

]]></Node>
<StgValue><ssdm name="m162"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:773 %sext_ln394 = sext i12 %m156

]]></Node>
<StgValue><ssdm name="sext_ln394"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:774 %mul_ln394 = mul i17 %sext_ln394, i17 %sext_ln392

]]></Node>
<StgValue><ssdm name="mul_ln394"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:775 %specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln394, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln137"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="13" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:776 %m164 = trunc i17 %mul_ln394

]]></Node>
<StgValue><ssdm name="m164"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:788 %m166 = add i12 %trunc_ln396, i12 %trunc_ln396_1

]]></Node>
<StgValue><ssdm name="m166"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:793 %m168 = mul i5 %trunc_ln398, i5 %trunc_ln398_1

]]></Node>
<StgValue><ssdm name="m168"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:795 %m169 = add i12 %m156, i12 %trunc_ln399

]]></Node>
<StgValue><ssdm name="m169"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:796 %trunc_ln213 = trunc i12 %m169

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:805 %zext_ln401 = zext i6 %m165

]]></Node>
<StgValue><ssdm name="zext_ln401"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:806 %zext_ln401_1 = zext i7 %m144

]]></Node>
<StgValue><ssdm name="zext_ln401_1"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:807 %mul_ln401 = mul i13 %zext_ln401, i13 %zext_ln401_1

]]></Node>
<StgValue><ssdm name="mul_ln401"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:808 %m171 = trunc i13 %mul_ln401

]]></Node>
<StgValue><ssdm name="m171"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:809 %specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln401, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln144"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:827 %sext_ln405 = sext i12 %m166

]]></Node>
<StgValue><ssdm name="sext_ln405"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:828 %sext_ln405_1 = sext i9 %m173

]]></Node>
<StgValue><ssdm name="sext_ln405_1"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:829 %m175 = mul i15 %sext_ln405, i15 %sext_ln405_1

]]></Node>
<StgValue><ssdm name="m175"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:838 %sext_ln407 = sext i8 %m157

]]></Node>
<StgValue><ssdm name="sext_ln407"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:839 %sext_ln407_1 = sext i12 %m169

]]></Node>
<StgValue><ssdm name="sext_ln407_1"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:840 %add_ln407 = add i13 %sext_ln407_1, i13 %sext_ln407

]]></Node>
<StgValue><ssdm name="add_ln407"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:858 %trunc_ln411 = trunc i13 %add_ln407

]]></Node>
<StgValue><ssdm name="trunc_ln411"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:1022 %sext_ln460 = sext i13 %m164

]]></Node>
<StgValue><ssdm name="sext_ln460"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1023 %write_ln460 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln460

]]></Node>
<StgValue><ssdm name="write_ln460"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="627" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:790 %m167 = add i9 %trunc_ln397, i9 %m162

]]></Node>
<StgValue><ssdm name="m167"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:813 %m172 = mul i10 %trunc_ln402, i10 %trunc_ln402_1

]]></Node>
<StgValue><ssdm name="m172"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:820 %sext_ln404 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="28" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:832 %sext_ln406 = sext i13 %m161

]]></Node>
<StgValue><ssdm name="sext_ln406"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="28" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:833 %zext_ln406_1 = zext i15 %m175

]]></Node>
<StgValue><ssdm name="zext_ln406_1"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
fpga_resource_hint.entry.115:834 %mul_ln406 = mul i28 %zext_ln406_1, i28 %sext_ln406

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="28">
<![CDATA[
fpga_resource_hint.entry.115:835 %m176 = trunc i28 %mul_ln406

]]></Node>
<StgValue><ssdm name="m176"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:836 %specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i28 %mul_ln406, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln149"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:849 %zext_ln409 = zext i9 %m162

]]></Node>
<StgValue><ssdm name="zext_ln409"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:850 %mul_ln409 = mul i15 %zext_ln409, i15 %sext_ln404

]]></Node>
<StgValue><ssdm name="mul_ln409"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:851 %m179 = trunc i15 %mul_ln409

]]></Node>
<StgValue><ssdm name="m179"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:852 %specfucore_ln152 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln409, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln152"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:855 %trunc_ln425 = trunc i9 %m167

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:859 %zext_ln411 = zext i5 %trunc_ln411

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:860 %mul_ln411 = mul i11 %zext_ln411, i11 %zext_ln387_2

]]></Node>
<StgValue><ssdm name="mul_ln411"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:861 %trunc_ln435 = trunc i11 %mul_ln411

]]></Node>
<StgValue><ssdm name="trunc_ln435"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:862 %specfucore_ln154 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln411, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln154"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:1024 %sext_ln461 = sext i14 %m176

]]></Node>
<StgValue><ssdm name="sext_ln461"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1025 %write_ln461 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln461

]]></Node>
<StgValue><ssdm name="write_ln461"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="646" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:821 %zext_ln404 = zext i6 %m171

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:822 %zext_ln404_1 = zext i5 %m168

]]></Node>
<StgValue><ssdm name="zext_ln404_1"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:823 %mul_ln404 = mul i11 %zext_ln404_1, i11 %zext_ln404

]]></Node>
<StgValue><ssdm name="mul_ln404"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:824 %m174 = trunc i11 %mul_ln404

]]></Node>
<StgValue><ssdm name="m174"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:825 %specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln404, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln147"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:842 %zext_ln408 = zext i10 %m172

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:843 %sext_ln408 = sext i4 %m160

]]></Node>
<StgValue><ssdm name="sext_ln408"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:844 %mul_ln408 = mul i13 %zext_ln408, i13 %sext_ln408

]]></Node>
<StgValue><ssdm name="mul_ln408"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:845 %m178 = trunc i13 %mul_ln408

]]></Node>
<StgValue><ssdm name="m178"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:846 %specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln408, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln151"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:865 %sext_ln412 = sext i12 %m166

]]></Node>
<StgValue><ssdm name="sext_ln412"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="20" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:866 %sext_ln412_1 = sext i8 %m170

]]></Node>
<StgValue><ssdm name="sext_ln412_1"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:867 %mul_ln412 = mul i20 %sext_ln412, i20 %sext_ln412_1

]]></Node>
<StgValue><ssdm name="mul_ln412"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:868 %specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln412, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln155"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:871 %sext_ln413 = sext i9 %m167

]]></Node>
<StgValue><ssdm name="sext_ln413"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:872 %zext_ln413 = zext i9 %m167

]]></Node>
<StgValue><ssdm name="zext_ln413"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:873 %mul_ln413 = mul i13 %zext_ln413, i13 %sext_ln408

]]></Node>
<StgValue><ssdm name="mul_ln413"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:874 %m183 = trunc i13 %mul_ln413

]]></Node>
<StgValue><ssdm name="m183"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:875 %specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln413, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln156"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:878 %specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln412, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln157"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="7" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:879 %m184 = trunc i20 %mul_ln412

]]></Node>
<StgValue><ssdm name="m184"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:882 %mul_ln415 = mul i18 %sext_ln413, i18 %sext_ln413

]]></Node>
<StgValue><ssdm name="mul_ln415"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:883 %specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln415, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln158"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:884 %m185 = trunc i18 %mul_ln415

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:889 %trunc_ln416 = trunc i18 %mul_ln415

]]></Node>
<StgValue><ssdm name="trunc_ln416"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:900 %trunc_ln424 = trunc i20 %mul_ln412

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="4" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:902 %trunc_ln420_1 = trunc i11 %mul_ln404

]]></Node>
<StgValue><ssdm name="trunc_ln420_1"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:904 %sext_ln421 = sext i9 %m173

]]></Node>
<StgValue><ssdm name="sext_ln421"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:905 %sext_ln421_1 = sext i9 %m179

]]></Node>
<StgValue><ssdm name="sext_ln421_1"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:906 %add_ln421 = add i10 %sext_ln421_1, i10 %sext_ln421

]]></Node>
<StgValue><ssdm name="add_ln421"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.115:917 %trunc_ln424_1 = trunc i20 %mul_ln412

]]></Node>
<StgValue><ssdm name="trunc_ln424_1"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="7" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.115:985 %trunc_ln440_1 = trunc i18 %mul_ln415

]]></Node>
<StgValue><ssdm name="trunc_ln440_1"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:1026 %sext_ln462 = sext i6 %m183

]]></Node>
<StgValue><ssdm name="sext_ln462"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1027 %write_ln462 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln462

]]></Node>
<StgValue><ssdm name="write_ln462"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="680" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="23" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:831 %zext_ln406 = zext i13 %m161

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:854 %sext_ln425 = sext i6 %m178

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:856 %mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="23" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:888 %zext_ln416_1 = zext i14 %m185

]]></Node>
<StgValue><ssdm name="zext_ln416_1"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:891 %m186 = mul i9 %trunc_ln416, i9 %trunc_ln416_1

]]></Node>
<StgValue><ssdm name="m186"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:892 %sext_ln417 = sext i7 %m184

]]></Node>
<StgValue><ssdm name="sext_ln417"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:893 %sext_ln417_1 = sext i10 %m172

]]></Node>
<StgValue><ssdm name="sext_ln417_1"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:894 %add_ln417 = add i11 %sext_ln417_1, i11 %sext_ln417

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:896 %mul_ln418 = mul i23 %zext_ln416_1, i23 %zext_ln406

]]></Node>
<StgValue><ssdm name="mul_ln418"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.115:897 %m188 = trunc i23 %mul_ln418

]]></Node>
<StgValue><ssdm name="m188"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:898 %specfucore_ln161 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln418, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln161"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:901 %trunc_ln420 = trunc i9 %m186

]]></Node>
<StgValue><ssdm name="trunc_ln420"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:903 %m190 = mul i4 %trunc_ln420, i4 %trunc_ln420_1

]]></Node>
<StgValue><ssdm name="m190"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.115:918 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln424_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:919 %m194 = add i9 %trunc_ln213, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="m194"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:923 %sext_ln426 = sext i6 %m178

]]></Node>
<StgValue><ssdm name="sext_ln426"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:924 %zext_ln426 = zext i10 %m172

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:925 %mul_ln426 = mul i15 %zext_ln426, i15 %sext_ln426

]]></Node>
<StgValue><ssdm name="mul_ln426"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:926 %m196 = trunc i15 %mul_ln426

]]></Node>
<StgValue><ssdm name="m196"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:927 %specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln426, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln169"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:939 %sext_ln429 = sext i13 %add_ln407

]]></Node>
<StgValue><ssdm name="sext_ln429"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:940 %sext_ln429_1 = sext i10 %add_ln421

]]></Node>
<StgValue><ssdm name="sext_ln429_1"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:941 %m199 = mul i15 %sext_ln429, i15 %sext_ln429_1

]]></Node>
<StgValue><ssdm name="m199"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:962 %trunc_ln435_1 = trunc i9 %m186

]]></Node>
<StgValue><ssdm name="trunc_ln435_1"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:984 %trunc_ln440 = trunc i9 %m194

]]></Node>
<StgValue><ssdm name="trunc_ln440"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:986 %m210 = mul i7 %trunc_ln440_1, i7 %trunc_ln440

]]></Node>
<StgValue><ssdm name="m210"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:1028 %sext_ln463 = sext i11 %add_ln417

]]></Node>
<StgValue><ssdm name="sext_ln463"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1029 %write_ln463 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln463

]]></Node>
<StgValue><ssdm name="write_ln463"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:1030 %sext_ln464 = sext i4 %m190

]]></Node>
<StgValue><ssdm name="sext_ln464"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1031 %write_ln464 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln464

]]></Node>
<StgValue><ssdm name="write_ln464"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:1032 %sext_ln465 = sext i15 %m199

]]></Node>
<StgValue><ssdm name="sext_ln465"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1033 %write_ln465 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln465

]]></Node>
<StgValue><ssdm name="write_ln465"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:1046 %sext_ln472 = sext i7 %m210

]]></Node>
<StgValue><ssdm name="sext_ln472"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1047 %write_ln472 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_28, i16 %sext_ln472

]]></Node>
<StgValue><ssdm name="write_ln472"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="714" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:856 %mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="25" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:886 %zext_ln416 = zext i14 %m185

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:887 %sext_ln416 = sext i14 %m185

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="24" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:908 %sext_ln422 = sext i10 %add_ln421

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:909 %mul_ln422 = mul i24 %sext_ln416, i24 %sext_ln422

]]></Node>
<StgValue><ssdm name="mul_ln422"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:910 %specfucore_ln165 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln422, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln165"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="25" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:912 %sext_ln423 = sext i11 %m188

]]></Node>
<StgValue><ssdm name="sext_ln423"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:914 %sext_ln423_1 = sext i11 %m188

]]></Node>
<StgValue><ssdm name="sext_ln423_1"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:915 %sext_ln423_2 = sext i9 %m173

]]></Node>
<StgValue><ssdm name="sext_ln423_2"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:916 %m193 = mul i14 %sext_ln423_1, i14 %sext_ln423_2

]]></Node>
<StgValue><ssdm name="m193"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:930 %sext_ln427 = sext i7 %m196

]]></Node>
<StgValue><ssdm name="sext_ln427"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:931 %sext_ln427_1 = sext i5 %m174

]]></Node>
<StgValue><ssdm name="sext_ln427_1"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:932 %mul_ln427 = mul i12 %sext_ln427, i12 %sext_ln427_1

]]></Node>
<StgValue><ssdm name="mul_ln427"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:933 %specfucore_ln170 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln427, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln170"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:934 %m197 = trunc i12 %mul_ln427

]]></Node>
<StgValue><ssdm name="m197"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:942 %sext_ln430 = sext i11 %m188

]]></Node>
<StgValue><ssdm name="sext_ln430"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:943 %add_ln430 = add i12 %sext_ln430, i12 %sext_ln427

]]></Node>
<StgValue><ssdm name="add_ln430"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:957 %trunc_ln433 = trunc i14 %m193

]]></Node>
<StgValue><ssdm name="trunc_ln433"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:958 %m203 = add i12 %trunc_ln433, i12 %trunc_ln424

]]></Node>
<StgValue><ssdm name="m203"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="15" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.115:960 %trunc_ln434 = trunc i24 %mul_ln422

]]></Node>
<StgValue><ssdm name="trunc_ln434"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:963 %m205 = mul i5 %trunc_ln435_1, i5 %trunc_ln435

]]></Node>
<StgValue><ssdm name="m205"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.115:977 %trunc_ln438 = trunc i14 %m193

]]></Node>
<StgValue><ssdm name="trunc_ln438"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:980 %mul_ln439 = mul i25 %zext_ln416, i25 %sext_ln423

]]></Node>
<StgValue><ssdm name="mul_ln439"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="13" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.115:981 %m209 = trunc i25 %mul_ln439

]]></Node>
<StgValue><ssdm name="m209"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:982 %specfucore_ln182 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln439, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln182"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:1044 %sext_ln471 = sext i13 %m209

]]></Node>
<StgValue><ssdm name="sext_ln471"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1045 %write_ln471 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_27, i16 %sext_ln471

]]></Node>
<StgValue><ssdm name="write_ln471"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="741" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:856 %mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.115:913 %zext_ln423 = zext i11 %m188

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.115:920 %sext_ln425_1 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln425_1"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:921 %m195 = add i7 %mul_ln425, i7 %sext_ln425_1

]]></Node>
<StgValue><ssdm name="m195"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="21" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:945 %sext_ln431 = sext i12 %add_ln430

]]></Node>
<StgValue><ssdm name="sext_ln431"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:946 %zext_ln431 = zext i9 %m197

]]></Node>
<StgValue><ssdm name="zext_ln431"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="21" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:947 %sext_ln431_1 = sext i9 %m197

]]></Node>
<StgValue><ssdm name="sext_ln431_1"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:948 %mul_ln431 = mul i21 %sext_ln431, i21 %sext_ln431_1

]]></Node>
<StgValue><ssdm name="mul_ln431"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:949 %specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln431, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln174"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.115:950 %m201 = trunc i21 %mul_ln431

]]></Node>
<StgValue><ssdm name="m201"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:953 %mul_ln432 = mul i17 %zext_ln423, i17 %zext_ln431

]]></Node>
<StgValue><ssdm name="mul_ln432"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.115:954 %m202 = trunc i17 %mul_ln432

]]></Node>
<StgValue><ssdm name="m202"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:955 %specfucore_ln175 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln432, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln175"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:959 %sext_ln434 = sext i12 %m203

]]></Node>
<StgValue><ssdm name="sext_ln434"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:961 %m204 = mul i15 %trunc_ln434, i15 %sext_ln434

]]></Node>
<StgValue><ssdm name="m204"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:965 %zext_ln436 = zext i7 %m184

]]></Node>
<StgValue><ssdm name="zext_ln436"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:966 %mul_ln436 = mul i9 %m197, i9 %zext_ln436

]]></Node>
<StgValue><ssdm name="mul_ln436"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:967 %m206 = trunc i9 %mul_ln436

]]></Node>
<StgValue><ssdm name="m206"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:968 %specfucore_ln179 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln436, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln179"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:978 %m208 = mul i9 %trunc_ln438, i9 %m194

]]></Node>
<StgValue><ssdm name="m208"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:987 %m211 = add i9 %m208, i9 %m186

]]></Node>
<StgValue><ssdm name="m211"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:988 %trunc_ln442 = trunc i9 %m208

]]></Node>
<StgValue><ssdm name="trunc_ln442"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.115:1034 %sext_ln466 = sext i12 %m201

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1035 %write_ln466 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_22, i16 %sext_ln466

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.115:1036 %sext_ln467 = sext i8 %m202

]]></Node>
<StgValue><ssdm name="sext_ln467"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1037 %write_ln467 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_23, i16 %sext_ln467

]]></Node>
<StgValue><ssdm name="write_ln467"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:1038 %sext_ln468 = sext i15 %m204

]]></Node>
<StgValue><ssdm name="sext_ln468"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1039 %write_ln468 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_24, i16 %sext_ln468

]]></Node>
<StgValue><ssdm name="write_ln468"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.115:1040 %sext_ln469 = sext i4 %m206

]]></Node>
<StgValue><ssdm name="sext_ln469"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1041 %write_ln469 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_25, i16 %sext_ln469

]]></Node>
<StgValue><ssdm name="write_ln469"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.115:1048 %sext_ln473 = sext i9 %m211

]]></Node>
<StgValue><ssdm name="sext_ln473"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1049 %write_ln473 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_29, i16 %sext_ln473

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="773" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:921 %m195 = add i7 %mul_ln425, i7 %sext_ln425_1

]]></Node>
<StgValue><ssdm name="m195"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:936 %sext_ln428 = sext i5 %m174

]]></Node>
<StgValue><ssdm name="sext_ln428"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:937 %sext_ln428_1 = sext i7 %m195

]]></Node>
<StgValue><ssdm name="sext_ln428_1"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:938 %m198 = mul i10 %sext_ln428_1, i10 %sext_ln428

]]></Node>
<StgValue><ssdm name="m198"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:989 %sext_ln442 = sext i5 %m205

]]></Node>
<StgValue><ssdm name="sext_ln442"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:990 %m212 = mul i7 %trunc_ln442, i7 %sext_ln442

]]></Node>
<StgValue><ssdm name="m212"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.115:1050 %sext_ln474 = sext i7 %m212

]]></Node>
<StgValue><ssdm name="sext_ln474"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1051 %write_ln474 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_30, i16 %sext_ln474

]]></Node>
<StgValue><ssdm name="write_ln474"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="781" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_92

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_21, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_22, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_23, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_24, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_25, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_26, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="844" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="848" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="849" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="850" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="853" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="854" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="855" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="856" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="859" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="860" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="861" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="862" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="863" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="865" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="866" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="869" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="871" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="872" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="873" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="874" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="875" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="877" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="878" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:97 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="879" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="880" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:99 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_22, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:101 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_23, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_24, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_25, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_26, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:109 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_27, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:111 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="893" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_28, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:113 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_29, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:115 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="897" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_30, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="898" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:145 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="899" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:153 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:154 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:160 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:161 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:167 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:168 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:174 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:178 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:184 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:185 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:195 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:196 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:202 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:203 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:208 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:216 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:222 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:223 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:228 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:229 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:235 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:236 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:241 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:242 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:246 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:261 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:263 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:266 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:269 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:271 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:277 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:278 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:284 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:287 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:293 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:294 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:299 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:300 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:306 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:311 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:313 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:314 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="941" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:321 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:326 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:328 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:341 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:349 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:351 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="947" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:357 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:358 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:365 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:368 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:373 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:379 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="953" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:387 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:391 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:396 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:403 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:409 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="958" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:418 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="959" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:422 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:423 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="961" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:428 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="962" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:434 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="963" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:440 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="964" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:441 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="965" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:446 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="966" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:447 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="967" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:452 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="968" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:453 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="969" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:461 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="970" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:474 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="971" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:479 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="972" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:480 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="973" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:485 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="974" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:486 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="975" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:492 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="976" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:496 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="977" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:502 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="978" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:503 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="979" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:508 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="980" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:511 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="981" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:516 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="982" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:517 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="983" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:522 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="984" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:526 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="985" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:531 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="986" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:534 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="987" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:539 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="988" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:540 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="989" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:545 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="990" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:549 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:554 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:570 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:576 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:580 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:585 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:586 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:592 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="998" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:594 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="999" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:601 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="1000" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:604 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="1001" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:610 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="1002" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:611 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="1003" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:616 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="1004" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:624 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="1005" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:630 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="1006" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:639 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="1007" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:644 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="1008" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:645 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="1009" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:651 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:652 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:658 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:659 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:666 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:673 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:679 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:680 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:686 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:687 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:692 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:699 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:705 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="1022" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:708 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="1023" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:714 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="1024" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:715 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="1025" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:721 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="1026" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:729 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="1027" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:737 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="1028" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:740 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="1029" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:744 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="1030" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:745 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="1031" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:749 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="1032" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:750 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="1033" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:756 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="1034" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:757 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="1035" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:764 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="1036" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:765 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="1037" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:771 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="1038" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:772 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="1039" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:777 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="1040" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:778 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="1041" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:785 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="1042" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:797 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="1043" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:803 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="1044" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:804 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="1045" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:810 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="1046" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:814 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="1047" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:818 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="1048" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:819 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="1049" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:826 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="1050" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:830 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="1051" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:837 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="1052" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:841 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="1053" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:847 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="1054" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:848 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="1055" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:853 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="1056" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:857 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="1057" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:863 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="1058" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:864 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="1059" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:869 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="1060" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:870 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="1061" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:876 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="1062" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:877 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="1063" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:880 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="1064" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:881 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="1065" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:885 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="1066" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:895 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="1067" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:899 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="1068" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:907 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="1069" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:911 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="1070" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:922 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="1071" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:928 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="1072" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:929 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="1073" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:935 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="1074" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:944 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="1075" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:951 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="1076" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:952 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="1077" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:956 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="1078" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:964 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="1079" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:969 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="1080" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:970 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="1081" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.115:971 %sext_ln437 = sext i10 %m198

]]></Node>
<StgValue><ssdm name="sext_ln437"/></StgValue>
</operation>

<operation id="1082" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.115:972 %sext_ln437_1 = sext i5 %m205

]]></Node>
<StgValue><ssdm name="sext_ln437_1"/></StgValue>
</operation>

<operation id="1083" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:973 %mul_ln437 = mul i15 %sext_ln437, i15 %sext_ln437_1

]]></Node>
<StgValue><ssdm name="mul_ln437"/></StgValue>
</operation>

<operation id="1084" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.115:974 %specfucore_ln180 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln437, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln180"/></StgValue>
</operation>

<operation id="1085" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.115:975 %m207 = trunc i15 %mul_ln437

]]></Node>
<StgValue><ssdm name="m207"/></StgValue>
</operation>

<operation id="1086" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:976 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="1087" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.115:979 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="1088" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.115:983 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="1089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.115:1042 %sext_ln470 = sext i13 %m207

]]></Node>
<StgValue><ssdm name="sext_ln470"/></StgValue>
</operation>

<operation id="1090" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.115:1043 %write_ln470 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_26, i16 %sext_ln470

]]></Node>
<StgValue><ssdm name="write_ln470"/></StgValue>
</operation>

<operation id="1091" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0">
<![CDATA[
fpga_resource_hint.entry.115:1052 %ret_ln477 = ret

]]></Node>
<StgValue><ssdm name="ret_ln477"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
