-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlPBCHDecoder\LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ConvolutionalDecoderTracebackUnit.vhd
-- Created: 2022-05-23 17:26:45
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ConvolutionalDecoderTracebackUnit
-- Source Path: 
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY work_ltehdlPBCHDecoder;
USE work.LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ltehdlPBCHDecoder_pac.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ConvolutionalDecoderTracebackUnit IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        varargout_1_0                     :   IN    std_logic;
        varargout_1_1                     :   IN    std_logic;
        varargout_1_2                     :   IN    std_logic;
        varargout_1_3                     :   IN    std_logic;
        varargout_1_4                     :   IN    std_logic;
        varargout_1_5                     :   IN    std_logic;
        varargout_1_6                     :   IN    std_logic;
        varargout_1_7                     :   IN    std_logic;
        varargout_1_8                     :   IN    std_logic;
        varargout_1_9                     :   IN    std_logic;
        varargout_1_10                    :   IN    std_logic;
        varargout_1_11                    :   IN    std_logic;
        varargout_1_12                    :   IN    std_logic;
        varargout_1_13                    :   IN    std_logic;
        varargout_1_14                    :   IN    std_logic;
        varargout_1_15                    :   IN    std_logic;
        varargout_1_16                    :   IN    std_logic;
        varargout_1_17                    :   IN    std_logic;
        varargout_1_18                    :   IN    std_logic;
        varargout_1_19                    :   IN    std_logic;
        varargout_1_20                    :   IN    std_logic;
        varargout_1_21                    :   IN    std_logic;
        varargout_1_22                    :   IN    std_logic;
        varargout_1_23                    :   IN    std_logic;
        varargout_1_24                    :   IN    std_logic;
        varargout_1_25                    :   IN    std_logic;
        varargout_1_26                    :   IN    std_logic;
        varargout_1_27                    :   IN    std_logic;
        varargout_1_28                    :   IN    std_logic;
        varargout_1_29                    :   IN    std_logic;
        varargout_1_30                    :   IN    std_logic;
        varargout_1_31                    :   IN    std_logic;
        varargout_1_32                    :   IN    std_logic;
        varargout_1_33                    :   IN    std_logic;
        varargout_1_34                    :   IN    std_logic;
        varargout_1_35                    :   IN    std_logic;
        varargout_1_36                    :   IN    std_logic;
        varargout_1_37                    :   IN    std_logic;
        varargout_1_38                    :   IN    std_logic;
        varargout_1_39                    :   IN    std_logic;
        varargout_1_40                    :   IN    std_logic;
        varargout_1_41                    :   IN    std_logic;
        varargout_1_42                    :   IN    std_logic;
        varargout_1_43                    :   IN    std_logic;
        varargout_1_44                    :   IN    std_logic;
        varargout_1_45                    :   IN    std_logic;
        varargout_1_46                    :   IN    std_logic;
        varargout_1_47                    :   IN    std_logic;
        varargout_1_48                    :   IN    std_logic;
        varargout_1_49                    :   IN    std_logic;
        varargout_1_50                    :   IN    std_logic;
        varargout_1_51                    :   IN    std_logic;
        varargout_1_52                    :   IN    std_logic;
        varargout_1_53                    :   IN    std_logic;
        varargout_1_54                    :   IN    std_logic;
        varargout_1_55                    :   IN    std_logic;
        varargout_1_56                    :   IN    std_logic;
        varargout_1_57                    :   IN    std_logic;
        varargout_1_58                    :   IN    std_logic;
        varargout_1_59                    :   IN    std_logic;
        varargout_1_60                    :   IN    std_logic;
        varargout_1_61                    :   IN    std_logic;
        varargout_1_62                    :   IN    std_logic;
        varargout_1_63                    :   IN    std_logic;
        varargout_2                       :   IN    std_logic;
        varargout_3                       :   IN    std_logic;
        varargout_4                       :   IN    std_logic;
        varargout_5                       :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
        varargout_6                       :   IN    std_logic;
        extEndMsgDelayed                  :   IN    std_logic;
        varargout_1                       :   OUT   std_logic;
        varargout_2_1                     :   OUT   std_logic;
        varargout_3_1                     :   OUT   std_logic;
        varargout_4_1                     :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ConvolutionalDecoderTracebackUnit;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlPBCHDecoder_ConvolutionalDecoderTracebackUnit IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SinglePortRAM_generic
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          din                             :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          addr                            :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          we                              :   IN    std_logic;
          dout                            :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SimpleDualPortRAM_singlebit
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          wr_din                          :   IN    std_logic;  -- ufix1
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          rd_dout                         :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SinglePortRAM_generic
    USE ENTITY work_ltehdlPBCHDecoder.LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SinglePortRAM_generic(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SimpleDualPortRAM_singlebit
    USE ENTITY work_ltehdlPBCHDecoder.LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SimpleDualPortRAM_singlebit(rtl);

  -- Constants
  CONSTANT nc                             : std_logic_vector(0 TO 2) := 
    ('1', '0', '1');  -- boolean [3]
  CONSTANT nc_0                           : std_logic_vector(0 TO 2) := 
    ('0', '0', '1');  -- boolean [3]
  CONSTANT nc_1_1                         : std_logic_vector(0 TO 2) := 
    ('0', '1', '1');  -- boolean [3]

  -- Functions
  -- HDLCODER_TO_STDLOGIC 
  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
  BEGIN
    IF arg THEN
      RETURN '1';
    ELSE
      RETURN '0';
    END IF;
  END FUNCTION;


  -- Signals
  SIGNAL tmp                              : std_logic;
  SIGNAL obj_tracebackUnit_trelDec_validInReg : std_logic;
  SIGNAL obj_tracebackUnit_trelDec_endExtInReg : std_logic;
  SIGNAL trelDecNext_state                : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL trelDecNext_state_1              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_1                            : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL trelDecNext_state_2              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL trelDecNext_state_3              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_2                            : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_3                            : std_logic;
  SIGNAL trelDecNext_count                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL trelDecNext_count_1              : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL trelDecNext_state_4              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL trelDecNext_state_5              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL trelDecNext_state_6              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL obj_tracebackUnit_trelDec_count  : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_4                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_5                            : std_logic;
  SIGNAL tmp_6                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_7                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_8                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_9                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_10                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_11                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_12                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_trelDec_state  : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_14                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_15                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_16                           : std_logic;
  SIGNAL tmp_17                           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_18                           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_20                           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_21                           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL obj_tracebackUnit_trelDec_stateReg : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL tmp_22                           : std_logic;
  SIGNAL obj_tracebackUnit_trelDec_tracingBack : std_logic;
  SIGNAL ramDataIn                        : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL varargout_1_64                   : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL trelDecNext_decisionsReg         : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL trelDecNext_decisionsReg_1       : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL obj_tracebackUnit_trelDec_decisionsReg : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL obj_tracebackUnit_trelDec_decisionsReg_1 : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL x                                : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL x_1                              : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL ramDataIn_1                      : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL wrEn                             : std_logic;
  SIGNAL varargout_1_65                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL varargout_1_unsigned             : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL obj_tracebackUnit_trelDec_RAMOutReg : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL varargout_5_unsigned             : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL obj_tracebackUnit_trelDec_winningState : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL tmp_24                           : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL p241tmp_bit_idx                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL p241tmp_add_temp                 : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL p241tmp_sub_cast                 : signed(31 DOWNTO 0);  -- int32
  SIGNAL p241tmp_sub_temp                 : signed(31 DOWNTO 0);  -- int32
  SIGNAL tmp_25                           : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL tmp_26                           : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL tmp_27                           : std_logic;  -- ufix1
  SIGNAL obj_tracebackUnit_msgBuf_RAMDataIn : std_logic;  -- ufix1
  SIGNAL trelDecNext_countReg             : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL obj_tracebackUnit_trelDec_countReg : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL trelDecNext_countReg_1           : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL trelDecNext_countReg_2           : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL obj_tracebackUnit_trelDec_countReg_1 : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL tracebackCountOut                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_28                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_29                           : std_logic;
  SIGNAL tmp_30                           : std_logic;
  SIGNAL obj_tracebackUnit_trelDec_trellisEnd : std_logic;
  SIGNAL tmp_31                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_msgBuf_tbTrainingStartAddr : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_32                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_33                           : std_logic;
  SIGNAL guard1                           : std_logic;
  SIGNAL guard1_1                         : std_logic;
  SIGNAL guard1_2                         : std_logic;
  SIGNAL tmp_34                           : std_logic;
  SIGNAL tmp_35                           : std_logic;
  SIGNAL tmp_36                           : std_logic;
  SIGNAL tmp_37                           : std_logic;
  SIGNAL tmp_38                           : std_logic;
  SIGNAL tmp_39                           : std_logic;
  SIGNAL msgLocNext_counting              : std_logic;
  SIGNAL tmp_40                           : std_logic;
  SIGNAL msgLocNext_inputCount            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_41                           : std_logic;
  SIGNAL msgLocNext_startMsg              : std_logic;
  SIGNAL obj_tracebackUnit_msgLoc_startMsg : std_logic;
  SIGNAL tmp_42                           : std_logic;
  SIGNAL tmp_43                           : std_logic;
  SIGNAL msgLocNext_inputCount_1          : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL msgLocNext_inputCount_2          : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL msgLocNext_counting_1            : std_logic;
  SIGNAL msgLocNext_counting_2            : std_logic;
  SIGNAL msgLocNext_counting_3            : std_logic;
  SIGNAL obj_tracebackUnit_msgLoc_inputCount : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_44                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_45                           : std_logic;
  SIGNAL tmp_46                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_msgLoc_counting : std_logic;
  SIGNAL tmp_47                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_48                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_49                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_50                           : std_logic;
  SIGNAL tmp_51                           : std_logic;
  SIGNAL tmp_52                           : std_logic;
  SIGNAL tmp_53                           : std_logic;
  SIGNAL tmp_54                           : std_logic;
  SIGNAL tmp_55                           : std_logic;
  SIGNAL msgLocNext_msgStartAddr          : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_56                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL msgLocNext_msgStartAddr_1        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_msgLoc_msgStartAddr : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_57                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_58                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_59                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_60                           : std_logic;
  SIGNAL tmp_61                           : std_logic;
  SIGNAL tmp_62                           : std_logic;
  SIGNAL msgLocNext_msgLengthAquired      : std_logic;
  SIGNAL msgLocNext_msgLengthAquired_1    : std_logic;
  SIGNAL msgLocNext_msgLengthAquired_2    : std_logic;
  SIGNAL tmp_63                           : std_logic;
  SIGNAL msgLocNext_msgLengthAquired_3    : std_logic;
  SIGNAL obj_tracebackUnit_msgLoc_msgLengthAquired : std_logic;
  SIGNAL tmp_64                           : std_logic;
  SIGNAL tmp_65                           : std_logic;
  SIGNAL tmp_66                           : std_logic;
  SIGNAL tmp_67                           : std_logic;
  SIGNAL tmp_68                           : std_logic;
  SIGNAL tmp_69                           : std_logic;
  SIGNAL msgLocNext_msgLengthMinus1       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_70                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL msgLocNext_msgLengthMinus1_1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_msgLoc_msgLengthMinus1 : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_71                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_72                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_73                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_74                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_75                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_tracebackUnit_msgBuf_sliceB_offset : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_76                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_77                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_78                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_79                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_80                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL obj_tracebackUnit_msgBuf_RAMWrAddr : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_81                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_82                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_83                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_84                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL msgBufNext_RAMWr                 : std_logic;
  SIGNAL tmp_85                           : std_logic;
  SIGNAL tmp_86                           : std_logic;
  SIGNAL tmp_87                           : std_logic;
  SIGNAL msgBufNext_RAMWr_1               : std_logic;
  SIGNAL msgBufNext_RAMWr_2               : std_logic;
  SIGNAL tmp_88                           : std_logic;
  SIGNAL msgBufNext_RAMWr_3               : std_logic;
  SIGNAL obj_tracebackUnit_msgBuf_RAMWr   : std_logic;
  SIGNAL tmp_89                           : std_logic;
  SIGNAL tmp_90                           : std_logic;
  SIGNAL tmp_91                           : std_logic;
  SIGNAL tmp_92                           : std_logic;
  SIGNAL tmp_93                           : std_logic;
  SIGNAL out_rsvd                         : std_logic;
  SIGNAL out_rsvd_1                       : std_logic;
  SIGNAL tmp_94                           : std_logic;
  SIGNAL obj_tracebackUnit_trelDec_trellisStart : std_logic;
  SIGNAL tmp_95                           : std_logic;
  SIGNAL out_rsvd_2                       : std_logic;
  SIGNAL out_rsvd_3                       : std_logic;
  SIGNAL tmp_96                           : std_logic;
  SIGNAL obj_tracebackUnit_msgBuf_lastWrite : std_logic;
  SIGNAL tmp_97                           : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL msgBufNext_state                 : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL tmp_98                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL msgBufNext_RAMRdAddr             : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL obj_tracebackUnit_msgBuf_RAMRdAddr : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_99                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_100                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL obj_tracebackUnit_msgBuf_state   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL tmp_102                          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL tmp_103                          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL tmp_104                          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL tmp_106                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_107                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL tmp_108                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL a                                : std_logic;  -- ufix1
  SIGNAL tmp_109                          : std_logic;
  SIGNAL obj_tracebackUnit_dataOut        : std_logic;
  SIGNAL msgBufNext_FSMCtrlOut            : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_1          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_2          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_3          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_4          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL tmp_110                          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL tmp_111                          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL tmp_112                          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_5          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_FSMCtrlOut_6          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL tmp_113                          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL obj_tracebackUnit_msgBuf_FSMCtrlOut : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL obj_tracebackUnit_msgBuf_FSMCtrlOut_1 : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_RAMCtrlOut            : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL msgBufNext_RAMCtrlOut_1          : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL obj_tracebackUnit_msgBuf_RAMCtrlOut : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL obj_tracebackUnit_msgBuf_RAMCtrlOut_1 : std_logic_vector(0 TO 2);  -- boolean [3]
  SIGNAL tmp_114                          : std_logic;
  SIGNAL obj_tracebackUnit_startOut       : std_logic;
  SIGNAL tmp_115                          : std_logic;
  SIGNAL obj_tracebackUnit_endOut         : std_logic;
  SIGNAL tmp_116                          : std_logic;
  SIGNAL obj_tracebackUnit_validOut       : std_logic;

BEGIN
  u_singlePortRam : LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SinglePortRAM_generic
    GENERIC MAP( AddrWidth => 9,
                 DataWidth => 64
                 )
    PORT MAP( clk => clk,
              enb => enb,
              din => std_logic_vector(ramDataIn_1),
              addr => std_logic_vector(obj_tracebackUnit_trelDec_count),
              we => wrEn,
              dout => varargout_1_65
              );

  u_simpleDualPortRam_singlebit : LTE_MIB_H_ip_src_ltehdlPBCHDecoder_SimpleDualPortRAM_singlebit
    GENERIC MAP( AddrWidth => 8,
                 DataWidth => 1
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => obj_tracebackUnit_msgBuf_RAMDataIn,  -- ufix1
              wr_addr => std_logic_vector(obj_tracebackUnit_msgBuf_RAMWrAddr),
              wr_en => obj_tracebackUnit_msgBuf_RAMWr,
              rd_addr => std_logic_vector(obj_tracebackUnit_msgBuf_RAMRdAddr),
              rd_dout => a  -- ufix1
              );

  tmp <= varargout_4 AND varargout_2;

  obj_tracebackUnit_trelDec_validInReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_validInReg <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_validInReg <= varargout_4;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_validInReg_reg_process;


  obj_tracebackUnit_trelDec_endExtInReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_endExtInReg <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_endExtInReg <= varargout_3;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_endExtInReg_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp242
  trelDecNext_state <= to_unsigned(16#1#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp242
  trelDecNext_state_1 <= to_unsigned(16#3#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp221
  
  tmp_1 <= trelDecNext_state WHEN obj_tracebackUnit_trelDec_endExtInReg = '0' ELSE
      trelDecNext_state_1;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp250
  trelDecNext_state_2 <= to_unsigned(16#2#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp250
  trelDecNext_state_3 <= to_unsigned(16#4#, 3);

  
  tmp_2 <= trelDecNext_state_2 WHEN varargout_6 = '0' ELSE
      trelDecNext_state_3;

  tmp_3 <= varargout_4 AND varargout_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp259
  trelDecNext_count <= to_unsigned(16#000#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp206
  trelDecNext_count_1 <= to_unsigned(16#000#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp255
  trelDecNext_state_4 <= to_unsigned(16#0#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp255
  trelDecNext_state_5 <= to_unsigned(16#4#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp201
  trelDecNext_state_6 <= to_unsigned(16#1#, 3);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp259
  tmp_4 <= obj_tracebackUnit_trelDec_count - to_unsigned(16#001#, 9);

  
  tmp_5 <= '1' WHEN obj_tracebackUnit_trelDec_count /= to_unsigned(16#000#, 9) ELSE
      '0';

  
  tmp_6 <= trelDecNext_count WHEN tmp_5 = '0' ELSE
      tmp_4;

  tmp_7 <= obj_tracebackUnit_trelDec_count - to_unsigned(16#001#, 9);

  
  tmp_8 <= obj_tracebackUnit_trelDec_count WHEN varargout_6 = '0' ELSE
      tmp_7;

  tmp_9 <= obj_tracebackUnit_trelDec_count + to_unsigned(16#001#, 9);

  tmp_10 <= obj_tracebackUnit_trelDec_count + to_unsigned(16#001#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp224
  
  tmp_11 <= tmp_10 WHEN obj_tracebackUnit_trelDec_endExtInReg = '0' ELSE
      tmp_9;

  
  tmp_12 <= obj_tracebackUnit_trelDec_count WHEN obj_tracebackUnit_trelDec_validInReg = '0' ELSE
      tmp_11;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp206
  p219_output : PROCESS (obj_tracebackUnit_trelDec_count, obj_tracebackUnit_trelDec_state, tmp_12,
       tmp_6, tmp_8)
    VARIABLE tmp13 : unsigned(8 DOWNTO 0);
  BEGIN
    CASE obj_tracebackUnit_trelDec_state IS
      WHEN "001" =>
        tmp13 := tmp_12;
      WHEN "011" =>
        tmp13 := obj_tracebackUnit_trelDec_count;
      WHEN "010" =>
        tmp13 := tmp_8;
      WHEN "100" =>
        tmp13 := tmp_6;
      WHEN OTHERS => 
        tmp13 := to_unsigned(16#000#, 9);
    END CASE;
    tmp_14 <= tmp13;
  END PROCESS p219_output;


  
  tmp_15 <= tmp_14 WHEN tmp_3 = '0' ELSE
      trelDecNext_count_1;

  obj_tracebackUnit_trelDec_count_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_count <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_count <= tmp_15;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_count_reg_process;


  
  tmp_16 <= '1' WHEN obj_tracebackUnit_trelDec_count /= to_unsigned(16#000#, 9) ELSE
      '0';

  
  tmp_17 <= trelDecNext_state_4 WHEN tmp_16 = '0' ELSE
      trelDecNext_state_5;

  
  tmp_18 <= obj_tracebackUnit_trelDec_state WHEN obj_tracebackUnit_trelDec_validInReg = '0' ELSE
      tmp_1;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp201
  p217_output : PROCESS (obj_tracebackUnit_trelDec_state, tmp_17, tmp_18, tmp_2)
    VARIABLE tmp19 : unsigned(2 DOWNTO 0);
  BEGIN
    CASE obj_tracebackUnit_trelDec_state IS
      WHEN "001" =>
        tmp19 := tmp_18;
      WHEN "011" =>
        tmp19 := to_unsigned(16#2#, 3);
      WHEN "010" =>
        tmp19 := tmp_2;
      WHEN "100" =>
        tmp19 := tmp_17;
      WHEN OTHERS => 
        tmp19 := to_unsigned(16#0#, 3);
    END CASE;
    tmp_20 <= tmp19;
  END PROCESS p217_output;


  
  tmp_21 <= tmp_20 WHEN tmp = '0' ELSE
      trelDecNext_state_6;

  obj_tracebackUnit_trelDec_state_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_state <= to_unsigned(16#0#, 3);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_state <= tmp_21;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_state_reg_process;


  obj_tracebackUnit_trelDec_stateReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_stateReg <= to_unsigned(16#0#, 3);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_stateReg <= obj_tracebackUnit_trelDec_state;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_stateReg_reg_process;


  
  tmp_22 <= '1' WHEN obj_tracebackUnit_trelDec_stateReg = to_unsigned(16#4#, 3) ELSE
      '0';

  obj_tracebackUnit_trelDec_tracingBack_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_tracingBack <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_tracingBack <= tmp_22;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_tracingBack_reg_process;


  ramDataIn <= to_unsigned(0, 64);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp162
  varargout_1_64(0) <= varargout_1_0;
  varargout_1_64(1) <= varargout_1_1;
  varargout_1_64(2) <= varargout_1_2;
  varargout_1_64(3) <= varargout_1_3;
  varargout_1_64(4) <= varargout_1_4;
  varargout_1_64(5) <= varargout_1_5;
  varargout_1_64(6) <= varargout_1_6;
  varargout_1_64(7) <= varargout_1_7;
  varargout_1_64(8) <= varargout_1_8;
  varargout_1_64(9) <= varargout_1_9;
  varargout_1_64(10) <= varargout_1_10;
  varargout_1_64(11) <= varargout_1_11;
  varargout_1_64(12) <= varargout_1_12;
  varargout_1_64(13) <= varargout_1_13;
  varargout_1_64(14) <= varargout_1_14;
  varargout_1_64(15) <= varargout_1_15;
  varargout_1_64(16) <= varargout_1_16;
  varargout_1_64(17) <= varargout_1_17;
  varargout_1_64(18) <= varargout_1_18;
  varargout_1_64(19) <= varargout_1_19;
  varargout_1_64(20) <= varargout_1_20;
  varargout_1_64(21) <= varargout_1_21;
  varargout_1_64(22) <= varargout_1_22;
  varargout_1_64(23) <= varargout_1_23;
  varargout_1_64(24) <= varargout_1_24;
  varargout_1_64(25) <= varargout_1_25;
  varargout_1_64(26) <= varargout_1_26;
  varargout_1_64(27) <= varargout_1_27;
  varargout_1_64(28) <= varargout_1_28;
  varargout_1_64(29) <= varargout_1_29;
  varargout_1_64(30) <= varargout_1_30;
  varargout_1_64(31) <= varargout_1_31;
  varargout_1_64(32) <= varargout_1_32;
  varargout_1_64(33) <= varargout_1_33;
  varargout_1_64(34) <= varargout_1_34;
  varargout_1_64(35) <= varargout_1_35;
  varargout_1_64(36) <= varargout_1_36;
  varargout_1_64(37) <= varargout_1_37;
  varargout_1_64(38) <= varargout_1_38;
  varargout_1_64(39) <= varargout_1_39;
  varargout_1_64(40) <= varargout_1_40;
  varargout_1_64(41) <= varargout_1_41;
  varargout_1_64(42) <= varargout_1_42;
  varargout_1_64(43) <= varargout_1_43;
  varargout_1_64(44) <= varargout_1_44;
  varargout_1_64(45) <= varargout_1_45;
  varargout_1_64(46) <= varargout_1_46;
  varargout_1_64(47) <= varargout_1_47;
  varargout_1_64(48) <= varargout_1_48;
  varargout_1_64(49) <= varargout_1_49;
  varargout_1_64(50) <= varargout_1_50;
  varargout_1_64(51) <= varargout_1_51;
  varargout_1_64(52) <= varargout_1_52;
  varargout_1_64(53) <= varargout_1_53;
  varargout_1_64(54) <= varargout_1_54;
  varargout_1_64(55) <= varargout_1_55;
  varargout_1_64(56) <= varargout_1_56;
  varargout_1_64(57) <= varargout_1_57;
  varargout_1_64(58) <= varargout_1_58;
  varargout_1_64(59) <= varargout_1_59;
  varargout_1_64(60) <= varargout_1_60;
  varargout_1_64(61) <= varargout_1_61;
  varargout_1_64(62) <= varargout_1_62;
  varargout_1_64(63) <= varargout_1_63;

  trelDecNext_decisionsReg <= (OTHERS => '0');

  trelDecNext_decisionsReg_1 <= varargout_1_64;

  obj_tracebackUnit_trelDec_decisionsReg_1 <= trelDecNext_decisionsReg_1;

  obj_tracebackUnit_trelDec_decisionsReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_decisionsReg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_decisionsReg <= obj_tracebackUnit_trelDec_decisionsReg_1;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_decisionsReg_reg_process;


  x <= (OTHERS => '0');

  x_1 <= obj_tracebackUnit_trelDec_decisionsReg;

  p197_output : PROCESS (ramDataIn, x_1)
    VARIABLE tmp23 : unsigned(63 DOWNTO 0);
    VARIABLE mask : unsigned(63 DOWNTO 0);
    VARIABLE tmp_0 : unsigned(63 DOWNTO 0);
    VARIABLE cast : vector_of_unsigned8(0 TO 63);
  BEGIN
    mask := to_unsigned(0, 64);
    tmp_0 := to_unsigned(0, 64);
    tmp23 := ramDataIn;

    FOR k IN 0 TO 63 LOOP
      cast(k) := unsigned(to_signed(k, 32)(7 DOWNTO 0));
      mask := to_unsigned(1, 64) sll to_integer(cast(k));
      IF x_1(k) = '1' THEN 
        tmp_0 := tmp23 OR mask;
      ELSE 
        tmp_0 := tmp23 AND ( NOT mask);
      END IF;
      tmp23 := tmp_0;
    END LOOP;

    ramDataIn_1 <= tmp23;
  END PROCESS p197_output;


  
  wrEn <= '1' WHEN obj_tracebackUnit_trelDec_state = to_unsigned(16#1#, 3) ELSE
      '0';

  varargout_1_unsigned <= unsigned(varargout_1_65);

  obj_tracebackUnit_trelDec_RAMOutReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_RAMOutReg <= to_unsigned(0, 64);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_RAMOutReg <= varargout_1_unsigned;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_RAMOutReg_reg_process;


  varargout_5_unsigned <= unsigned(varargout_5);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp213
  p241tmp_add_temp <= resize(obj_tracebackUnit_trelDec_winningState, 7) + to_unsigned(16#01#, 7);
  p241tmp_sub_cast <= signed(resize(p241tmp_add_temp, 32));
  p241tmp_sub_temp <= p241tmp_sub_cast - 1;
  p241tmp_bit_idx <= unsigned(p241tmp_sub_temp(7 DOWNTO 0));
  tmp_24 <= obj_tracebackUnit_trelDec_winningState(4 DOWNTO 0) & obj_tracebackUnit_trelDec_RAMOutReg(to_integer(p241tmp_bit_idx));

  
  tmp_25 <= obj_tracebackUnit_trelDec_winningState WHEN obj_tracebackUnit_trelDec_tracingBack = '0' ELSE
      tmp_24;

  
  tmp_26 <= tmp_25 WHEN varargout_6 = '0' ELSE
      varargout_5_unsigned;

  obj_tracebackUnit_trelDec_winningState_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_winningState <= to_unsigned(16#00#, 6);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_winningState <= tmp_26;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_winningState_reg_process;


  tmp_27 <= obj_tracebackUnit_trelDec_winningState(5);

  obj_tracebackUnit_msgBuf_RAMDataIn_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_RAMDataIn <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_RAMDataIn <= tmp_27;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_RAMDataIn_reg_process;


  trelDecNext_countReg <= (OTHERS => to_unsigned(16#000#, 9));

  trelDecNext_countReg_1 <= obj_tracebackUnit_trelDec_countReg;

  p183trelDecNext_countReg_output : PROCESS (obj_tracebackUnit_trelDec_count, obj_tracebackUnit_trelDec_countReg,
       trelDecNext_countReg_1)
  BEGIN
    trelDecNext_countReg_2 <= trelDecNext_countReg_1;
    trelDecNext_countReg_2(0) <= obj_tracebackUnit_trelDec_count;
    trelDecNext_countReg_2(1) <= obj_tracebackUnit_trelDec_countReg(0);
  END PROCESS p183trelDecNext_countReg_output;


  obj_tracebackUnit_trelDec_countReg_1 <= trelDecNext_countReg_2;

  obj_tracebackUnit_trelDec_countReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_countReg <= (OTHERS => to_unsigned(16#000#, 9));
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_countReg <= obj_tracebackUnit_trelDec_countReg_1;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_countReg_reg_process;


  tracebackCountOut <= obj_tracebackUnit_trelDec_countReg(1);

  tmp_28 <= tracebackCountOut(7 DOWNTO 0);

  
  tmp_29 <= '1' WHEN tracebackCountOut >= to_unsigned(16#028#, 9) ELSE
      '0';

  
  tmp_30 <= '1' WHEN obj_tracebackUnit_trelDec_stateReg = to_unsigned(16#3#, 3) ELSE
      '0';

  obj_tracebackUnit_trelDec_trellisEnd_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_trellisEnd <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_trellisEnd <= tmp_30;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_trellisEnd_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp88
  tmp_31 <= tracebackCountOut - to_unsigned(16#028#, 9);

  
  tmp_32 <= obj_tracebackUnit_msgBuf_tbTrainingStartAddr WHEN obj_tracebackUnit_trelDec_trellisEnd = '0' ELSE
      tmp_31;

  obj_tracebackUnit_msgBuf_tbTrainingStartAddr_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_tbTrainingStartAddr <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_tbTrainingStartAddr <= tmp_32;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_tbTrainingStartAddr_reg_process;


  
  tmp_33 <= '1' WHEN tracebackCountOut < obj_tracebackUnit_msgBuf_tbTrainingStartAddr ELSE
      '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp114
  guard1 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp104
  guard1_1 <= '1';

  guard1_2 <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp104
  
  tmp_34 <= guard1 WHEN tmp_33 = '0' ELSE
      guard1_2;

  
  tmp_35 <= guard1_1 WHEN tmp_29 = '0' ELSE
      tmp_34;

  
  tmp_36 <= '1' WHEN tracebackCountOut >= to_unsigned(16#028#, 9) ELSE
      '0';

  
  tmp_37 <= '1' WHEN tracebackCountOut < obj_tracebackUnit_msgBuf_tbTrainingStartAddr ELSE
      '0';

  tmp_38 <= varargout_4 AND varargout_2;

  tmp_39 <= varargout_4 AND varargout_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp264
  msgLocNext_counting <= '0';

  tmp_40 <= varargout_4 AND varargout_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp268
  msgLocNext_inputCount <= to_unsigned(16#000#, 9);

  tmp_41 <= varargout_4 AND varargout_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp128
  msgLocNext_startMsg <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp128
  
  tmp_42 <= obj_tracebackUnit_msgLoc_startMsg WHEN varargout_4 = '0' ELSE
      extEndMsgDelayed;

  
  tmp_43 <= tmp_42 WHEN tmp_41 = '0' ELSE
      msgLocNext_startMsg;

  obj_tracebackUnit_msgLoc_startMsg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_startMsg <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_startMsg <= tmp_43;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_startMsg_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp282
  msgLocNext_inputCount_1 <= to_unsigned(16#000#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp123
  msgLocNext_inputCount_2 <= to_unsigned(16#001#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp278
  msgLocNext_counting_1 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp278
  msgLocNext_counting_2 <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp118
  msgLocNext_counting_3 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp282
  tmp_44 <= obj_tracebackUnit_msgLoc_inputCount + to_unsigned(16#001#, 9);

  tmp_45 <= hdlcoder_to_stdlogic(obj_tracebackUnit_msgLoc_inputCount >= to_unsigned(16#028#, 9)) AND obj_tracebackUnit_msgLoc_startMsg;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp268
  
  tmp_46 <= tmp_44 WHEN tmp_45 = '0' ELSE
      msgLocNext_inputCount_1;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp150
  
  tmp_47 <= msgLocNext_inputCount WHEN obj_tracebackUnit_msgLoc_counting = '0' ELSE
      tmp_46;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp123
  
  tmp_48 <= obj_tracebackUnit_msgLoc_inputCount WHEN varargout_4 = '0' ELSE
      tmp_47;

  
  tmp_49 <= tmp_48 WHEN tmp_40 = '0' ELSE
      msgLocNext_inputCount_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp286
  -- 
  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp303
  obj_tracebackUnit_msgLoc_inputCount_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_inputCount <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_inputCount <= tmp_49;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_inputCount_reg_process;


  tmp_50 <= hdlcoder_to_stdlogic(obj_tracebackUnit_msgLoc_inputCount >= to_unsigned(16#028#, 9)) AND obj_tracebackUnit_msgLoc_startMsg;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp264
  
  tmp_51 <= msgLocNext_counting_1 WHEN tmp_50 = '0' ELSE
      msgLocNext_counting_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp147
  
  tmp_52 <= msgLocNext_counting WHEN obj_tracebackUnit_msgLoc_counting = '0' ELSE
      tmp_51;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp118
  
  tmp_53 <= obj_tracebackUnit_msgLoc_counting WHEN varargout_4 = '0' ELSE
      tmp_52;

  
  tmp_54 <= tmp_53 WHEN tmp_39 = '0' ELSE
      msgLocNext_counting_3;

  obj_tracebackUnit_msgLoc_counting_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_counting <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_counting <= tmp_54;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_counting_reg_process;


  tmp_55 <= hdlcoder_to_stdlogic(obj_tracebackUnit_msgLoc_inputCount >= to_unsigned(16#028#, 9)) AND obj_tracebackUnit_msgLoc_startMsg;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp286
  msgLocNext_msgStartAddr <= to_unsigned(16#000#, 9);

  
  tmp_56 <= msgLocNext_msgStartAddr WHEN tmp_55 = '0' ELSE
      obj_tracebackUnit_msgLoc_inputCount;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp133
  msgLocNext_msgStartAddr_1 <= to_unsigned(16#000#, 9);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp153
  
  tmp_57 <= obj_tracebackUnit_msgLoc_msgStartAddr WHEN obj_tracebackUnit_msgLoc_counting = '0' ELSE
      tmp_56;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp133
  
  tmp_58 <= obj_tracebackUnit_msgLoc_msgStartAddr WHEN varargout_4 = '0' ELSE
      tmp_57;

  
  tmp_59 <= tmp_58 WHEN tmp_38 = '0' ELSE
      msgLocNext_msgStartAddr_1;

  obj_tracebackUnit_msgLoc_msgStartAddr_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_msgStartAddr <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_msgStartAddr <= tmp_59;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_msgStartAddr_reg_process;


  
  tmp_60 <= '1' WHEN tracebackCountOut >= obj_tracebackUnit_msgLoc_msgStartAddr ELSE
      '0';

  tmp_61 <= varargout_4 AND varargout_2;

  tmp_62 <= varargout_4 AND varargout_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp299
  msgLocNext_msgLengthAquired <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp306
  msgLocNext_msgLengthAquired_1 <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp306
  msgLocNext_msgLengthAquired_2 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp299
  
  tmp_63 <= msgLocNext_msgLengthAquired_1 WHEN extEndMsgDelayed = '0' ELSE
      msgLocNext_msgLengthAquired_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp143
  msgLocNext_msgLengthAquired_3 <= '0';

  tmp_64 <=  NOT obj_tracebackUnit_msgLoc_msgLengthAquired;

  
  tmp_65 <= msgLocNext_msgLengthAquired WHEN tmp_64 = '0' ELSE
      tmp_63;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp159
  
  tmp_66 <= obj_tracebackUnit_msgLoc_msgLengthAquired WHEN obj_tracebackUnit_msgLoc_counting = '0' ELSE
      tmp_65;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp143
  
  tmp_67 <= obj_tracebackUnit_msgLoc_msgLengthAquired WHEN varargout_4 = '0' ELSE
      tmp_66;

  
  tmp_68 <= tmp_67 WHEN tmp_62 = '0' ELSE
      msgLocNext_msgLengthAquired_3;

  obj_tracebackUnit_msgLoc_msgLengthAquired_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_msgLengthAquired <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_msgLengthAquired <= tmp_68;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_msgLengthAquired_reg_process;


  tmp_69 <=  NOT obj_tracebackUnit_msgLoc_msgLengthAquired;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp303
  msgLocNext_msgLengthMinus1 <= to_unsigned(16#000#, 9);

  
  tmp_70 <= msgLocNext_msgLengthMinus1 WHEN extEndMsgDelayed = '0' ELSE
      obj_tracebackUnit_msgLoc_inputCount;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp138
  msgLocNext_msgLengthMinus1_1 <= to_unsigned(16#000#, 9);

  
  tmp_71 <= obj_tracebackUnit_msgLoc_msgLengthMinus1 WHEN tmp_69 = '0' ELSE
      tmp_70;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp156
  
  tmp_72 <= obj_tracebackUnit_msgLoc_msgLengthMinus1 WHEN obj_tracebackUnit_msgLoc_counting = '0' ELSE
      tmp_71;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp138
  
  tmp_73 <= obj_tracebackUnit_msgLoc_msgLengthMinus1 WHEN varargout_4 = '0' ELSE
      tmp_72;

  
  tmp_74 <= tmp_73 WHEN tmp_61 = '0' ELSE
      msgLocNext_msgLengthMinus1_1;

  obj_tracebackUnit_msgLoc_msgLengthMinus1_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgLoc_msgLengthMinus1 <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgLoc_msgLengthMinus1 <= tmp_74;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgLoc_msgLengthMinus1_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp92
  tmp_75 <= resize(resize(obj_tracebackUnit_msgLoc_msgStartAddr, 11) - resize(resize(obj_tracebackUnit_msgLoc_msgLengthMinus1, 10) + to_unsigned(16#001#, 10), 11), 9);

  
  tmp_76 <= obj_tracebackUnit_msgBuf_sliceB_offset WHEN obj_tracebackUnit_trelDec_trellisEnd = '0' ELSE
      tmp_75;

  obj_tracebackUnit_msgBuf_sliceB_offset_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_sliceB_offset <= to_unsigned(16#000#, 9);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_sliceB_offset <= tmp_76;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_sliceB_offset_reg_process;


  tmp_77 <= resize(resize(tracebackCountOut, 10) - resize(obj_tracebackUnit_msgBuf_sliceB_offset, 10), 8);

  tmp_78 <= resize(resize(tracebackCountOut, 10) - resize(obj_tracebackUnit_msgLoc_msgStartAddr, 10), 8);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp108
  
  tmp_79 <= tmp_77 WHEN tmp_60 = '0' ELSE
      tmp_78;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp94
  tmp_80 <= tracebackCountOut(7 DOWNTO 0);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp98
  
  tmp_81 <= obj_tracebackUnit_msgBuf_RAMWrAddr WHEN tmp_37 = '0' ELSE
      tmp_79;

  
  tmp_82 <= obj_tracebackUnit_msgBuf_RAMWrAddr WHEN tmp_36 = '0' ELSE
      tmp_81;

  
  tmp_83 <= tmp_82 WHEN tmp_35 = '0' ELSE
      tmp_80;

  
  tmp_84 <= tmp_28 WHEN obj_tracebackUnit_trelDec_tracingBack = '0' ELSE
      tmp_83;

  obj_tracebackUnit_msgBuf_RAMWrAddr_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_RAMWrAddr <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_RAMWrAddr <= tmp_84;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_RAMWrAddr_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp81
  msgBufNext_RAMWr <= '0';

  
  tmp_85 <= '1' WHEN tracebackCountOut >= to_unsigned(16#028#, 9) ELSE
      '0';

  
  tmp_86 <= '1' WHEN tracebackCountOut < obj_tracebackUnit_msgBuf_tbTrainingStartAddr ELSE
      '0';

  
  tmp_87 <= '1' WHEN tracebackCountOut >= obj_tracebackUnit_msgLoc_msgStartAddr ELSE
      '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp168
  msgBufNext_RAMWr_1 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp168
  msgBufNext_RAMWr_2 <= '1';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp111
  
  tmp_88 <= msgBufNext_RAMWr_1 WHEN tmp_87 = '0' ELSE
      msgBufNext_RAMWr_2;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp96
  msgBufNext_RAMWr_3 <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp101
  
  tmp_89 <= obj_tracebackUnit_msgBuf_RAMWr WHEN tmp_86 = '0' ELSE
      tmp_88;

  
  tmp_90 <= obj_tracebackUnit_msgBuf_RAMWr WHEN tmp_85 = '0' ELSE
      tmp_89;

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp81
  
  tmp_91 <= tmp_90 WHEN tmp_35 = '0' ELSE
      msgBufNext_RAMWr_3;

  
  tmp_92 <= msgBufNext_RAMWr WHEN obj_tracebackUnit_trelDec_tracingBack = '0' ELSE
      tmp_91;

  obj_tracebackUnit_msgBuf_RAMWr_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_RAMWr <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_RAMWr <= tmp_92;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_RAMWr_reg_process;


  
  tmp_93 <= '1' WHEN (obj_tracebackUnit_trelDec_stateReg = to_unsigned(16#1#, 3)) AND (trelDecNext_countReg_1(0) = to_unsigned(16#000#, 9)) ELSE
      '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp187
  out_rsvd <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp187
  out_rsvd_1 <= '1';

  
  tmp_94 <= out_rsvd WHEN tmp_93 = '0' ELSE
      out_rsvd_1;

  obj_tracebackUnit_trelDec_trellisStart_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_trelDec_trellisStart <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_trelDec_trellisStart <= tmp_94;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_trelDec_trellisStart_reg_process;


  tmp_95 <= obj_tracebackUnit_trelDec_tracingBack AND hdlcoder_to_stdlogic(tracebackCountOut = to_unsigned(16#028#, 9));

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp73
  out_rsvd_2 <= '0';

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp73
  out_rsvd_3 <= '1';

  
  tmp_96 <= out_rsvd_2 WHEN tmp_95 = '0' ELSE
      out_rsvd_3;

  obj_tracebackUnit_msgBuf_lastWrite_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_lastWrite <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_lastWrite <= tmp_96;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_lastWrite_reg_process;


  tmp_97 <= to_unsigned(16#0#, 2);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp54
  msgBufNext_state <= to_unsigned(16#1#, 2);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl
  tmp_98 <= to_unsigned(16#00#, 8);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp59
  msgBufNext_RAMRdAddr <= to_unsigned(16#00#, 8);

  tmp_99 <= obj_tracebackUnit_msgBuf_RAMRdAddr + to_unsigned(16#01#, 8);

  tmp_100 <= obj_tracebackUnit_msgBuf_RAMRdAddr + to_unsigned(16#01#, 8);

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp66
  p1_output : PROCESS (obj_tracebackUnit_msgBuf_RAMRdAddr, obj_tracebackUnit_msgBuf_lastWrite,
       obj_tracebackUnit_msgBuf_state,
       obj_tracebackUnit_msgLoc_msgLengthMinus1)
    VARIABLE tmp101 : unsigned(1 DOWNTO 0);
    VARIABLE tmp_01 : unsigned(1 DOWNTO 0);
    VARIABLE tmp_13 : unsigned(1 DOWNTO 0);
  BEGIN
    tmp101 := to_unsigned(16#0#, 2);
    tmp_01 := to_unsigned(16#0#, 2);
    CASE obj_tracebackUnit_msgBuf_state IS
      WHEN "01" =>
        IF obj_tracebackUnit_msgBuf_lastWrite = '1' THEN 
          tmp101 := to_unsigned(16#2#, 2);
        ELSE 
          tmp101 := to_unsigned(16#1#, 2);
        END IF;
        tmp_13 := tmp101;
      WHEN "10" =>
        IF resize(obj_tracebackUnit_msgBuf_RAMRdAddr, 10) = (resize(obj_tracebackUnit_msgLoc_msgLengthMinus1, 10) - to_unsigned(16#001#, 10)) THEN 
          tmp_01 := to_unsigned(16#0#, 2);
        ELSE 
          tmp_01 := to_unsigned(16#2#, 2);
        END IF;
        tmp_13 := tmp_01;
      WHEN OTHERS => 
        tmp_13 := to_unsigned(16#0#, 2);
    END CASE;
    tmp_102 <= tmp_13;
  END PROCESS p1_output;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp54
  
  tmp_103 <= tmp_102 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      tmp_97;

  
  tmp_104 <= tmp_103 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      msgBufNext_state;

  obj_tracebackUnit_msgBuf_state_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_state <= to_unsigned(16#0#, 2);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_state <= tmp_104;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_state_reg_process;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp69
  p1_1_output : PROCESS (obj_tracebackUnit_msgBuf_RAMRdAddr, obj_tracebackUnit_msgBuf_state,
       obj_tracebackUnit_msgLoc_msgLengthMinus1, tmp_100, tmp_99)
    VARIABLE tmp105 : unsigned(7 DOWNTO 0);
    VARIABLE tmp_02 : unsigned(7 DOWNTO 0);
  BEGIN
    tmp105 := to_unsigned(16#00#, 8);
    CASE obj_tracebackUnit_msgBuf_state IS
      WHEN "01" =>
        tmp_02 := to_unsigned(16#00#, 8);
      WHEN "10" =>
        IF resize(obj_tracebackUnit_msgBuf_RAMRdAddr, 10) = (resize(obj_tracebackUnit_msgLoc_msgLengthMinus1, 10) - to_unsigned(16#001#, 10)) THEN 
          tmp105 := tmp_99;
        ELSE 
          tmp105 := tmp_100;
        END IF;
        tmp_02 := tmp105;
      WHEN OTHERS => 
        tmp_02 := to_unsigned(16#00#, 8);
    END CASE;
    tmp_106 <= tmp_02;
  END PROCESS p1_1_output;


  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp59
  
  tmp_107 <= tmp_106 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      tmp_98;

  
  tmp_108 <= tmp_107 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      msgBufNext_RAMRdAddr;

  obj_tracebackUnit_msgBuf_RAMRdAddr_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_RAMRdAddr <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_RAMRdAddr <= tmp_108;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_RAMRdAddr_reg_process;


  
  tmp_109 <= '1' WHEN a /= '0' ELSE
      '0';

  obj_tracebackUnit_dataOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_dataOut <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_dataOut <= tmp_109;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_dataOut_reg_process;


  msgBufNext_FSMCtrlOut <= (OTHERS => '0');

  msgBufNext_FSMCtrlOut_1 <= (OTHERS => '0');

  msgBufNext_FSMCtrlOut_2 <= (OTHERS => '0');

  msgBufNext_FSMCtrlOut_3 <= (OTHERS => '0');

  msgBufNext_FSMCtrlOut_4 <= (OTHERS => '0');

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp63
  p1_2_output : PROCESS (obj_tracebackUnit_msgBuf_RAMRdAddr, obj_tracebackUnit_msgBuf_lastWrite,
       obj_tracebackUnit_msgBuf_state,
       obj_tracebackUnit_msgLoc_msgLengthMinus1)
    VARIABLE msgBufNext_FSMCtrlOut1 : std_logic_vector(0 TO 2);
  BEGIN
    CASE obj_tracebackUnit_msgBuf_state IS
      WHEN "01" =>
        IF obj_tracebackUnit_msgBuf_lastWrite = '1' THEN 
          msgBufNext_FSMCtrlOut1 := nc;
        ELSE 
          msgBufNext_FSMCtrlOut1 := (OTHERS => '0');
        END IF;
      WHEN "10" =>
        IF resize(obj_tracebackUnit_msgBuf_RAMRdAddr, 10) = (resize(obj_tracebackUnit_msgLoc_msgLengthMinus1, 10) - to_unsigned(16#001#, 10)) THEN 
          msgBufNext_FSMCtrlOut1 := nc_1_1;
        ELSE 
          msgBufNext_FSMCtrlOut1 := nc_0;
        END IF;
      WHEN OTHERS => 
        msgBufNext_FSMCtrlOut1 := (OTHERS => '0');
    END CASE;
    tmp_110 <= msgBufNext_FSMCtrlOut1;
  END PROCESS p1_2_output;


  tmp_111 <= (OTHERS => '0');

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_falseregionp49
  
  tmp_112 <= tmp_110 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      tmp_111;

  msgBufNext_FSMCtrlOut_5 <= (OTHERS => '0');

  -- HDL code generation from MATLAB function: SystemCore_stepImpl_trueregionp49
  msgBufNext_FSMCtrlOut_6 <= (OTHERS => '0');

  
  tmp_113 <= tmp_112 WHEN obj_tracebackUnit_trelDec_trellisStart = '0' ELSE
      msgBufNext_FSMCtrlOut_6;

  obj_tracebackUnit_msgBuf_FSMCtrlOut_1 <= tmp_113;

  obj_tracebackUnit_msgBuf_FSMCtrlOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_FSMCtrlOut <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_FSMCtrlOut <= obj_tracebackUnit_msgBuf_FSMCtrlOut_1;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_FSMCtrlOut_reg_process;


  msgBufNext_RAMCtrlOut <= (OTHERS => '0');

  msgBufNext_RAMCtrlOut_1 <= obj_tracebackUnit_msgBuf_FSMCtrlOut;

  obj_tracebackUnit_msgBuf_RAMCtrlOut_1 <= msgBufNext_RAMCtrlOut_1;

  obj_tracebackUnit_msgBuf_RAMCtrlOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_msgBuf_RAMCtrlOut <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        obj_tracebackUnit_msgBuf_RAMCtrlOut <= obj_tracebackUnit_msgBuf_RAMCtrlOut_1;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_msgBuf_RAMCtrlOut_reg_process;


  tmp_114 <= obj_tracebackUnit_msgBuf_RAMCtrlOut(0);

  obj_tracebackUnit_startOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_startOut <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_startOut <= tmp_114;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_startOut_reg_process;


  tmp_115 <= obj_tracebackUnit_msgBuf_RAMCtrlOut(1);

  obj_tracebackUnit_endOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_endOut <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_endOut <= tmp_115;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_endOut_reg_process;


  tmp_116 <= obj_tracebackUnit_msgBuf_RAMCtrlOut(2);

  obj_tracebackUnit_validOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_tracebackUnit_validOut <= '0';
      ELSIF enb = '1' THEN
        obj_tracebackUnit_validOut <= tmp_116;
      END IF;
    END IF;
  END PROCESS obj_tracebackUnit_validOut_reg_process;


  varargout_1 <= obj_tracebackUnit_dataOut;

  varargout_2_1 <= obj_tracebackUnit_startOut;

  varargout_3_1 <= obj_tracebackUnit_endOut;

  varargout_4_1 <= obj_tracebackUnit_validOut;

END rtl;

