11:16:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\project\SoC_project\temp_xsdb_launch_script.tcl
11:16:14 INFO  : Registering command handlers for Vitis TCF services
11:16:15 INFO  : XSCT server has started successfully.
11:16:15 INFO  : Successfully done setting XSCT server connection channel  
11:16:15 INFO  : plnx-install-location is set to ''
11:16:15 INFO  : Successfully done query RDI_DATADIR 
11:16:15 INFO  : Successfully done setting workspace for the tool. 
11:18:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\project\SoC_project\temp_xsdb_launch_script.tcl
11:18:01 INFO  : XSCT server has started successfully.
11:18:01 INFO  : Successfully done setting XSCT server connection channel  
11:18:01 INFO  : plnx-install-location is set to ''
11:18:01 INFO  : Successfully done setting workspace for the tool. 
11:18:01 INFO  : Successfully done query RDI_DATADIR 
11:18:01 INFO  : Registering command handlers for Vitis TCF services
08:18:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\project\SoC_project\temp_xsdb_launch_script.tcl
08:18:32 INFO  : Registering command handlers for Vitis TCF services
08:18:33 INFO  : XSCT server has started successfully.
08:18:33 INFO  : plnx-install-location is set to ''
08:18:33 INFO  : Successfully done setting XSCT server connection channel  
08:18:33 INFO  : Successfully done query RDI_DATADIR 
08:18:33 INFO  : Successfully done setting workspace for the tool. 
08:48:28 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
08:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
08:51:00 INFO  : 'jtag frequency' command is executed.
08:51:00 INFO  : Context for 'APU' is selected.
08:51:00 INFO  : System reset is completed.
08:51:03 INFO  : 'after 3000' command is executed.
08:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
08:51:05 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
08:51:05 INFO  : Context for 'APU' is selected.
08:51:05 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
08:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
08:51:05 INFO  : Context for 'APU' is selected.
08:51:05 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
08:51:05 INFO  : 'ps7_init' command is executed.
08:51:05 INFO  : 'ps7_post_config' command is executed.
08:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:05 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
08:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

08:51:05 INFO  : Memory regions updated for context APU
08:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:06 INFO  : 'con' command is executed.
08:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:51:06 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:01:27 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:02:04 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:03:58 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:04:13 INFO  : Disconnected from the channel tcfchan#2.
09:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:04:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:04:14 INFO  : 'jtag frequency' command is executed.
09:04:14 INFO  : Context for 'APU' is selected.
09:04:14 INFO  : System reset is completed.
09:04:17 INFO  : 'after 3000' command is executed.
09:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:04:19 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:04:19 INFO  : Context for 'APU' is selected.
09:04:19 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:04:19 INFO  : Context for 'APU' is selected.
09:04:19 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:04:19 INFO  : 'ps7_init' command is executed.
09:04:19 INFO  : 'ps7_post_config' command is executed.
09:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:19 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:04:20 INFO  : Memory regions updated for context APU
09:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:20 INFO  : 'con' command is executed.
09:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:04:20 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:05:25 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:05:33 INFO  : Disconnected from the channel tcfchan#3.
09:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:05:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:05:34 INFO  : 'jtag frequency' command is executed.
09:05:34 INFO  : Context for 'APU' is selected.
09:05:34 INFO  : System reset is completed.
09:05:37 INFO  : 'after 3000' command is executed.
09:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:05:38 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:05:38 INFO  : Context for 'APU' is selected.
09:05:38 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:05:38 INFO  : Context for 'APU' is selected.
09:05:38 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:05:38 INFO  : 'ps7_init' command is executed.
09:05:38 INFO  : 'ps7_post_config' command is executed.
09:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:05:39 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:05:39 INFO  : Memory regions updated for context APU
09:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:05:39 INFO  : 'con' command is executed.
09:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:05:39 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:07:38 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:08:08 INFO  : Disconnected from the channel tcfchan#4.
09:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:08:09 INFO  : 'jtag frequency' command is executed.
09:08:09 INFO  : Context for 'APU' is selected.
09:08:09 INFO  : System reset is completed.
09:08:12 INFO  : 'after 3000' command is executed.
09:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:08:13 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:08:13 INFO  : Context for 'APU' is selected.
09:08:13 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:08:13 INFO  : Context for 'APU' is selected.
09:08:13 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:08:13 INFO  : 'ps7_init' command is executed.
09:08:13 INFO  : 'ps7_post_config' command is executed.
09:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:08:14 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:08:14 INFO  : Memory regions updated for context APU
09:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:08:14 INFO  : 'con' command is executed.
09:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:08:14 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:11:03 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:11:11 INFO  : Disconnected from the channel tcfchan#5.
09:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:11:11 INFO  : 'jtag frequency' command is executed.
09:11:11 INFO  : Context for 'APU' is selected.
09:11:11 INFO  : System reset is completed.
09:11:14 INFO  : 'after 3000' command is executed.
09:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:11:16 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:11:16 INFO  : Context for 'APU' is selected.
09:11:16 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:16 INFO  : Context for 'APU' is selected.
09:11:16 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:11:16 INFO  : 'ps7_init' command is executed.
09:11:16 INFO  : 'ps7_post_config' command is executed.
09:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:16 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:16 INFO  : Memory regions updated for context APU
09:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:16 INFO  : 'con' command is executed.
09:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:11:16 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:12:18 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:12:26 INFO  : Disconnected from the channel tcfchan#6.
09:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:12:27 INFO  : 'jtag frequency' command is executed.
09:12:27 INFO  : Context for 'APU' is selected.
09:12:27 INFO  : System reset is completed.
09:12:30 INFO  : 'after 3000' command is executed.
09:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:12:31 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:12:31 INFO  : Context for 'APU' is selected.
09:12:31 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:32 INFO  : Context for 'APU' is selected.
09:12:32 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:12:32 INFO  : 'ps7_init' command is executed.
09:12:32 INFO  : 'ps7_post_config' command is executed.
09:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:32 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:32 INFO  : Memory regions updated for context APU
09:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:32 INFO  : 'con' command is executed.
09:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:12:32 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:12:39 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:12:47 INFO  : Disconnected from the channel tcfchan#7.
09:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:12:48 INFO  : 'jtag frequency' command is executed.
09:12:48 INFO  : Context for 'APU' is selected.
09:12:48 INFO  : System reset is completed.
09:12:51 INFO  : 'after 3000' command is executed.
09:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:12:52 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:12:52 INFO  : Context for 'APU' is selected.
09:12:52 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:52 INFO  : Context for 'APU' is selected.
09:12:52 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:12:53 INFO  : 'ps7_init' command is executed.
09:12:53 INFO  : 'ps7_post_config' command is executed.
09:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:53 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:53 INFO  : Memory regions updated for context APU
09:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:53 INFO  : 'con' command is executed.
09:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:12:53 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:28:04 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:28:27 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:28:34 INFO  : Disconnected from the channel tcfchan#8.
09:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:28:34 INFO  : 'jtag frequency' command is executed.
09:28:34 INFO  : Context for 'APU' is selected.
09:28:34 INFO  : System reset is completed.
09:28:37 INFO  : 'after 3000' command is executed.
09:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:28:39 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:28:39 INFO  : 'ps7_init' command is executed.
09:28:39 INFO  : 'ps7_post_config' command is executed.
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:39 INFO  : Memory regions updated for context APU
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : 'con' command is executed.
09:28:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:39 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:29:24 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:29:31 INFO  : Disconnected from the channel tcfchan#9.
09:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:29:31 INFO  : 'jtag frequency' command is executed.
09:29:31 INFO  : Context for 'APU' is selected.
09:29:31 INFO  : System reset is completed.
09:29:34 INFO  : 'after 3000' command is executed.
09:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:29:36 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:29:36 INFO  : Context for 'APU' is selected.
09:29:36 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:36 INFO  : Context for 'APU' is selected.
09:29:36 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:29:36 INFO  : 'ps7_init' command is executed.
09:29:36 INFO  : 'ps7_post_config' command is executed.
09:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:36 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:36 INFO  : Memory regions updated for context APU
09:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:37 INFO  : 'con' command is executed.
09:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:37 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:30:33 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:30:40 INFO  : Disconnected from the channel tcfchan#10.
09:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:30:40 INFO  : 'jtag frequency' command is executed.
09:30:41 INFO  : Context for 'APU' is selected.
09:30:41 INFO  : System reset is completed.
09:30:44 INFO  : 'after 3000' command is executed.
09:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:30:45 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:30:45 INFO  : Context for 'APU' is selected.
09:30:45 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:45 INFO  : Context for 'APU' is selected.
09:30:45 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:30:45 INFO  : 'ps7_init' command is executed.
09:30:45 INFO  : 'ps7_post_config' command is executed.
09:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:46 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:46 INFO  : Memory regions updated for context APU
09:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:46 INFO  : 'con' command is executed.
09:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:46 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:31:17 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:31:25 INFO  : Disconnected from the channel tcfchan#11.
09:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:31:25 INFO  : 'jtag frequency' command is executed.
09:31:25 INFO  : Context for 'APU' is selected.
09:31:25 INFO  : System reset is completed.
09:31:28 INFO  : 'after 3000' command is executed.
09:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:31:30 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:31:30 INFO  : Context for 'APU' is selected.
09:31:30 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:30 INFO  : Context for 'APU' is selected.
09:31:30 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:31:30 INFO  : 'ps7_init' command is executed.
09:31:30 INFO  : 'ps7_post_config' command is executed.
09:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:30 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:31 INFO  : Memory regions updated for context APU
09:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:31 INFO  : 'con' command is executed.
09:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:31 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:32:00 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:32:07 INFO  : Disconnected from the channel tcfchan#12.
09:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:32:07 INFO  : 'jtag frequency' command is executed.
09:32:07 INFO  : Context for 'APU' is selected.
09:32:07 INFO  : System reset is completed.
09:32:10 INFO  : 'after 3000' command is executed.
09:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:32:12 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:32:12 INFO  : Context for 'APU' is selected.
09:32:12 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:32:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:12 INFO  : Context for 'APU' is selected.
09:32:12 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:32:12 INFO  : 'ps7_init' command is executed.
09:32:12 INFO  : 'ps7_post_config' command is executed.
09:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:12 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:12 INFO  : Memory regions updated for context APU
09:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:12 INFO  : 'con' command is executed.
09:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:12 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:32:49 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:33:07 INFO  : Disconnected from the channel tcfchan#13.
09:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:33:08 INFO  : 'jtag frequency' command is executed.
09:33:08 INFO  : Context for 'APU' is selected.
09:33:08 INFO  : System reset is completed.
09:33:11 INFO  : 'after 3000' command is executed.
09:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:33:12 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:33:12 INFO  : Context for 'APU' is selected.
09:33:12 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:12 INFO  : Context for 'APU' is selected.
09:33:12 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:33:12 INFO  : 'ps7_init' command is executed.
09:33:12 INFO  : 'ps7_post_config' command is executed.
09:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:13 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:13 INFO  : Memory regions updated for context APU
09:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:13 INFO  : 'con' command is executed.
09:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:33:13 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:34:09 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:34:16 INFO  : Disconnected from the channel tcfchan#15.
09:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:34:16 INFO  : 'jtag frequency' command is executed.
09:34:16 INFO  : Context for 'APU' is selected.
09:34:16 INFO  : System reset is completed.
09:34:19 INFO  : 'after 3000' command is executed.
09:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:34:21 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:34:21 INFO  : Context for 'APU' is selected.
09:34:21 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:21 INFO  : Context for 'APU' is selected.
09:34:21 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:34:21 INFO  : 'ps7_init' command is executed.
09:34:21 INFO  : 'ps7_post_config' command is executed.
09:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:21 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:21 INFO  : Memory regions updated for context APU
09:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:22 INFO  : 'con' command is executed.
09:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:34:22 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:34:50 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:34:58 INFO  : Disconnected from the channel tcfchan#16.
09:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:34:59 INFO  : 'jtag frequency' command is executed.
09:34:59 INFO  : Context for 'APU' is selected.
09:34:59 INFO  : System reset is completed.
09:35:02 INFO  : 'after 3000' command is executed.
09:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:35:03 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:35:03 INFO  : Context for 'APU' is selected.
09:35:03 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:03 INFO  : Context for 'APU' is selected.
09:35:03 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:35:04 INFO  : 'ps7_init' command is executed.
09:35:04 INFO  : 'ps7_post_config' command is executed.
09:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:04 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:04 INFO  : Memory regions updated for context APU
09:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:04 INFO  : 'con' command is executed.
09:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:04 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:36:17 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
09:36:23 INFO  : Disconnected from the channel tcfchan#17.
09:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
09:36:24 INFO  : 'jtag frequency' command is executed.
09:36:24 INFO  : Context for 'APU' is selected.
09:36:24 INFO  : System reset is completed.
09:36:27 INFO  : 'after 3000' command is executed.
09:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
09:36:28 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
09:36:28 INFO  : Context for 'APU' is selected.
09:36:28 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
09:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:28 INFO  : Context for 'APU' is selected.
09:36:28 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:36:29 INFO  : 'ps7_init' command is executed.
09:36:29 INFO  : 'ps7_post_config' command is executed.
09:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:29 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:29 INFO  : Memory regions updated for context APU
09:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:29 INFO  : 'con' command is executed.
09:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:29 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
09:59:45 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
10:00:00 INFO  : Disconnected from the channel tcfchan#18.
10:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
10:00:01 INFO  : 'jtag frequency' command is executed.
10:00:01 INFO  : Context for 'APU' is selected.
10:00:01 INFO  : System reset is completed.
10:00:04 INFO  : 'after 3000' command is executed.
10:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
10:00:05 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
10:00:05 INFO  : Context for 'APU' is selected.
10:00:05 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
10:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:05 INFO  : Context for 'APU' is selected.
10:00:05 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
10:00:06 INFO  : 'ps7_init' command is executed.
10:00:06 INFO  : 'ps7_post_config' command is executed.
10:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:06 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:06 INFO  : Memory regions updated for context APU
10:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:06 INFO  : 'con' command is executed.
10:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:06 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
10:02:53 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
10:03:02 INFO  : Disconnected from the channel tcfchan#20.
10:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
10:03:02 INFO  : 'jtag frequency' command is executed.
10:03:02 INFO  : Context for 'APU' is selected.
10:03:02 INFO  : System reset is completed.
10:03:05 INFO  : 'after 3000' command is executed.
10:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
10:03:07 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
10:03:07 INFO  : Context for 'APU' is selected.
10:03:07 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
10:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:07 INFO  : Context for 'APU' is selected.
10:03:07 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
10:03:07 INFO  : 'ps7_init' command is executed.
10:03:07 INFO  : 'ps7_post_config' command is executed.
10:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:07 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:08 INFO  : Memory regions updated for context APU
10:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:08 INFO  : 'con' command is executed.
10:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:03:08 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
10:12:02 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
10:12:38 INFO  : Checking for BSP changes to sync application flags for project 'SoC_Vitis'...
10:12:45 INFO  : Disconnected from the channel tcfchan#21.
10:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
10:12:45 INFO  : 'jtag frequency' command is executed.
10:12:45 INFO  : Context for 'APU' is selected.
10:12:45 INFO  : System reset is completed.
10:12:48 INFO  : 'after 3000' command is executed.
10:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
10:12:50 INFO  : FPGA configured successfully with bitstream "H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit"
10:12:50 INFO  : Context for 'APU' is selected.
10:12:50 INFO  : Hardware design information is loaded from 'H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa'.
10:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:50 INFO  : Context for 'APU' is selected.
10:12:50 INFO  : Sourcing of 'H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl' is done.
10:12:50 INFO  : 'ps7_init' command is executed.
10:12:50 INFO  : 'ps7_post_config' command is executed.
10:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:50 INFO  : The application 'H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/project/SoC_project/SoC_Vitis/_ide/bitstream/design_aes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/project/SoC_project/design_aes_wrapper/export/design_aes_wrapper/hw/design_aes_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/project/SoC_project/SoC_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/project/SoC_project/SoC_Vitis/Debug/SoC_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:50 INFO  : Memory regions updated for context APU
10:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:50 INFO  : 'con' command is executed.
10:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:12:50 INFO  : Launch script is exported to file 'H:\project\SoC_project\.sdk\launch_scripts\single_application_debug\systemdebugger_soc_vitis_system_standalone.tcl'
