
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019c80  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026ec  08019e60  08019e60  0001ae60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c54c  0801c54c  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c54c  0801c54c  0001d54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c554  0801c554  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c554  0801c554  0001d554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c558  0801c558  0001d558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801c55c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003af0  20000368  0801c8c4  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e58  0801c8c4  0001ee58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f5a3  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007bf2  00000000  00000000  0004d93b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002508  00000000  00000000  00055530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c0e  00000000  00000000  00057a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f599  00000000  00000000  00059646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003c116  00000000  00000000  00088bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfd6e  00000000  00000000  000c4cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a4a63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a7a8  00000000  00000000  001a4aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001af250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08019e48 	.word	0x08019e48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08019e48 	.word	0x08019e48

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fc6e 	bl	800283c <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd12 	bl	8002990 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fda2 	bl	8002abc <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 ff98 	bl	8002eb4 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 f92f 	bl	80031f8 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 f924 	bl	80031f8 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc3b 	bl	800287c <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fd74 	bl	8002afc <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 f92b 	bl	8003278 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 f924 	bl	8003278 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f016 fcab 	bl	8017caa <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f016 fcb8 	bl	8017cde <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fe55 	bl	8002076 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe37 	bl	8002076 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f016 fcb3 	bl	8017dde <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 f88c 	bl	80055a0 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	b29a      	uxth	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fde9 	bl	8002076 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 ff18 	bl	80032f8 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fc70 	bl	8002dc8 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f016 fbf5 	bl	8017cde <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 f8b1 	bl	800367c <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fda3 	bl	80020a6 <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c9      	b.n	8001704 <automation_load_rules+0x1c8>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c3      	b.n	8001704 <automation_load_rules+0x1c8>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12d      	bne.n	80015ea <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001592:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001596:	2200      	movs	r2, #0
 8001598:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800159a:	1cb9      	adds	r1, r7, #2
 800159c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a0:	2202      	movs	r2, #2
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 fd7f 	bl	80020a6 <EEPROM_LoadBlock>
 80015a8:	4603      	mov	r3, r0
 80015aa:	f083 0301 	eor.w	r3, r3, #1
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <automation_load_rules+0x7c>
			return false;
 80015b4:	2300      	movs	r3, #0
 80015b6:	e0a5      	b.n	8001704 <automation_load_rules+0x1c8>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b8:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015bc:	2102      	movs	r1, #2
 80015be:	4618      	mov	r0, r3
 80015c0:	f003 ffee 	bl	80055a0 <modbus_crc16>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015ca:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ce:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015d8:	429a      	cmp	r2, r3
 80015da:	d001      	beq.n	80015e0 <automation_load_rules+0xa4>
			return false;
 80015dc:	2300      	movs	r3, #0
 80015de:	e091      	b.n	8001704 <automation_load_rules+0x1c8>
		}

		rule_count = 0;
 80015e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001710 <automation_load_rules+0x1d4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	801a      	strh	r2, [r3, #0]
		return true;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e08c      	b.n	8001704 <automation_load_rules+0x1c8>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015ea:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ee:	461a      	mov	r2, r3
 80015f0:	0092      	lsls	r2, r2, #2
 80015f2:	441a      	add	r2, r3
 80015f4:	0052      	lsls	r2, r2, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001600:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001604:	4618      	mov	r0, r3
 8001606:	f000 fd4e 	bl	80020a6 <EEPROM_LoadBlock>
 800160a:	4603      	mov	r3, r0
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <automation_load_rules+0xde>
		return false;
 8001616:	2300      	movs	r3, #0
 8001618:	e074      	b.n	8001704 <automation_load_rules+0x1c8>
	}
	addr += saved_count * sizeof(LogicRule);
 800161a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161e:	461a      	mov	r2, r3
 8001620:	0092      	lsls	r2, r2, #2
 8001622:	441a      	add	r2, r3
 8001624:	0052      	lsls	r2, r2, #1
 8001626:	4413      	add	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	b29a      	uxth	r2, r3
 800162c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001630:	4413      	add	r3, r2
 8001632:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 8001636:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800163a:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001642:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 8001646:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164a:	2202      	movs	r2, #2
 800164c:	4618      	mov	r0, r3
 800164e:	f000 fd2a 	bl	80020a6 <EEPROM_LoadBlock>
 8001652:	4603      	mov	r3, r0
 8001654:	f083 0301 	eor.w	r3, r3, #1
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <automation_load_rules+0x126>
		return false;
 800165e:	2300      	movs	r3, #0
 8001660:	e050      	b.n	8001704 <automation_load_rules+0x1c8>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001662:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001666:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800166e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	3302      	adds	r3, #2
 8001674:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001678:	4611      	mov	r1, r2
 800167a:	2216      	movs	r2, #22
 800167c:	fb01 f202 	mul.w	r2, r1, r2
 8001680:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001684:	4618      	mov	r0, r3
 8001686:	f016 fbaa 	bl	8017dde <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800168e:	461a      	mov	r2, r3
 8001690:	2316      	movs	r3, #22
 8001692:	fb02 f303 	mul.w	r3, r2, r3
 8001696:	1c9a      	adds	r2, r3, #2
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f003 ff7f 	bl	80055a0 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 80016a8:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80016ac:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d001      	beq.n	80016be <automation_load_rules+0x182>
		return false;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e022      	b.n	8001704 <automation_load_rules+0x1c8>
	}

	addr += sizeof(stored_crc);
 80016be:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c2:	3302      	adds	r3, #2
 80016c4:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016cc:	461a      	mov	r2, r3
 80016ce:	2316      	movs	r3, #22
 80016d0:	fb03 f202 	mul.w	r2, r3, r2
 80016d4:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80016d8:	4619      	mov	r1, r3
 80016da:	480e      	ldr	r0, [pc, #56]	@ (8001714 <automation_load_rules+0x1d8>)
 80016dc:	f016 fb7f 	bl	8017dde <memcpy>
	rule_count = saved_count;
 80016e0:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <automation_load_rules+0x1d4>)
 80016e6:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016ec:	4618      	mov	r0, r3
 80016ee:	f001 feb5 	bl	800345c <io_virtual_load>
 80016f2:	4603      	mov	r3, r0
 80016f4:	f083 0301 	eor.w	r3, r3, #1
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <automation_load_rules+0x1c6>
		return false;
 80016fe:	2300      	movs	r3, #0
 8001700:	e000      	b.n	8001704 <automation_load_rules+0x1c8>
	}

	return true;
 8001702:	2301      	movs	r3, #1
}
 8001704:	4618      	mov	r0, r3
 8001706:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000644 	.word	0x20000644
 8001714:	20000384 	.word	0x20000384

08001718 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800171c:	f000 fe3a 	bl	8002394 <ssd1306_Init>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <display_Boot>:

void display_Boot(void) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800172a:	2000      	movs	r0, #0
 800172c:	f000 fe9c 	bl	8002468 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001730:	2114      	movs	r1, #20
 8001732:	200a      	movs	r0, #10
 8001734:	f000 ffe4 	bl	8002700 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001738:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <display_Boot+0x44>)
 800173a:	2201      	movs	r2, #1
 800173c:	9200      	str	r2, [sp, #0]
 800173e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001740:	480a      	ldr	r0, [pc, #40]	@ (800176c <display_Boot+0x48>)
 8001742:	f000 ffb7 	bl	80026b4 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 8001746:	212d      	movs	r1, #45	@ 0x2d
 8001748:	2019      	movs	r0, #25
 800174a:	f000 ffd9 	bl	8002700 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 800174e:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <display_Boot+0x4c>)
 8001750:	2201      	movs	r2, #1
 8001752:	9200      	str	r2, [sp, #0]
 8001754:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001756:	4807      	ldr	r0, [pc, #28]	@ (8001774 <display_Boot+0x50>)
 8001758:	f000 ffac 	bl	80026b4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800175c:	f000 fe9c 	bl	8002498 <ssd1306_UpdateScreen>
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	0801bd4c 	.word	0x0801bd4c
 800176c:	08019e60 	.word	0x08019e60
 8001770:	0801bd40 	.word	0x0801bd40
 8001774:	08019e6c 	.word	0x08019e6c

08001778 <display_StatusPage>:

void display_StatusPage(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b08e      	sub	sp, #56	@ 0x38
 800177c:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 800177e:	4bbf      	ldr	r3, [pc, #764]	@ (8001a7c <display_StatusPage+0x304>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	2b06      	cmp	r3, #6
 8001784:	f200 82e4 	bhi.w	8001d50 <display_StatusPage+0x5d8>
 8001788:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <display_StatusPage+0x18>)
 800178a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178e:	bf00      	nop
 8001790:	080017ad 	.word	0x080017ad
 8001794:	08001891 	.word	0x08001891
 8001798:	08001987 	.word	0x08001987
 800179c:	08001ac1 	.word	0x08001ac1
 80017a0:	08001b3b 	.word	0x08001b3b
 80017a4:	08001c11 	.word	0x08001c11
 80017a8:	08001ccb 	.word	0x08001ccb
		case 0:
			ssd1306_Fill(Black);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f000 fe5b 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017b2:	2100      	movs	r1, #0
 80017b4:	2019      	movs	r0, #25
 80017b6:	f000 ffa3 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ba:	4bb1      	ldr	r3, [pc, #708]	@ (8001a80 <display_StatusPage+0x308>)
 80017bc:	2201      	movs	r2, #1
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c2:	48b0      	ldr	r0, [pc, #704]	@ (8001a84 <display_StatusPage+0x30c>)
 80017c4:	f000 ff76 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c8:	2119      	movs	r1, #25
 80017ca:	2002      	movs	r0, #2
 80017cc:	f000 ff98 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017d0:	f003 feda 	bl	8005588 <modbusGetSlaveAddress>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	49aa      	ldr	r1, [pc, #680]	@ (8001a88 <display_StatusPage+0x310>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f016 f9fe 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e4:	4ba9      	ldr	r3, [pc, #676]	@ (8001a8c <display_StatusPage+0x314>)
 80017e6:	f107 000c 	add.w	r0, r7, #12
 80017ea:	2201      	movs	r2, #1
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f0:	f000 ff60 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f4:	2128      	movs	r1, #40	@ 0x28
 80017f6:	2002      	movs	r0, #2
 80017f8:	f000 ff82 	bl	8002700 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017fc:	f000 fd5c 	bl	80022b8 <INA226_ReadBusVoltage>
 8001800:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001804:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001808:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800180c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	dd0a      	ble.n	800182c <display_StatusPage+0xb4>
 8001816:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001818:	f7fe febe 	bl	8000598 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	f107 000c 	add.w	r0, r7, #12
 8001824:	499a      	ldr	r1, [pc, #616]	@ (8001a90 <display_StatusPage+0x318>)
 8001826:	f016 f9db 	bl	8017be0 <siprintf>
 800182a:	e009      	b.n	8001840 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800182c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800182e:	f7fe feb3 	bl	8000598 <__aeabi_f2d>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	f107 000c 	add.w	r0, r7, #12
 800183a:	4996      	ldr	r1, [pc, #600]	@ (8001a94 <display_StatusPage+0x31c>)
 800183c:	f016 f9d0 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001840:	4b92      	ldr	r3, [pc, #584]	@ (8001a8c <display_StatusPage+0x314>)
 8001842:	f107 000c 	add.w	r0, r7, #12
 8001846:	2201      	movs	r2, #1
 8001848:	9200      	str	r2, [sp, #0]
 800184a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800184c:	f000 ff32 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001850:	2137      	movs	r1, #55	@ 0x37
 8001852:	2002      	movs	r0, #2
 8001854:	f000 ff54 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001858:	f000 fd4e 	bl	80022f8 <INA226_ReadCurrent>
 800185c:	eef0 7a40 	vmov.f32	s15, s0
 8001860:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a98 <display_StatusPage+0x320>
 8001864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001868:	ee17 0a90 	vmov	r0, s15
 800186c:	f7fe fe94 	bl	8000598 <__aeabi_f2d>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	f107 000c 	add.w	r0, r7, #12
 8001878:	4988      	ldr	r1, [pc, #544]	@ (8001a9c <display_StatusPage+0x324>)
 800187a:	f016 f9b1 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187e:	4b83      	ldr	r3, [pc, #524]	@ (8001a8c <display_StatusPage+0x314>)
 8001880:	f107 000c 	add.w	r0, r7, #12
 8001884:	2201      	movs	r2, #1
 8001886:	9200      	str	r2, [sp, #0]
 8001888:	cb0e      	ldmia	r3, {r1, r2, r3}
 800188a:	f000 ff13 	bl	80026b4 <ssd1306_WriteString>
			break;
 800188e:	e25f      	b.n	8001d50 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 8001890:	2000      	movs	r0, #0
 8001892:	f000 fde9 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001896:	2100      	movs	r1, #0
 8001898:	201e      	movs	r0, #30
 800189a:	f000 ff31 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189e:	4b78      	ldr	r3, [pc, #480]	@ (8001a80 <display_StatusPage+0x308>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	9200      	str	r2, [sp, #0]
 80018a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a6:	487e      	ldr	r0, [pc, #504]	@ (8001aa0 <display_StatusPage+0x328>)
 80018a8:	f000 ff04 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018ac:	2119      	movs	r1, #25
 80018ae:	2002      	movs	r0, #2
 80018b0:	f000 ff26 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b4:	2000      	movs	r0, #0
 80018b6:	f000 ffc1 	bl	800283c <io_coil_read>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <display_StatusPage+0x14c>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x32c>)
 80018c2:	e000      	b.n	80018c6 <display_StatusPage+0x14e>
 80018c4:	4a78      	ldr	r2, [pc, #480]	@ (8001aa8 <display_StatusPage+0x330>)
 80018c6:	f107 030c 	add.w	r3, r7, #12
 80018ca:	4978      	ldr	r1, [pc, #480]	@ (8001aac <display_StatusPage+0x334>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f016 f987 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018d2:	4b6e      	ldr	r3, [pc, #440]	@ (8001a8c <display_StatusPage+0x314>)
 80018d4:	f107 000c 	add.w	r0, r7, #12
 80018d8:	2201      	movs	r2, #1
 80018da:	9200      	str	r2, [sp, #0]
 80018dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018de:	f000 fee9 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018e2:	2128      	movs	r1, #40	@ 0x28
 80018e4:	2002      	movs	r0, #2
 80018e6:	f000 ff0b 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018ea:	2001      	movs	r0, #1
 80018ec:	f000 ffa6 	bl	800283c <io_coil_read>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <display_StatusPage+0x182>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x32c>)
 80018f8:	e000      	b.n	80018fc <display_StatusPage+0x184>
 80018fa:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa8 <display_StatusPage+0x330>)
 80018fc:	f107 030c 	add.w	r3, r7, #12
 8001900:	496b      	ldr	r1, [pc, #428]	@ (8001ab0 <display_StatusPage+0x338>)
 8001902:	4618      	mov	r0, r3
 8001904:	f016 f96c 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001908:	4b60      	ldr	r3, [pc, #384]	@ (8001a8c <display_StatusPage+0x314>)
 800190a:	f107 000c 	add.w	r0, r7, #12
 800190e:	2201      	movs	r2, #1
 8001910:	9200      	str	r2, [sp, #0]
 8001912:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001914:	f000 fece 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001918:	2119      	movs	r1, #25
 800191a:	203c      	movs	r0, #60	@ 0x3c
 800191c:	f000 fef0 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001920:	2002      	movs	r0, #2
 8001922:	f000 ff8b 	bl	800283c <io_coil_read>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <display_StatusPage+0x1b8>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x32c>)
 800192e:	e000      	b.n	8001932 <display_StatusPage+0x1ba>
 8001930:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa8 <display_StatusPage+0x330>)
 8001932:	f107 030c 	add.w	r3, r7, #12
 8001936:	495f      	ldr	r1, [pc, #380]	@ (8001ab4 <display_StatusPage+0x33c>)
 8001938:	4618      	mov	r0, r3
 800193a:	f016 f951 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193e:	4b53      	ldr	r3, [pc, #332]	@ (8001a8c <display_StatusPage+0x314>)
 8001940:	f107 000c 	add.w	r0, r7, #12
 8001944:	2201      	movs	r2, #1
 8001946:	9200      	str	r2, [sp, #0]
 8001948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194a:	f000 feb3 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194e:	2128      	movs	r1, #40	@ 0x28
 8001950:	203c      	movs	r0, #60	@ 0x3c
 8001952:	f000 fed5 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001956:	2003      	movs	r0, #3
 8001958:	f000 ff70 	bl	800283c <io_coil_read>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <display_StatusPage+0x1ee>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x32c>)
 8001964:	e000      	b.n	8001968 <display_StatusPage+0x1f0>
 8001966:	4a50      	ldr	r2, [pc, #320]	@ (8001aa8 <display_StatusPage+0x330>)
 8001968:	f107 030c 	add.w	r3, r7, #12
 800196c:	4952      	ldr	r1, [pc, #328]	@ (8001ab8 <display_StatusPage+0x340>)
 800196e:	4618      	mov	r0, r3
 8001970:	f016 f936 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001974:	4b45      	ldr	r3, [pc, #276]	@ (8001a8c <display_StatusPage+0x314>)
 8001976:	f107 000c 	add.w	r0, r7, #12
 800197a:	2201      	movs	r2, #1
 800197c:	9200      	str	r2, [sp, #0]
 800197e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001980:	f000 fe98 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001984:	e1e4      	b.n	8001d50 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 8001986:	2000      	movs	r0, #0
 8001988:	f000 fd6e 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800198c:	2100      	movs	r1, #0
 800198e:	2004      	movs	r0, #4
 8001990:	f000 feb6 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001994:	4b3a      	ldr	r3, [pc, #232]	@ (8001a80 <display_StatusPage+0x308>)
 8001996:	2201      	movs	r2, #1
 8001998:	9200      	str	r2, [sp, #0]
 800199a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800199c:	4847      	ldr	r0, [pc, #284]	@ (8001abc <display_StatusPage+0x344>)
 800199e:	f000 fe89 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019a2:	2119      	movs	r1, #25
 80019a4:	2002      	movs	r0, #2
 80019a6:	f000 feab 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019aa:	2000      	movs	r0, #0
 80019ac:	f000 fff0 	bl	8002990 <io_discrete_in_read>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <display_StatusPage+0x242>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x32c>)
 80019b8:	e000      	b.n	80019bc <display_StatusPage+0x244>
 80019ba:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa8 <display_StatusPage+0x330>)
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	493a      	ldr	r1, [pc, #232]	@ (8001aac <display_StatusPage+0x334>)
 80019c2:	4618      	mov	r0, r3
 80019c4:	f016 f90c 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c8:	4b30      	ldr	r3, [pc, #192]	@ (8001a8c <display_StatusPage+0x314>)
 80019ca:	f107 000c 	add.w	r0, r7, #12
 80019ce:	2201      	movs	r2, #1
 80019d0:	9200      	str	r2, [sp, #0]
 80019d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d4:	f000 fe6e 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d8:	2128      	movs	r1, #40	@ 0x28
 80019da:	2002      	movs	r0, #2
 80019dc:	f000 fe90 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019e0:	2001      	movs	r0, #1
 80019e2:	f000 ffd5 	bl	8002990 <io_discrete_in_read>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <display_StatusPage+0x278>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x32c>)
 80019ee:	e000      	b.n	80019f2 <display_StatusPage+0x27a>
 80019f0:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa8 <display_StatusPage+0x330>)
 80019f2:	f107 030c 	add.w	r3, r7, #12
 80019f6:	492e      	ldr	r1, [pc, #184]	@ (8001ab0 <display_StatusPage+0x338>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f016 f8f1 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <display_StatusPage+0x314>)
 8001a00:	f107 000c 	add.w	r0, r7, #12
 8001a04:	2201      	movs	r2, #1
 8001a06:	9200      	str	r2, [sp, #0]
 8001a08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0a:	f000 fe53 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0e:	2119      	movs	r1, #25
 8001a10:	203c      	movs	r0, #60	@ 0x3c
 8001a12:	f000 fe75 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a16:	2002      	movs	r0, #2
 8001a18:	f000 ffba 	bl	8002990 <io_discrete_in_read>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <display_StatusPage+0x2ae>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x32c>)
 8001a24:	e000      	b.n	8001a28 <display_StatusPage+0x2b0>
 8001a26:	4a20      	ldr	r2, [pc, #128]	@ (8001aa8 <display_StatusPage+0x330>)
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	4921      	ldr	r1, [pc, #132]	@ (8001ab4 <display_StatusPage+0x33c>)
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f016 f8d6 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a34:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <display_StatusPage+0x314>)
 8001a36:	f107 000c 	add.w	r0, r7, #12
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	9200      	str	r2, [sp, #0]
 8001a3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a40:	f000 fe38 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a44:	2128      	movs	r1, #40	@ 0x28
 8001a46:	203c      	movs	r0, #60	@ 0x3c
 8001a48:	f000 fe5a 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f000 ff9f 	bl	8002990 <io_discrete_in_read>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <display_StatusPage+0x2e4>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x32c>)
 8001a5a:	e000      	b.n	8001a5e <display_StatusPage+0x2e6>
 8001a5c:	4a12      	ldr	r2, [pc, #72]	@ (8001aa8 <display_StatusPage+0x330>)
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	4915      	ldr	r1, [pc, #84]	@ (8001ab8 <display_StatusPage+0x340>)
 8001a64:	4618      	mov	r0, r3
 8001a66:	f016 f8bb 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <display_StatusPage+0x314>)
 8001a6c:	f107 000c 	add.w	r0, r7, #12
 8001a70:	2201      	movs	r2, #1
 8001a72:	9200      	str	r2, [sp, #0]
 8001a74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a76:	f000 fe1d 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001a7a:	e169      	b.n	8001d50 <display_StatusPage+0x5d8>
 8001a7c:	20000646 	.word	0x20000646
 8001a80:	0801bd4c 	.word	0x0801bd4c
 8001a84:	08019e78 	.word	0x08019e78
 8001a88:	08019e80 	.word	0x08019e80
 8001a8c:	0801bd34 	.word	0x0801bd34
 8001a90:	08019e94 	.word	0x08019e94
 8001a94:	08019ea4 	.word	0x08019ea4
 8001a98:	447a0000 	.word	0x447a0000
 8001a9c:	08019eb4 	.word	0x08019eb4
 8001aa0:	08019ec4 	.word	0x08019ec4
 8001aa4:	08019ecc 	.word	0x08019ecc
 8001aa8:	08019ed0 	.word	0x08019ed0
 8001aac:	08019ed4 	.word	0x08019ed4
 8001ab0:	08019edc 	.word	0x08019edc
 8001ab4:	08019ee4 	.word	0x08019ee4
 8001ab8:	08019eec 	.word	0x08019eec
 8001abc:	08019ef4 	.word	0x08019ef4
		case 3:
			ssd1306_Fill(Black);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f000 fcd1 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f000 fe19 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ace:	4bae      	ldr	r3, [pc, #696]	@ (8001d88 <display_StatusPage+0x610>)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	9200      	str	r2, [sp, #0]
 8001ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad6:	48ad      	ldr	r0, [pc, #692]	@ (8001d8c <display_StatusPage+0x614>)
 8001ad8:	f000 fdec 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001adc:	2119      	movs	r1, #25
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f000 fe0e 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 ffe9 	bl	8002abc <io_holding_reg_read>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	f107 030c 	add.w	r3, r7, #12
 8001af2:	49a7      	ldr	r1, [pc, #668]	@ (8001d90 <display_StatusPage+0x618>)
 8001af4:	4618      	mov	r0, r3
 8001af6:	f016 f873 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001afa:	4ba6      	ldr	r3, [pc, #664]	@ (8001d94 <display_StatusPage+0x61c>)
 8001afc:	f107 000c 	add.w	r0, r7, #12
 8001b00:	2201      	movs	r2, #1
 8001b02:	9200      	str	r2, [sp, #0]
 8001b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b06:	f000 fdd5 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b0a:	2128      	movs	r1, #40	@ 0x28
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	f000 fdf7 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b12:	2001      	movs	r0, #1
 8001b14:	f000 ffd2 	bl	8002abc <io_holding_reg_read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	499d      	ldr	r1, [pc, #628]	@ (8001d98 <display_StatusPage+0x620>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f016 f85c 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b28:	4b9a      	ldr	r3, [pc, #616]	@ (8001d94 <display_StatusPage+0x61c>)
 8001b2a:	f107 000c 	add.w	r0, r7, #12
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	f000 fdbe 	bl	80026b4 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b38:	e10a      	b.n	8001d50 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fc94 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001b40:	2100      	movs	r1, #0
 8001b42:	200c      	movs	r0, #12
 8001b44:	f000 fddc 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b48:	4b8f      	ldr	r3, [pc, #572]	@ (8001d88 <display_StatusPage+0x610>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	9200      	str	r2, [sp, #0]
 8001b4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b50:	4892      	ldr	r0, [pc, #584]	@ (8001d9c <display_StatusPage+0x624>)
 8001b52:	f000 fdaf 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b56:	2119      	movs	r1, #25
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f000 fdd1 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b5e:	2000      	movs	r0, #0
 8001b60:	f001 f9a8 	bl	8002eb4 <io_input_reg_read>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	f107 030c 	add.w	r3, r7, #12
 8001b6c:	4988      	ldr	r1, [pc, #544]	@ (8001d90 <display_StatusPage+0x618>)
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f016 f836 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b74:	4b87      	ldr	r3, [pc, #540]	@ (8001d94 <display_StatusPage+0x61c>)
 8001b76:	f107 000c 	add.w	r0, r7, #12
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	9200      	str	r2, [sp, #0]
 8001b7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b80:	f000 fd98 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b84:	2128      	movs	r1, #40	@ 0x28
 8001b86:	2002      	movs	r0, #2
 8001b88:	f000 fdba 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f001 f991 	bl	8002eb4 <io_input_reg_read>
 8001b92:	4603      	mov	r3, r0
 8001b94:	461a      	mov	r2, r3
 8001b96:	f107 030c 	add.w	r3, r7, #12
 8001b9a:	497f      	ldr	r1, [pc, #508]	@ (8001d98 <display_StatusPage+0x620>)
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f016 f81f 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ba2:	4b7c      	ldr	r3, [pc, #496]	@ (8001d94 <display_StatusPage+0x61c>)
 8001ba4:	f107 000c 	add.w	r0, r7, #12
 8001ba8:	2201      	movs	r2, #1
 8001baa:	9200      	str	r2, [sp, #0]
 8001bac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bae:	f000 fd81 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001bb2:	2119      	movs	r1, #25
 8001bb4:	203c      	movs	r0, #60	@ 0x3c
 8001bb6:	f000 fda3 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001bba:	2002      	movs	r0, #2
 8001bbc:	f001 f97a 	bl	8002eb4 <io_input_reg_read>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	4975      	ldr	r1, [pc, #468]	@ (8001da0 <display_StatusPage+0x628>)
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f016 f808 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bd0:	4b70      	ldr	r3, [pc, #448]	@ (8001d94 <display_StatusPage+0x61c>)
 8001bd2:	f107 000c 	add.w	r0, r7, #12
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	9200      	str	r2, [sp, #0]
 8001bda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bdc:	f000 fd6a 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001be0:	2128      	movs	r1, #40	@ 0x28
 8001be2:	203c      	movs	r0, #60	@ 0x3c
 8001be4:	f000 fd8c 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001be8:	2003      	movs	r0, #3
 8001bea:	f001 f963 	bl	8002eb4 <io_input_reg_read>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	f107 030c 	add.w	r3, r7, #12
 8001bf6:	496b      	ldr	r1, [pc, #428]	@ (8001da4 <display_StatusPage+0x62c>)
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f015 fff1 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bfe:	4b65      	ldr	r3, [pc, #404]	@ (8001d94 <display_StatusPage+0x61c>)
 8001c00:	f107 000c 	add.w	r0, r7, #12
 8001c04:	2201      	movs	r2, #1
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c0a:	f000 fd53 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001c0e:	e09f      	b.n	8001d50 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001c10:	2000      	movs	r0, #0
 8001c12:	f000 fc29 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001c16:	2100      	movs	r1, #0
 8001c18:	2007      	movs	r0, #7
 8001c1a:	f000 fd71 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8001d88 <display_StatusPage+0x610>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	9200      	str	r2, [sp, #0]
 8001c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c26:	4860      	ldr	r0, [pc, #384]	@ (8001da8 <display_StatusPage+0x630>)
 8001c28:	f000 fd44 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001c2c:	2119      	movs	r1, #25
 8001c2e:	2002      	movs	r0, #2
 8001c30:	f000 fd66 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001c34:	f7ff fb2a 	bl	800128c <automation_get_rule_count>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	495a      	ldr	r1, [pc, #360]	@ (8001dac <display_StatusPage+0x634>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f015 ffcc 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c48:	4b52      	ldr	r3, [pc, #328]	@ (8001d94 <display_StatusPage+0x61c>)
 8001c4a:	f107 000c 	add.w	r0, r7, #12
 8001c4e:	2201      	movs	r2, #1
 8001c50:	9200      	str	r2, [sp, #0]
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	f000 fd2e 	bl	80026b4 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c60:	f107 030a 	add.w	r3, r7, #10
 8001c64:	4619      	mov	r1, r3
 8001c66:	2000      	movs	r0, #0
 8001c68:	f001 fa9e 	bl	80031a8 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4619      	mov	r1, r3
 8001c72:	2001      	movs	r0, #1
 8001c74:	f001 fa98 	bl	80031a8 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c78:	2128      	movs	r1, #40	@ 0x28
 8001c7a:	2002      	movs	r0, #2
 8001c7c:	f000 fd40 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c80:	897b      	ldrh	r3, [r7, #10]
 8001c82:	461a      	mov	r2, r3
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	4949      	ldr	r1, [pc, #292]	@ (8001db0 <display_StatusPage+0x638>)
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f015 ffa8 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c90:	4b40      	ldr	r3, [pc, #256]	@ (8001d94 <display_StatusPage+0x61c>)
 8001c92:	f107 000c 	add.w	r0, r7, #12
 8001c96:	2201      	movs	r2, #1
 8001c98:	9200      	str	r2, [sp, #0]
 8001c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9c:	f000 fd0a 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001ca0:	2137      	movs	r1, #55	@ 0x37
 8001ca2:	2002      	movs	r0, #2
 8001ca4:	f000 fd2c 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001ca8:	893b      	ldrh	r3, [r7, #8]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	4940      	ldr	r1, [pc, #256]	@ (8001db4 <display_StatusPage+0x63c>)
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f015 ff94 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <display_StatusPage+0x61c>)
 8001cba:	f107 000c 	add.w	r0, r7, #12
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	9200      	str	r2, [sp, #0]
 8001cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cc4:	f000 fcf6 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001cc8:	e042      	b.n	8001d50 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f000 fbcc 	bl	8002468 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	2032      	movs	r0, #50	@ 0x32
 8001cd4:	f000 fd14 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <display_StatusPage+0x610>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	9200      	str	r2, [sp, #0]
 8001cde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce0:	4835      	ldr	r0, [pc, #212]	@ (8001db8 <display_StatusPage+0x640>)
 8001ce2:	f000 fce7 	bl	80026b4 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f004 fec5 	bl	8006a78 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001cee:	2119      	movs	r1, #25
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f000 fd05 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001cf6:	78bb      	ldrb	r3, [r7, #2]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	787b      	ldrb	r3, [r7, #1]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	783b      	ldrb	r3, [r7, #0]
 8001d00:	f107 000c 	add.w	r0, r7, #12
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	460b      	mov	r3, r1
 8001d08:	492c      	ldr	r1, [pc, #176]	@ (8001dbc <display_StatusPage+0x644>)
 8001d0a:	f015 ff69 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d0e:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <display_StatusPage+0x61c>)
 8001d10:	f107 000c 	add.w	r0, r7, #12
 8001d14:	2201      	movs	r2, #1
 8001d16:	9200      	str	r2, [sp, #0]
 8001d18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d1a:	f000 fccb 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d1e:	2128      	movs	r1, #40	@ 0x28
 8001d20:	2002      	movs	r0, #2
 8001d22:	f000 fced 	bl	8002700 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001d26:	793b      	ldrb	r3, [r7, #4]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	797b      	ldrb	r3, [r7, #5]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	79bb      	ldrb	r3, [r7, #6]
 8001d30:	f107 000c 	add.w	r0, r7, #12
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	460b      	mov	r3, r1
 8001d38:	4921      	ldr	r1, [pc, #132]	@ (8001dc0 <display_StatusPage+0x648>)
 8001d3a:	f015 ff51 	bl	8017be0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <display_StatusPage+0x61c>)
 8001d40:	f107 000c 	add.w	r0, r7, #12
 8001d44:	2201      	movs	r2, #1
 8001d46:	9200      	str	r2, [sp, #0]
 8001d48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d4a:	f000 fcb3 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001d4e:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d50:	2138      	movs	r1, #56	@ 0x38
 8001d52:	206e      	movs	r0, #110	@ 0x6e
 8001d54:	f000 fcd4 	bl	8002700 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d58:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <display_StatusPage+0x64c>)
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <display_StatusPage+0x650>)
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	f107 000c 	add.w	r0, r7, #12
 8001d66:	4919      	ldr	r1, [pc, #100]	@ (8001dcc <display_StatusPage+0x654>)
 8001d68:	f015 ff3a 	bl	8017be0 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <display_StatusPage+0x61c>)
 8001d6e:	f107 000c 	add.w	r0, r7, #12
 8001d72:	2201      	movs	r2, #1
 8001d74:	9200      	str	r2, [sp, #0]
 8001d76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d78:	f000 fc9c 	bl	80026b4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d7c:	f000 fb8c 	bl	8002498 <ssd1306_UpdateScreen>
}
 8001d80:	bf00      	nop
 8001d82:	3730      	adds	r7, #48	@ 0x30
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	0801bd4c 	.word	0x0801bd4c
 8001d8c:	08019f00 	.word	0x08019f00
 8001d90:	08019f0c 	.word	0x08019f0c
 8001d94:	0801bd34 	.word	0x0801bd34
 8001d98:	08019f14 	.word	0x08019f14
 8001d9c:	08019f1c 	.word	0x08019f1c
 8001da0:	08019f28 	.word	0x08019f28
 8001da4:	08019f30 	.word	0x08019f30
 8001da8:	08019f38 	.word	0x08019f38
 8001dac:	08019f44 	.word	0x08019f44
 8001db0:	08019f50 	.word	0x08019f50
 8001db4:	08019f60 	.word	0x08019f60
 8001db8:	08019f74 	.word	0x08019f74
 8001dbc:	08019f78 	.word	0x08019f78
 8001dc0:	08019f88 	.word	0x08019f88
 8001dc4:	20000646 	.word	0x20000646
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	08019f9c 	.word	0x08019f9c

08001dd0 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af02      	add	r7, sp, #8
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f000 fb44 	bl	8002468 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001de0:	2100      	movs	r1, #0
 8001de2:	2019      	movs	r0, #25
 8001de4:	f000 fc8c 	bl	8002700 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001de8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed8 <display_FactoryResetPage+0x108>)
 8001dea:	2201      	movs	r2, #1
 8001dec:	9200      	str	r2, [sp, #0]
 8001dee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df0:	483a      	ldr	r0, [pc, #232]	@ (8001edc <display_FactoryResetPage+0x10c>)
 8001df2:	f000 fc5f 	bl	80026b4 <ssd1306_WriteString>

	switch (page) {
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d867      	bhi.n	8001ecc <display_FactoryResetPage+0xfc>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <display_FactoryResetPage+0x34>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e15 	.word	0x08001e15
 8001e08:	08001e43 	.word	0x08001e43
 8001e0c:	08001e71 	.word	0x08001e71
 8001e10:	08001e9f 	.word	0x08001e9f
		case 0:
			ssd1306_SetCursor(2, 25);
 8001e14:	2119      	movs	r1, #25
 8001e16:	2002      	movs	r0, #2
 8001e18:	f000 fc72 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001e1c:	4b30      	ldr	r3, [pc, #192]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	9200      	str	r2, [sp, #0]
 8001e22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e24:	482f      	ldr	r0, [pc, #188]	@ (8001ee4 <display_FactoryResetPage+0x114>)
 8001e26:	f000 fc45 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e2a:	2128      	movs	r1, #40	@ 0x28
 8001e2c:	2002      	movs	r0, #2
 8001e2e:	f000 fc67 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001e32:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	9200      	str	r2, [sp, #0]
 8001e38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e3a:	482b      	ldr	r0, [pc, #172]	@ (8001ee8 <display_FactoryResetPage+0x118>)
 8001e3c:	f000 fc3a 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001e40:	e044      	b.n	8001ecc <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001e42:	2119      	movs	r1, #25
 8001e44:	2002      	movs	r0, #2
 8001e46:	f000 fc5b 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001e4a:	4b25      	ldr	r3, [pc, #148]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	9200      	str	r2, [sp, #0]
 8001e50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e52:	4826      	ldr	r0, [pc, #152]	@ (8001eec <display_FactoryResetPage+0x11c>)
 8001e54:	f000 fc2e 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e58:	2128      	movs	r1, #40	@ 0x28
 8001e5a:	2002      	movs	r0, #2
 8001e5c:	f000 fc50 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001e60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	9200      	str	r2, [sp, #0]
 8001e66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e68:	4821      	ldr	r0, [pc, #132]	@ (8001ef0 <display_FactoryResetPage+0x120>)
 8001e6a:	f000 fc23 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001e6e:	e02d      	b.n	8001ecc <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001e70:	2119      	movs	r1, #25
 8001e72:	2002      	movs	r0, #2
 8001e74:	f000 fc44 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001e78:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	9200      	str	r2, [sp, #0]
 8001e7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e80:	481c      	ldr	r0, [pc, #112]	@ (8001ef4 <display_FactoryResetPage+0x124>)
 8001e82:	f000 fc17 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e86:	2128      	movs	r1, #40	@ 0x28
 8001e88:	2002      	movs	r0, #2
 8001e8a:	f000 fc39 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001e8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	9200      	str	r2, [sp, #0]
 8001e94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e96:	4816      	ldr	r0, [pc, #88]	@ (8001ef0 <display_FactoryResetPage+0x120>)
 8001e98:	f000 fc0c 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001e9c:	e016      	b.n	8001ecc <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001e9e:	2119      	movs	r1, #25
 8001ea0:	2002      	movs	r0, #2
 8001ea2:	f000 fc2d 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	9200      	str	r2, [sp, #0]
 8001eac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eae:	4812      	ldr	r0, [pc, #72]	@ (8001ef8 <display_FactoryResetPage+0x128>)
 8001eb0:	f000 fc00 	bl	80026b4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001eb4:	2128      	movs	r1, #40	@ 0x28
 8001eb6:	2002      	movs	r0, #2
 8001eb8:	f000 fc22 	bl	8002700 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001ebc:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <display_FactoryResetPage+0x110>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec4:	480a      	ldr	r0, [pc, #40]	@ (8001ef0 <display_FactoryResetPage+0x120>)
 8001ec6:	f000 fbf5 	bl	80026b4 <ssd1306_WriteString>
			break;
 8001eca:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001ecc:	f000 fae4 	bl	8002498 <ssd1306_UpdateScreen>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	0801bd4c 	.word	0x0801bd4c
 8001edc:	08019fa4 	.word	0x08019fa4
 8001ee0:	0801bd34 	.word	0x0801bd34
 8001ee4:	08019fac 	.word	0x08019fac
 8001ee8:	08019fc0 	.word	0x08019fc0
 8001eec:	08019fd0 	.word	0x08019fd0
 8001ef0:	08019e6c 	.word	0x08019e6c
 8001ef4:	08019fe4 	.word	0x08019fe4
 8001ef8:	08019ff8 	.word	0x08019ff8

08001efc <display_BtnPress>:

void display_BtnPress() {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001f00:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <display_BtnPress+0x2c>)
 8001f02:	881a      	ldrh	r2, [r3, #0]
 8001f04:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <display_BtnPress+0x30>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d103      	bne.n	8001f14 <display_BtnPress+0x18>
		currentPage = 0;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <display_BtnPress+0x2c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	801a      	strh	r2, [r3, #0]
 8001f12:	e005      	b.n	8001f20 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001f14:	4b04      	ldr	r3, [pc, #16]	@ (8001f28 <display_BtnPress+0x2c>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	4b02      	ldr	r3, [pc, #8]	@ (8001f28 <display_BtnPress+0x2c>)
 8001f1e:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001f20:	f7ff fc2a 	bl	8001778 <display_StatusPage>
}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000646 	.word	0x20000646
 8001f2c:	20000000 	.word	0x20000000

08001f30 <display_setPage>:

void display_setPage(uint16_t page) {
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001f3a:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <display_setPage+0x28>)
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	88fa      	ldrh	r2, [r7, #6]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d803      	bhi.n	8001f4c <display_setPage+0x1c>
	currentPage = page;
 8001f44:	4a05      	ldr	r2, [pc, #20]	@ (8001f5c <display_setPage+0x2c>)
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	8013      	strh	r3, [r2, #0]
 8001f4a:	e000      	b.n	8001f4e <display_setPage+0x1e>
	if (page > endPage) return;
 8001f4c:	bf00      	nop
}
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	20000646 	.word	0x20000646

08001f60 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08c      	sub	sp, #48	@ 0x30
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	6039      	str	r1, [r7, #0]
 8001f6a:	80fb      	strh	r3, [r7, #6]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001f70:	e04d      	b.n	800200e <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	f003 031f 	and.w	r3, r3, #31
 8001f7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001f7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f82:	f1c3 0320 	rsb	r3, r3, #32
 8001f86:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001f8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	88ba      	ldrh	r2, [r7, #4]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d202      	bcs.n	8001f9c <EEPROM_Write+0x3c>
 8001f96:	88bb      	ldrh	r3, [r7, #4]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	e001      	b.n	8001fa0 <EEPROM_Write+0x40>
 8001f9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001fa0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	0a1b      	lsrs	r3, r3, #8
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001fae:	88fb      	ldrh	r3, [r7, #6]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001fb4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	6839      	ldr	r1, [r7, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f015 ff0c 	bl	8017dde <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001fc6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	3302      	adds	r3, #2
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f107 0308 	add.w	r3, r7, #8
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	20ae      	movs	r0, #174	@ 0xae
 8001fd8:	f000 f888 	bl	80020ec <I2C_Transmit>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <EEPROM_Write+0x86>
			return false;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e017      	b.n	8002016 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001fe6:	2005      	movs	r0, #5
 8001fe8:	f005 fc58 	bl	800789c <HAL_Delay>

		memAddr += writeLen;
 8001fec:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001ff8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ffc:	683a      	ldr	r2, [r7, #0]
 8001ffe:	4413      	add	r3, r2
 8002000:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8002002:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002006:	b29b      	uxth	r3, r3
 8002008:	88ba      	ldrh	r2, [r7, #4]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800200e:	88bb      	ldrh	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1ae      	bne.n	8001f72 <EEPROM_Write+0x12>
	}

	return true;
 8002014:	2301      	movs	r3, #1
}
 8002016:	4618      	mov	r0, r3
 8002018:	3730      	adds	r7, #48	@ 0x30
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800201e:	b580      	push	{r7, lr}
 8002020:	b084      	sub	sp, #16
 8002022:	af00      	add	r7, sp, #0
 8002024:	4603      	mov	r3, r0
 8002026:	6039      	str	r1, [r7, #0]
 8002028:	80fb      	strh	r3, [r7, #6]
 800202a:	4613      	mov	r3, r2
 800202c:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	0a1b      	lsrs	r3, r3, #8
 8002032:	b29b      	uxth	r3, r3
 8002034:	b2db      	uxtb	r3, r3
 8002036:	733b      	strb	r3, [r7, #12]
 8002038:	88fb      	ldrh	r3, [r7, #6]
 800203a:	b2db      	uxtb	r3, r3
 800203c:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 800203e:	f107 030c 	add.w	r3, r7, #12
 8002042:	2202      	movs	r2, #2
 8002044:	4619      	mov	r1, r3
 8002046:	20ae      	movs	r0, #174	@ 0xae
 8002048:	f000 f850 	bl	80020ec <I2C_Transmit>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <EEPROM_Read+0x38>
		return false;
 8002052:	2300      	movs	r3, #0
 8002054:	e00b      	b.n	800206e <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002056:	88bb      	ldrh	r3, [r7, #4]
 8002058:	461a      	mov	r2, r3
 800205a:	6839      	ldr	r1, [r7, #0]
 800205c:	20af      	movs	r0, #175	@ 0xaf
 800205e:	f000 f85f 	bl	8002120 <I2C_Receive>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <EEPROM_Read+0x4e>
		return false;
 8002068:	2300      	movs	r3, #0
 800206a:	e000      	b.n	800206e <EEPROM_Read+0x50>
	}

	return true;
 800206c:	2301      	movs	r3, #1
}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	4603      	mov	r3, r0
 800207e:	6039      	str	r1, [r7, #0]
 8002080:	80fb      	strh	r3, [r7, #6]
 8002082:	4613      	mov	r3, r2
 8002084:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8002086:	88bb      	ldrh	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <EEPROM_WriteBlock+0x1a>
 800208c:	2301      	movs	r3, #1
 800208e:	e006      	b.n	800209e <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8002090:	88ba      	ldrh	r2, [r7, #4]
 8002092:	88fb      	ldrh	r3, [r7, #6]
 8002094:	6839      	ldr	r1, [r7, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff ff62 	bl	8001f60 <EEPROM_Write>
 800209c:	4603      	mov	r3, r0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	6039      	str	r1, [r7, #0]
 80020b0:	80fb      	strh	r3, [r7, #6]
 80020b2:	4613      	mov	r3, r2
 80020b4:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80020b6:	88ba      	ldrh	r2, [r7, #4]
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	6839      	ldr	r1, [r7, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff ffae 	bl	800201e <EEPROM_Read>
 80020c2:	4603      	mov	r3, r0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80020d4:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <I2C_Setup+0x1c>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6013      	str	r3, [r2, #0]
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000648 	.word	0x20000648

080020ec <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af02      	add	r7, sp, #8
 80020f2:	4603      	mov	r3, r0
 80020f4:	6039      	str	r1, [r7, #0]
 80020f6:	80fb      	strh	r3, [r7, #6]
 80020f8:	4613      	mov	r3, r2
 80020fa:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80020fc:	4b07      	ldr	r3, [pc, #28]	@ (800211c <I2C_Transmit+0x30>)
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	88bb      	ldrh	r3, [r7, #4]
 8002102:	88f9      	ldrh	r1, [r7, #6]
 8002104:	f04f 32ff 	mov.w	r2, #4294967295
 8002108:	9200      	str	r2, [sp, #0]
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	f008 f91e 	bl	800a34c <HAL_I2C_Master_Transmit>
 8002110:	4603      	mov	r3, r0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000648 	.word	0x20000648

08002120 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af02      	add	r7, sp, #8
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	80fb      	strh	r3, [r7, #6]
 800212c:	4613      	mov	r3, r2
 800212e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002130:	4b07      	ldr	r3, [pc, #28]	@ (8002150 <I2C_Receive+0x30>)
 8002132:	6818      	ldr	r0, [r3, #0]
 8002134:	88bb      	ldrh	r3, [r7, #4]
 8002136:	88f9      	ldrh	r1, [r7, #6]
 8002138:	f04f 32ff 	mov.w	r2, #4294967295
 800213c:	9200      	str	r2, [sp, #0]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	f008 fa1c 	bl	800a57c <HAL_I2C_Master_Receive>
 8002144:	4603      	mov	r3, r0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000648 	.word	0x20000648

08002154 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b08e      	sub	sp, #56	@ 0x38
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	4608      	mov	r0, r1
 800215e:	4611      	mov	r1, r2
 8002160:	461a      	mov	r2, r3
 8002162:	4603      	mov	r3, r0
 8002164:	817b      	strh	r3, [r7, #10]
 8002166:	460b      	mov	r3, r1
 8002168:	727b      	strb	r3, [r7, #9]
 800216a:	4613      	mov	r3, r2
 800216c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800216e:	897b      	ldrh	r3, [r7, #10]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	b29b      	uxth	r3, r3
 8002174:	f107 0109 	add.w	r1, r7, #9
 8002178:	2201      	movs	r2, #1
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff ffb6 	bl	80020ec <I2C_Transmit>
 8002180:	4603      	mov	r3, r0
 8002182:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002186:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 800218e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002192:	f107 0014 	add.w	r0, r7, #20
 8002196:	4a17      	ldr	r2, [pc, #92]	@ (80021f4 <I2C_Read+0xa0>)
 8002198:	2120      	movs	r1, #32
 800219a:	f015 fceb 	bl	8017b74 <sniprintf>
		usb_serial_println(msg);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4618      	mov	r0, r3
 80021a4:	f002 fafc 	bl	80047a0 <usb_serial_println>
 80021a8:	e020      	b.n	80021ec <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80021aa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	88fa      	ldrh	r2, [r7, #6]
 80021bc:	68f9      	ldr	r1, [r7, #12]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ffae 	bl	8002120 <I2C_Receive>
 80021c4:	4603      	mov	r3, r0
 80021c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80021ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00c      	beq.n	80021ec <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 80021d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021d6:	f107 0014 	add.w	r0, r7, #20
 80021da:	4a07      	ldr	r2, [pc, #28]	@ (80021f8 <I2C_Read+0xa4>)
 80021dc:	2120      	movs	r1, #32
 80021de:	f015 fcc9 	bl	8017b74 <sniprintf>
		usb_serial_println(msg);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4618      	mov	r0, r3
 80021e8:	f002 fada 	bl	80047a0 <usb_serial_println>
		return;
	}
#endif
}
 80021ec:	3738      	adds	r7, #56	@ 0x38
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	0801a00c 	.word	0x0801a00c
 80021f8:	0801a024 	.word	0x0801a024

080021fc <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	460a      	mov	r2, r1
 8002206:	71fb      	strb	r3, [r7, #7]
 8002208:	4613      	mov	r3, r2
 800220a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002210:	88bb      	ldrh	r3, [r7, #4]
 8002212:	0a1b      	lsrs	r3, r3, #8
 8002214:	b29b      	uxth	r3, r3
 8002216:	b2db      	uxtb	r3, r3
 8002218:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800221a:	88bb      	ldrh	r3, [r7, #4]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002220:	f107 030c 	add.w	r3, r7, #12
 8002224:	2203      	movs	r2, #3
 8002226:	4619      	mov	r1, r3
 8002228:	2080      	movs	r0, #128	@ 0x80
 800222a:	f7ff ff5f 	bl	80020ec <I2C_Transmit>
}
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002240:	79fa      	ldrb	r2, [r7, #7]
 8002242:	f107 000c 	add.w	r0, r7, #12
 8002246:	2302      	movs	r3, #2
 8002248:	2140      	movs	r1, #64	@ 0x40
 800224a:	f7ff ff83 	bl	8002154 <I2C_Read>
    return (data[0] << 8) | data[1];
 800224e:	7b3b      	ldrb	r3, [r7, #12]
 8002250:	b21b      	sxth	r3, r3
 8002252:	021b      	lsls	r3, r3, #8
 8002254:	b21a      	sxth	r2, r3
 8002256:	7b7b      	ldrb	r3, [r7, #13]
 8002258:	b21b      	sxth	r3, r3
 800225a:	4313      	orrs	r3, r2
 800225c:	b21b      	sxth	r3, r3
 800225e:	b29b      	uxth	r3, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002270:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <INA226_Init+0x34>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4610      	mov	r0, r2
 8002276:	4619      	mov	r1, r3
 8002278:	2354      	movs	r3, #84	@ 0x54
 800227a:	461a      	mov	r2, r3
 800227c:	f015 fdaf 	bl	8017dde <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002280:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002284:	2000      	movs	r0, #0
 8002286:	f7ff ffb9 	bl	80021fc <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 800228a:	f240 1155 	movw	r1, #341	@ 0x155
 800228e:	2005      	movs	r0, #5
 8002290:	f7ff ffb4 	bl	80021fc <INA226_WriteRegister>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	2000064c 	.word	0x2000064c

080022a0 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80022a8:	2002      	movs	r0, #2
 80022aa:	f7ff ffc4 	bl	8002236 <INA226_ReadRegister>
 80022ae:	4603      	mov	r3, r0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80022bc:	2000      	movs	r0, #0
 80022be:	f7ff ffef 	bl	80022a0 <INA226_ReadBusVoltageRaw>
 80022c2:	4603      	mov	r3, r0
 80022c4:	ee07 3a90 	vmov	s15, r3
 80022c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022cc:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80022dc <INA226_ReadBusVoltage+0x24>
 80022d0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80022d4:	eeb0 0a67 	vmov.f32	s0, s15
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	3aa3d70a 	.word	0x3aa3d70a

080022e0 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80022e8:	2004      	movs	r0, #4
 80022ea:	f7ff ffa4 	bl	8002236 <INA226_ReadRegister>
 80022ee:	4603      	mov	r3, r0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80022fc:	2000      	movs	r0, #0
 80022fe:	f7ff ffef 	bl	80022e0 <INA226_ReadCurrentRaw>
 8002302:	4603      	mov	r3, r0
 8002304:	ee07 3a90 	vmov	s15, r3
 8002308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800230c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800231c <INA226_ReadCurrent+0x24>
 8002310:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002314:	eeb0 0a67 	vmov.f32	s0, s15
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	391d4952 	.word	0x391d4952

08002320 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
	...

08002330 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af04      	add	r7, sp, #16
 8002336:	4603      	mov	r3, r0
 8002338:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	9302      	str	r3, [sp, #8]
 8002340:	2301      	movs	r3, #1
 8002342:	9301      	str	r3, [sp, #4]
 8002344:	1dfb      	adds	r3, r7, #7
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	2301      	movs	r3, #1
 800234a:	2200      	movs	r2, #0
 800234c:	2178      	movs	r1, #120	@ 0x78
 800234e:	4803      	ldr	r0, [pc, #12]	@ (800235c <ssd1306_WriteCommand+0x2c>)
 8002350:	f008 fa0a 	bl	800a768 <HAL_I2C_Mem_Write>
}
 8002354:	bf00      	nop
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20001114 	.word	0x20001114

08002360 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af04      	add	r7, sp, #16
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	b29b      	uxth	r3, r3
 800236e:	f04f 32ff 	mov.w	r2, #4294967295
 8002372:	9202      	str	r2, [sp, #8]
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2240      	movs	r2, #64	@ 0x40
 800237e:	2178      	movs	r1, #120	@ 0x78
 8002380:	4803      	ldr	r0, [pc, #12]	@ (8002390 <ssd1306_WriteData+0x30>)
 8002382:	f008 f9f1 	bl	800a768 <HAL_I2C_Mem_Write>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20001114 	.word	0x20001114

08002394 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002398:	f7ff ffc2 	bl	8002320 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800239c:	2064      	movs	r0, #100	@ 0x64
 800239e:	f005 fa7d 	bl	800789c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80023a2:	2000      	movs	r0, #0
 80023a4:	f000 f9d8 	bl	8002758 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80023a8:	2020      	movs	r0, #32
 80023aa:	f7ff ffc1 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80023ae:	2000      	movs	r0, #0
 80023b0:	f7ff ffbe 	bl	8002330 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80023b4:	20b0      	movs	r0, #176	@ 0xb0
 80023b6:	f7ff ffbb 	bl	8002330 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80023ba:	20c8      	movs	r0, #200	@ 0xc8
 80023bc:	f7ff ffb8 	bl	8002330 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80023c0:	2000      	movs	r0, #0
 80023c2:	f7ff ffb5 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80023c6:	2010      	movs	r0, #16
 80023c8:	f7ff ffb2 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80023cc:	2040      	movs	r0, #64	@ 0x40
 80023ce:	f7ff ffaf 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80023d2:	20ff      	movs	r0, #255	@ 0xff
 80023d4:	f000 f9ac 	bl	8002730 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80023d8:	20a1      	movs	r0, #161	@ 0xa1
 80023da:	f7ff ffa9 	bl	8002330 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80023de:	20a6      	movs	r0, #166	@ 0xa6
 80023e0:	f7ff ffa6 	bl	8002330 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80023e4:	20a8      	movs	r0, #168	@ 0xa8
 80023e6:	f7ff ffa3 	bl	8002330 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80023ea:	203f      	movs	r0, #63	@ 0x3f
 80023ec:	f7ff ffa0 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80023f0:	20a4      	movs	r0, #164	@ 0xa4
 80023f2:	f7ff ff9d 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80023f6:	20d3      	movs	r0, #211	@ 0xd3
 80023f8:	f7ff ff9a 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7ff ff97 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002402:	20d5      	movs	r0, #213	@ 0xd5
 8002404:	f7ff ff94 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002408:	20f0      	movs	r0, #240	@ 0xf0
 800240a:	f7ff ff91 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800240e:	20d9      	movs	r0, #217	@ 0xd9
 8002410:	f7ff ff8e 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002414:	2022      	movs	r0, #34	@ 0x22
 8002416:	f7ff ff8b 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800241a:	20da      	movs	r0, #218	@ 0xda
 800241c:	f7ff ff88 	bl	8002330 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002420:	2012      	movs	r0, #18
 8002422:	f7ff ff85 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002426:	20db      	movs	r0, #219	@ 0xdb
 8002428:	f7ff ff82 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800242c:	2020      	movs	r0, #32
 800242e:	f7ff ff7f 	bl	8002330 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002432:	208d      	movs	r0, #141	@ 0x8d
 8002434:	f7ff ff7c 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002438:	2014      	movs	r0, #20
 800243a:	f7ff ff79 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800243e:	2001      	movs	r0, #1
 8002440:	f000 f98a 	bl	8002758 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002444:	2000      	movs	r0, #0
 8002446:	f000 f80f 	bl	8002468 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800244a:	f000 f825 	bl	8002498 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800244e:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <ssd1306_Init+0xd0>)
 8002450:	2200      	movs	r2, #0
 8002452:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002454:	4b03      	ldr	r3, [pc, #12]	@ (8002464 <ssd1306_Init+0xd0>)
 8002456:	2200      	movs	r2, #0
 8002458:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800245a:	4b02      	ldr	r3, [pc, #8]	@ (8002464 <ssd1306_Init+0xd0>)
 800245c:	2201      	movs	r2, #1
 800245e:	711a      	strb	r2, [r3, #4]
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000aa0 	.word	0x20000aa0

08002468 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <ssd1306_Fill+0x14>
 8002478:	2300      	movs	r3, #0
 800247a:	e000      	b.n	800247e <ssd1306_Fill+0x16>
 800247c:	23ff      	movs	r3, #255	@ 0xff
 800247e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002482:	4619      	mov	r1, r3
 8002484:	4803      	ldr	r0, [pc, #12]	@ (8002494 <ssd1306_Fill+0x2c>)
 8002486:	f015 fc2a 	bl	8017cde <memset>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200006a0 	.word	0x200006a0

08002498 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800249e:	2300      	movs	r3, #0
 80024a0:	71fb      	strb	r3, [r7, #7]
 80024a2:	e016      	b.n	80024d2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	3b50      	subs	r3, #80	@ 0x50
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff ff40 	bl	8002330 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80024b0:	2000      	movs	r0, #0
 80024b2:	f7ff ff3d 	bl	8002330 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80024b6:	2010      	movs	r0, #16
 80024b8:	f7ff ff3a 	bl	8002330 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	01db      	lsls	r3, r3, #7
 80024c0:	4a08      	ldr	r2, [pc, #32]	@ (80024e4 <ssd1306_UpdateScreen+0x4c>)
 80024c2:	4413      	add	r3, r2
 80024c4:	2180      	movs	r1, #128	@ 0x80
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ff4a 	bl	8002360 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	3301      	adds	r3, #1
 80024d0:	71fb      	strb	r3, [r7, #7]
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b07      	cmp	r3, #7
 80024d6:	d9e5      	bls.n	80024a4 <ssd1306_UpdateScreen+0xc>
    }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	200006a0 	.word	0x200006a0

080024e8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	71fb      	strb	r3, [r7, #7]
 80024f2:	460b      	mov	r3, r1
 80024f4:	71bb      	strb	r3, [r7, #6]
 80024f6:	4613      	mov	r3, r2
 80024f8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	db3d      	blt.n	800257e <ssd1306_DrawPixel+0x96>
 8002502:	79bb      	ldrb	r3, [r7, #6]
 8002504:	2b3f      	cmp	r3, #63	@ 0x3f
 8002506:	d83a      	bhi.n	800257e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002508:	797b      	ldrb	r3, [r7, #5]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d11a      	bne.n	8002544 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800250e:	79fa      	ldrb	r2, [r7, #7]
 8002510:	79bb      	ldrb	r3, [r7, #6]
 8002512:	08db      	lsrs	r3, r3, #3
 8002514:	b2d8      	uxtb	r0, r3
 8002516:	4603      	mov	r3, r0
 8002518:	01db      	lsls	r3, r3, #7
 800251a:	4413      	add	r3, r2
 800251c:	4a1b      	ldr	r2, [pc, #108]	@ (800258c <ssd1306_DrawPixel+0xa4>)
 800251e:	5cd3      	ldrb	r3, [r2, r3]
 8002520:	b25a      	sxtb	r2, r3
 8002522:	79bb      	ldrb	r3, [r7, #6]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	2101      	movs	r1, #1
 800252a:	fa01 f303 	lsl.w	r3, r1, r3
 800252e:	b25b      	sxtb	r3, r3
 8002530:	4313      	orrs	r3, r2
 8002532:	b259      	sxtb	r1, r3
 8002534:	79fa      	ldrb	r2, [r7, #7]
 8002536:	4603      	mov	r3, r0
 8002538:	01db      	lsls	r3, r3, #7
 800253a:	4413      	add	r3, r2
 800253c:	b2c9      	uxtb	r1, r1
 800253e:	4a13      	ldr	r2, [pc, #76]	@ (800258c <ssd1306_DrawPixel+0xa4>)
 8002540:	54d1      	strb	r1, [r2, r3]
 8002542:	e01d      	b.n	8002580 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002544:	79fa      	ldrb	r2, [r7, #7]
 8002546:	79bb      	ldrb	r3, [r7, #6]
 8002548:	08db      	lsrs	r3, r3, #3
 800254a:	b2d8      	uxtb	r0, r3
 800254c:	4603      	mov	r3, r0
 800254e:	01db      	lsls	r3, r3, #7
 8002550:	4413      	add	r3, r2
 8002552:	4a0e      	ldr	r2, [pc, #56]	@ (800258c <ssd1306_DrawPixel+0xa4>)
 8002554:	5cd3      	ldrb	r3, [r2, r3]
 8002556:	b25a      	sxtb	r2, r3
 8002558:	79bb      	ldrb	r3, [r7, #6]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	2101      	movs	r1, #1
 8002560:	fa01 f303 	lsl.w	r3, r1, r3
 8002564:	b25b      	sxtb	r3, r3
 8002566:	43db      	mvns	r3, r3
 8002568:	b25b      	sxtb	r3, r3
 800256a:	4013      	ands	r3, r2
 800256c:	b259      	sxtb	r1, r3
 800256e:	79fa      	ldrb	r2, [r7, #7]
 8002570:	4603      	mov	r3, r0
 8002572:	01db      	lsls	r3, r3, #7
 8002574:	4413      	add	r3, r2
 8002576:	b2c9      	uxtb	r1, r1
 8002578:	4a04      	ldr	r2, [pc, #16]	@ (800258c <ssd1306_DrawPixel+0xa4>)
 800257a:	54d1      	strb	r1, [r2, r3]
 800257c:	e000      	b.n	8002580 <ssd1306_DrawPixel+0x98>
        return;
 800257e:	bf00      	nop
    }
}
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	200006a0 	.word	0x200006a0

08002590 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002590:	b590      	push	{r4, r7, lr}
 8002592:	b089      	sub	sp, #36	@ 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	4604      	mov	r4, r0
 8002598:	4638      	mov	r0, r7
 800259a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800259e:	4623      	mov	r3, r4
 80025a0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	2b1f      	cmp	r3, #31
 80025a6:	d902      	bls.n	80025ae <ssd1306_WriteChar+0x1e>
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	2b7e      	cmp	r3, #126	@ 0x7e
 80025ac:	d901      	bls.n	80025b2 <ssd1306_WriteChar+0x22>
        return 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	e079      	b.n	80026a6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <ssd1306_WriteChar+0x34>
 80025b8:	68ba      	ldr	r2, [r7, #8]
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	3b20      	subs	r3, #32
 80025be:	4413      	add	r3, r2
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	e000      	b.n	80025c6 <ssd1306_WriteChar+0x36>
 80025c4:	783b      	ldrb	r3, [r7, #0]
 80025c6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025c8:	4b39      	ldr	r3, [pc, #228]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
 80025d0:	4413      	add	r3, r2
 80025d2:	2b80      	cmp	r3, #128	@ 0x80
 80025d4:	dc06      	bgt.n	80025e4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80025d6:	4b36      	ldr	r3, [pc, #216]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 80025d8:	885b      	ldrh	r3, [r3, #2]
 80025da:	461a      	mov	r2, r3
 80025dc:	787b      	ldrb	r3, [r7, #1]
 80025de:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025e0:	2b40      	cmp	r3, #64	@ 0x40
 80025e2:	dd01      	ble.n	80025e8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	e05e      	b.n	80026a6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
 80025ec:	e04d      	b.n	800268a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	3b20      	subs	r3, #32
 80025f4:	7879      	ldrb	r1, [r7, #1]
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4619      	mov	r1, r3
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	440b      	add	r3, r1
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002608:	2300      	movs	r3, #0
 800260a:	61bb      	str	r3, [r7, #24]
 800260c:	e036      	b.n	800267c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d013      	beq.n	8002646 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	b2da      	uxtb	r2, r3
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	b2db      	uxtb	r3, r3
 8002628:	4413      	add	r3, r2
 800262a:	b2d8      	uxtb	r0, r3
 800262c:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 800262e:	885b      	ldrh	r3, [r3, #2]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	4413      	add	r3, r2
 8002638:	b2db      	uxtb	r3, r3
 800263a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800263e:	4619      	mov	r1, r3
 8002640:	f7ff ff52 	bl	80024e8 <ssd1306_DrawPixel>
 8002644:	e017      	b.n	8002676 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002646:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	4413      	add	r3, r2
 8002652:	b2d8      	uxtb	r0, r3
 8002654:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 8002656:	885b      	ldrh	r3, [r3, #2]
 8002658:	b2da      	uxtb	r2, r3
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	4413      	add	r3, r2
 8002660:	b2d9      	uxtb	r1, r3
 8002662:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002666:	2b00      	cmp	r3, #0
 8002668:	bf0c      	ite	eq
 800266a:	2301      	moveq	r3, #1
 800266c:	2300      	movne	r3, #0
 800266e:	b2db      	uxtb	r3, r3
 8002670:	461a      	mov	r2, r3
 8002672:	f7ff ff39 	bl	80024e8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	3301      	adds	r3, #1
 800267a:	61bb      	str	r3, [r7, #24]
 800267c:	7dfb      	ldrb	r3, [r7, #23]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	429a      	cmp	r2, r3
 8002682:	d3c4      	bcc.n	800260e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3301      	adds	r3, #1
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	787b      	ldrb	r3, [r7, #1]
 800268c:	461a      	mov	r2, r3
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	4293      	cmp	r3, r2
 8002692:	d3ac      	bcc.n	80025ee <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002694:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 8002696:	881a      	ldrh	r2, [r3, #0]
 8002698:	7dfb      	ldrb	r3, [r7, #23]
 800269a:	b29b      	uxth	r3, r3
 800269c:	4413      	add	r3, r2
 800269e:	b29a      	uxth	r2, r3
 80026a0:	4b03      	ldr	r3, [pc, #12]	@ (80026b0 <ssd1306_WriteChar+0x120>)
 80026a2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3724      	adds	r7, #36	@ 0x24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd90      	pop	{r4, r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000aa0 	.word	0x20000aa0

080026b4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	4638      	mov	r0, r7
 80026be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80026c2:	e013      	b.n	80026ec <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	7818      	ldrb	r0, [r3, #0]
 80026c8:	7e3b      	ldrb	r3, [r7, #24]
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	463b      	mov	r3, r7
 80026ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026d0:	f7ff ff5e 	bl	8002590 <ssd1306_WriteChar>
 80026d4:	4603      	mov	r3, r0
 80026d6:	461a      	mov	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d002      	beq.n	80026e6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	e008      	b.n	80026f8 <ssd1306_WriteString+0x44>
        }
        str++;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	3301      	adds	r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1e7      	bne.n	80026c4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	781b      	ldrb	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	460a      	mov	r2, r1
 800270a:	71fb      	strb	r3, [r7, #7]
 800270c:	4613      	mov	r3, r2
 800270e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002710:	79fb      	ldrb	r3, [r7, #7]
 8002712:	b29a      	uxth	r2, r3
 8002714:	4b05      	ldr	r3, [pc, #20]	@ (800272c <ssd1306_SetCursor+0x2c>)
 8002716:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002718:	79bb      	ldrb	r3, [r7, #6]
 800271a:	b29a      	uxth	r2, r3
 800271c:	4b03      	ldr	r3, [pc, #12]	@ (800272c <ssd1306_SetCursor+0x2c>)
 800271e:	805a      	strh	r2, [r3, #2]
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	20000aa0 	.word	0x20000aa0

08002730 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800273a:	2381      	movs	r3, #129	@ 0x81
 800273c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fdf5 	bl	8002330 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff fdf1 	bl	8002330 <ssd1306_WriteCommand>
}
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002768:	23af      	movs	r3, #175	@ 0xaf
 800276a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800276c:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <ssd1306_SetDisplayOn+0x38>)
 800276e:	2201      	movs	r2, #1
 8002770:	715a      	strb	r2, [r3, #5]
 8002772:	e004      	b.n	800277e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002774:	23ae      	movs	r3, #174	@ 0xae
 8002776:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <ssd1306_SetDisplayOn+0x38>)
 800277a:	2200      	movs	r2, #0
 800277c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800277e:	7bfb      	ldrb	r3, [r7, #15]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fdd5 	bl	8002330 <ssd1306_WriteCommand>
}
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	20000aa0 	.word	0x20000aa0

08002794 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800279e:	4b23      	ldr	r3, [pc, #140]	@ (800282c <io_coil_add_channel+0x98>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	2b20      	cmp	r3, #32
 80027a4:	d101      	bne.n	80027aa <io_coil_add_channel+0x16>
		return false;
 80027a6:	2300      	movs	r3, #0
 80027a8:	e039      	b.n	800281e <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a20      	ldr	r2, [pc, #128]	@ (8002830 <io_coil_add_channel+0x9c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d10b      	bne.n	80027ca <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80027b2:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <io_coil_add_channel+0xa0>)
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d901      	bls.n	80027be <io_coil_add_channel+0x2a>
			return false;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e02f      	b.n	800281e <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80027be:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <io_coil_add_channel+0xa0>)
 80027c0:	881b      	ldrh	r3, [r3, #0]
 80027c2:	3301      	adds	r3, #1
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002834 <io_coil_add_channel+0xa0>)
 80027c8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80027ca:	4b18      	ldr	r3, [pc, #96]	@ (800282c <io_coil_add_channel+0x98>)
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	4619      	mov	r1, r3
 80027d0:	4a19      	ldr	r2, [pc, #100]	@ (8002838 <io_coil_add_channel+0xa4>)
 80027d2:	460b      	mov	r3, r1
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	440b      	add	r3, r1
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80027e0:	4b12      	ldr	r3, [pc, #72]	@ (800282c <io_coil_add_channel+0x98>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	4619      	mov	r1, r3
 80027e6:	4a14      	ldr	r2, [pc, #80]	@ (8002838 <io_coil_add_channel+0xa4>)
 80027e8:	460b      	mov	r3, r1
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	440b      	add	r3, r1
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	3304      	adds	r3, #4
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80027f8:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <io_coil_add_channel+0x98>)
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	4619      	mov	r1, r3
 80027fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002838 <io_coil_add_channel+0xa4>)
 8002800:	460b      	mov	r3, r1
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	440b      	add	r3, r1
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	3308      	adds	r3, #8
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <io_coil_add_channel+0x98>)
 8002812:	881b      	ldrh	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	b29a      	uxth	r2, r3
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <io_coil_add_channel+0x98>)
 800281a:	801a      	strh	r2, [r3, #0]
	return true;
 800281c:	2301      	movs	r3, #1
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	20000c28 	.word	0x20000c28
 8002830:	080028fd 	.word	0x080028fd
 8002834:	20000c2a 	.word	0x20000c2a
 8002838:	20000aa8 	.word	0x20000aa8

0800283c <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002846:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <io_coil_read+0x38>)
 8002848:	881b      	ldrh	r3, [r3, #0]
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	429a      	cmp	r2, r3
 800284e:	d209      	bcs.n	8002864 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002850:	88fa      	ldrh	r2, [r7, #6]
 8002852:	4909      	ldr	r1, [pc, #36]	@ (8002878 <io_coil_read+0x3c>)
 8002854:	4613      	mov	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	4413      	add	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	3308      	adds	r3, #8
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	e000      	b.n	8002866 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20000c28 	.word	0x20000c28
 8002878:	20000aa8 	.word	0x20000aa8

0800287c <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	460a      	mov	r2, r1
 8002886:	80fb      	strh	r3, [r7, #6]
 8002888:	4613      	mov	r3, r2
 800288a:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <io_coil_write+0x78>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	88fa      	ldrh	r2, [r7, #6]
 8002892:	429a      	cmp	r2, r3
 8002894:	d229      	bcs.n	80028ea <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002896:	88fa      	ldrh	r2, [r7, #6]
 8002898:	4917      	ldr	r1, [pc, #92]	@ (80028f8 <io_coil_write+0x7c>)
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d015      	beq.n	80028d6 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80028aa:	88fa      	ldrh	r2, [r7, #6]
 80028ac:	4912      	ldr	r1, [pc, #72]	@ (80028f8 <io_coil_write+0x7c>)
 80028ae:	4613      	mov	r3, r2
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	681c      	ldr	r4, [r3, #0]
 80028ba:	88fa      	ldrh	r2, [r7, #6]
 80028bc:	490e      	ldr	r1, [pc, #56]	@ (80028f8 <io_coil_write+0x7c>)
 80028be:	4613      	mov	r3, r2
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	4413      	add	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	3304      	adds	r3, #4
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	797a      	ldrb	r2, [r7, #5]
 80028ce:	b292      	uxth	r2, r2
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80028d6:	88fa      	ldrh	r2, [r7, #6]
 80028d8:	4907      	ldr	r1, [pc, #28]	@ (80028f8 <io_coil_write+0x7c>)
 80028da:	4613      	mov	r3, r2
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	3308      	adds	r3, #8
 80028e6:	797a      	ldrb	r2, [r7, #5]
 80028e8:	701a      	strb	r2, [r3, #0]
	}
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd90      	pop	{r4, r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20000c28 	.word	0x20000c28
 80028f8:	20000aa8 	.word	0x20000aa8

080028fc <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	889b      	ldrh	r3, [r3, #4]
 8002914:	78fa      	ldrb	r2, [r7, #3]
 8002916:	4619      	mov	r1, r3
 8002918:	f007 fc64 	bl	800a1e4 <HAL_GPIO_WritePin>
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a13      	ldr	r2, [pc, #76]	@ (8002980 <io_discrete_in_add_channel+0x5c>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d109      	bne.n	800294a <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002936:	4b13      	ldr	r3, [pc, #76]	@ (8002984 <io_discrete_in_add_channel+0x60>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	2b03      	cmp	r3, #3
 800293c:	d81a      	bhi.n	8002974 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 800293e:	4b11      	ldr	r3, [pc, #68]	@ (8002984 <io_discrete_in_add_channel+0x60>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	3301      	adds	r3, #1
 8002944:	b29a      	uxth	r2, r3
 8002946:	4b0f      	ldr	r3, [pc, #60]	@ (8002984 <io_discrete_in_add_channel+0x60>)
 8002948:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 800294a:	4b0f      	ldr	r3, [pc, #60]	@ (8002988 <io_discrete_in_add_channel+0x64>)
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	4619      	mov	r1, r3
 8002950:	4a0e      	ldr	r2, [pc, #56]	@ (800298c <io_discrete_in_add_channel+0x68>)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002958:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <io_discrete_in_add_channel+0x64>)
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	4a0b      	ldr	r2, [pc, #44]	@ (800298c <io_discrete_in_add_channel+0x68>)
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4413      	add	r3, r2
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <io_discrete_in_add_channel+0x64>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	3301      	adds	r3, #1
 800296c:	b29a      	uxth	r2, r3
 800296e:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <io_discrete_in_add_channel+0x64>)
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	e000      	b.n	8002976 <io_discrete_in_add_channel+0x52>
			return;
 8002974:	bf00      	nop
}
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	080029d1 	.word	0x080029d1
 8002984:	20000c4e 	.word	0x20000c4e
 8002988:	20000c4c 	.word	0x20000c4c
 800298c:	20000c2c 	.word	0x20000c2c

08002990 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 800299a:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <io_discrete_in_read+0x38>)
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	88fa      	ldrh	r2, [r7, #6]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d20c      	bcs.n	80029be <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	4a09      	ldr	r2, [pc, #36]	@ (80029cc <io_discrete_in_read+0x3c>)
 80029a8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	4907      	ldr	r1, [pc, #28]	@ (80029cc <io_discrete_in_read+0x3c>)
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	440b      	add	r3, r1
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4618      	mov	r0, r3
 80029b8:	4790      	blx	r2
 80029ba:	4603      	mov	r3, r0
 80029bc:	e000      	b.n	80029c0 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000c4c 	.word	0x20000c4c
 80029cc:	20000c2c 	.word	0x20000c2c

080029d0 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	889b      	ldrh	r3, [r3, #4]
 80029e4:	4619      	mov	r1, r3
 80029e6:	4610      	mov	r0, r2
 80029e8:	f007 fbe4 	bl	800a1b4 <HAL_GPIO_ReadPin>
 80029ec:	4603      	mov	r3, r0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	4613      	mov	r3, r2
 8002a04:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002a06:	4b29      	ldr	r3, [pc, #164]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	2b20      	cmp	r3, #32
 8002a0c:	d101      	bne.n	8002a12 <io_holding_reg_add_channel+0x1a>
		return false;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	e045      	b.n	8002a9e <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4a26      	ldr	r2, [pc, #152]	@ (8002ab0 <io_holding_reg_add_channel+0xb8>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d10b      	bne.n	8002a32 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002a1a:	4b26      	ldr	r3, [pc, #152]	@ (8002ab4 <io_holding_reg_add_channel+0xbc>)
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d901      	bls.n	8002a26 <io_holding_reg_add_channel+0x2e>
			return false;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e03b      	b.n	8002a9e <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002a26:	4b23      	ldr	r3, [pc, #140]	@ (8002ab4 <io_holding_reg_add_channel+0xbc>)
 8002a28:	881b      	ldrh	r3, [r3, #0]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <io_holding_reg_add_channel+0xbc>)
 8002a30:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002a32:	4b1e      	ldr	r3, [pc, #120]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	4619      	mov	r1, r3
 8002a38:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab8 <io_holding_reg_add_channel+0xc0>)
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	440b      	add	r3, r1
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4413      	add	r3, r2
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002a48:	4b18      	ldr	r3, [pc, #96]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ab8 <io_holding_reg_add_channel+0xc0>)
 8002a50:	460b      	mov	r3, r1
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	440b      	add	r3, r1
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002a60:	4b12      	ldr	r3, [pc, #72]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	4619      	mov	r1, r3
 8002a66:	4a14      	ldr	r2, [pc, #80]	@ (8002ab8 <io_holding_reg_add_channel+0xc0>)
 8002a68:	460b      	mov	r3, r1
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	440b      	add	r3, r1
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4413      	add	r3, r2
 8002a72:	3308      	adds	r3, #8
 8002a74:	2200      	movs	r2, #0
 8002a76:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002a78:	4b0c      	ldr	r3, [pc, #48]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <io_holding_reg_add_channel+0xc0>)
 8002a80:	460b      	mov	r3, r1
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	440b      	add	r3, r1
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	330a      	adds	r3, #10
 8002a8c:	79fa      	ldrb	r2, [r7, #7]
 8002a8e:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	4b04      	ldr	r3, [pc, #16]	@ (8002aac <io_holding_reg_add_channel+0xb4>)
 8002a9a:	801a      	strh	r2, [r3, #0]
	return true;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000dd0 	.word	0x20000dd0
 8002ab0:	08002b89 	.word	0x08002b89
 8002ab4:	20000dd2 	.word	0x20000dd2
 8002ab8:	20000c50 	.word	0x20000c50

08002abc <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <io_holding_reg_read+0x38>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	88fa      	ldrh	r2, [r7, #6]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d209      	bcs.n	8002ae4 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002ad0:	88fa      	ldrh	r2, [r7, #6]
 8002ad2:	4909      	ldr	r1, [pc, #36]	@ (8002af8 <io_holding_reg_read+0x3c>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	3308      	adds	r3, #8
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	e000      	b.n	8002ae6 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20000dd0 	.word	0x20000dd0
 8002af8:	20000c50 	.word	0x20000c50

08002afc <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002afc:	b590      	push	{r4, r7, lr}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	460a      	mov	r2, r1
 8002b06:	80fb      	strh	r3, [r7, #6]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b80 <io_holding_reg_write+0x84>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	88fa      	ldrh	r2, [r7, #6]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d230      	bcs.n	8002b78 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002b16:	88fa      	ldrh	r2, [r7, #6]
 8002b18:	491a      	ldr	r1, [pc, #104]	@ (8002b84 <io_holding_reg_write+0x88>)
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	4413      	add	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	440b      	add	r3, r1
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01c      	beq.n	8002b64 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002b2a:	88fa      	ldrh	r2, [r7, #6]
 8002b2c:	4915      	ldr	r1, [pc, #84]	@ (8002b84 <io_holding_reg_write+0x88>)
 8002b2e:	4613      	mov	r3, r2
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	4413      	add	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	440b      	add	r3, r1
 8002b38:	681c      	ldr	r4, [r3, #0]
 8002b3a:	88fa      	ldrh	r2, [r7, #6]
 8002b3c:	4911      	ldr	r1, [pc, #68]	@ (8002b84 <io_holding_reg_write+0x88>)
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	440b      	add	r3, r1
 8002b48:	3304      	adds	r3, #4
 8002b4a:	6818      	ldr	r0, [r3, #0]
 8002b4c:	88fa      	ldrh	r2, [r7, #6]
 8002b4e:	490d      	ldr	r1, [pc, #52]	@ (8002b84 <io_holding_reg_write+0x88>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	330a      	adds	r3, #10
 8002b5c:	781a      	ldrb	r2, [r3, #0]
 8002b5e:	88bb      	ldrh	r3, [r7, #4]
 8002b60:	4619      	mov	r1, r3
 8002b62:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002b64:	88fa      	ldrh	r2, [r7, #6]
 8002b66:	4907      	ldr	r1, [pc, #28]	@ (8002b84 <io_holding_reg_write+0x88>)
 8002b68:	4613      	mov	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	3308      	adds	r3, #8
 8002b74:	88ba      	ldrh	r2, [r7, #4]
 8002b76:	801a      	strh	r2, [r3, #0]
	}
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd90      	pop	{r4, r7, pc}
 8002b80:	20000dd0 	.word	0x20000dd0
 8002b84:	20000c50 	.word	0x20000c50

08002b88 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	807b      	strh	r3, [r7, #2]
 8002b94:	4613      	mov	r3, r2
 8002b96:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <dac_write_func+0x7c>)
 8002b9a:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002b9c:	787b      	ldrb	r3, [r7, #1]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d002      	beq.n	8002ba8 <dac_write_func+0x20>
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d00a      	beq.n	8002bbc <dac_write_func+0x34>
 8002ba6:	e01e      	b.n	8002be6 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002ba8:	887a      	ldrh	r2, [r7, #2]
 8002baa:	4613      	mov	r3, r2
 8002bac:	031b      	lsls	r3, r3, #12
 8002bae:	1a9b      	subs	r3, r3, r2
 8002bb0:	4a15      	ldr	r2, [pc, #84]	@ (8002c08 <dac_write_func+0x80>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	0bdb      	lsrs	r3, r3, #15
 8002bb8:	617b      	str	r3, [r7, #20]
				break;
 8002bba:	e014      	b.n	8002be6 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002bbc:	f240 3311 	movw	r3, #785	@ 0x311
 8002bc0:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002bc2:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002bc6:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002bc8:	89ba      	ldrh	r2, [r7, #12]
 8002bca:	89fb      	ldrh	r3, [r7, #14]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002bd0:	89fa      	ldrh	r2, [r7, #14]
 8002bd2:	887b      	ldrh	r3, [r7, #2]
 8002bd4:	8979      	ldrh	r1, [r7, #10]
 8002bd6:	fb01 f303 	mul.w	r3, r1, r3
 8002bda:	490b      	ldr	r1, [pc, #44]	@ (8002c08 <dac_write_func+0x80>)
 8002bdc:	fba1 1303 	umull	r1, r3, r1, r3
 8002be0:	0bdb      	lsrs	r3, r3, #15
 8002be2:	4413      	add	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2200      	movs	r2, #0
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	6938      	ldr	r0, [r7, #16]
 8002bee:	f006 fc45 	bl	800947c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	6938      	ldr	r0, [r7, #16]
 8002bf6:	f006 fbd5 	bl	80093a4 <HAL_DAC_Start>
#endif
}
 8002bfa:	bf00      	nop
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20001100 	.word	0x20001100
 8002c08:	80008001 	.word	0x80008001

08002c0c <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	460a      	mov	r2, r1
 8002c16:	80fb      	strh	r3, [r7, #6]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <io_holding_reg_set_mode+0x40>)
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	88fa      	ldrh	r2, [r7, #6]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d20b      	bcs.n	8002c3e <io_holding_reg_set_mode+0x32>
		io_holding_reg_channels[index].mode = mode;
 8002c26:	88fa      	ldrh	r2, [r7, #6]
 8002c28:	4909      	ldr	r1, [pc, #36]	@ (8002c50 <io_holding_reg_set_mode+0x44>)
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	440b      	add	r3, r1
 8002c34:	330a      	adds	r3, #10
 8002c36:	797a      	ldrb	r2, [r7, #5]
 8002c38:	701a      	strb	r2, [r3, #0]
		return true;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <io_holding_reg_set_mode+0x34>
	}
	return false;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	20000dd0 	.word	0x20000dd0
 8002c50:	20000c50 	.word	0x20000c50

08002c54 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002c54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c58:	b089      	sub	sp, #36	@ 0x24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	80fb      	strh	r3, [r7, #6]
 8002c60:	466b      	mov	r3, sp
 8002c62:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002c68:	2300      	movs	r3, #0
 8002c6a:	83fb      	strh	r3, [r7, #30]
 8002c6c:	e011      	b.n	8002c92 <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002c6e:	8bfa      	ldrh	r2, [r7, #30]
 8002c70:	4952      	ldr	r1, [pc, #328]	@ (8002dbc <io_holding_reg_type_save+0x168>)
 8002c72:	4613      	mov	r3, r2
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	4413      	add	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a50      	ldr	r2, [pc, #320]	@ (8002dc0 <io_holding_reg_type_save+0x16c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d103      	bne.n	8002c8c <io_holding_reg_type_save+0x38>
			count++;
 8002c84:	89fb      	ldrh	r3, [r7, #14]
 8002c86:	3301      	adds	r3, #1
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002c8c:	8bfb      	ldrh	r3, [r7, #30]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	83fb      	strh	r3, [r7, #30]
 8002c92:	4b4c      	ldr	r3, [pc, #304]	@ (8002dc4 <io_holding_reg_type_save+0x170>)
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	8bfa      	ldrh	r2, [r7, #30]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d3e8      	bcc.n	8002c6e <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002c9c:	89fb      	ldrh	r3, [r7, #14]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <io_holding_reg_type_save+0x52>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e083      	b.n	8002dae <io_holding_reg_type_save+0x15a>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002ca6:	89fb      	ldrh	r3, [r7, #14]
 8002ca8:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002caa:	1c99      	adds	r1, r3, #2
 8002cac:	460b      	mov	r3, r1
	uint8_t buffer[
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	617b      	str	r3, [r7, #20]
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	4688      	mov	r8, r1
 8002cb6:	4699      	mov	r9, r3
 8002cb8:	f04f 0200 	mov.w	r2, #0
 8002cbc:	f04f 0300 	mov.w	r3, #0
 8002cc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ccc:	2300      	movs	r3, #0
 8002cce:	460c      	mov	r4, r1
 8002cd0:	461d      	mov	r5, r3
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	00eb      	lsls	r3, r5, #3
 8002cdc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ce0:	00e2      	lsls	r2, r4, #3
 8002ce2:	1dcb      	adds	r3, r1, #7
 8002ce4:	08db      	lsrs	r3, r3, #3
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	ebad 0d03 	sub.w	sp, sp, r3
 8002cec:	466b      	mov	r3, sp
 8002cee:	3300      	adds	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002cf6:	8bbb      	ldrh	r3, [r7, #28]
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	89fa      	ldrh	r2, [r7, #14]
 8002cfe:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002d00:	8bbb      	ldrh	r3, [r7, #28]
 8002d02:	3302      	adds	r3, #2
 8002d04:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d06:	2300      	movs	r3, #0
 8002d08:	837b      	strh	r3, [r7, #26]
 8002d0a:	e021      	b.n	8002d50 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002d0c:	8b7a      	ldrh	r2, [r7, #26]
 8002d0e:	492b      	ldr	r1, [pc, #172]	@ (8002dbc <io_holding_reg_type_save+0x168>)
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a28      	ldr	r2, [pc, #160]	@ (8002dc0 <io_holding_reg_type_save+0x16c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d113      	bne.n	8002d4a <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002d22:	8b7b      	ldrh	r3, [r7, #26]
 8002d24:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002d26:	8b7a      	ldrh	r2, [r7, #26]
 8002d28:	4924      	ldr	r1, [pc, #144]	@ (8002dbc <io_holding_reg_type_save+0x168>)
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	440b      	add	r3, r1
 8002d34:	330a      	adds	r3, #10
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002d3a:	8bbb      	ldrh	r3, [r7, #28]
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4413      	add	r3, r2
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002d44:	8bbb      	ldrh	r3, [r7, #28]
 8002d46:	3304      	adds	r3, #4
 8002d48:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d4a:	8b7b      	ldrh	r3, [r7, #26]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	837b      	strh	r3, [r7, #26]
 8002d50:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc4 <io_holding_reg_type_save+0x170>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	8b7a      	ldrh	r2, [r7, #26]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d3d8      	bcc.n	8002d0c <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002d5a:	8bba      	ldrh	r2, [r7, #28]
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	6939      	ldr	r1, [r7, #16]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff f988 	bl	8002076 <EEPROM_WriteBlock>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f083 0301 	eor.w	r3, r3, #1
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <io_holding_reg_type_save+0x122>
 8002d72:	2300      	movs	r3, #0
 8002d74:	e01b      	b.n	8002dae <io_holding_reg_type_save+0x15a>
	baseAddress += offset;
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	8bbb      	ldrh	r3, [r7, #28]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002d7e:	8bbb      	ldrh	r3, [r7, #28]
 8002d80:	4619      	mov	r1, r3
 8002d82:	6938      	ldr	r0, [r7, #16]
 8002d84:	f002 fc0c 	bl	80055a0 <modbus_crc16>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002d8e:	f107 010c 	add.w	r1, r7, #12
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	2202      	movs	r2, #2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff f96d 	bl	8002076 <EEPROM_WriteBlock>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f083 0301 	eor.w	r3, r3, #1
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <io_holding_reg_type_save+0x158>
 8002da8:	2300      	movs	r3, #0
 8002daa:	e000      	b.n	8002dae <io_holding_reg_type_save+0x15a>

	return true;
 8002dac:	2301      	movs	r3, #1
 8002dae:	46b5      	mov	sp, r6
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3724      	adds	r7, #36	@ 0x24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000c50 	.word	0x20000c50
 8002dc0:	08002b89 	.word	0x08002b89
 8002dc4:	20000dd0 	.word	0x20000dd0

08002dc8 <io_holding_reg_type_clear>:
	}

	return true;
}

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	81fb      	strh	r3, [r7, #14]
 8002dd6:	e017      	b.n	8002e08 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002dd8:	89fa      	ldrh	r2, [r7, #14]
 8002dda:	4918      	ldr	r1, [pc, #96]	@ (8002e3c <io_holding_reg_type_clear+0x74>)
 8002ddc:	4613      	mov	r3, r2
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	4413      	add	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a15      	ldr	r2, [pc, #84]	@ (8002e40 <io_holding_reg_type_clear+0x78>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d109      	bne.n	8002e02 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8002dee:	89fa      	ldrh	r2, [r7, #14]
 8002df0:	4912      	ldr	r1, [pc, #72]	@ (8002e3c <io_holding_reg_type_clear+0x74>)
 8002df2:	4613      	mov	r3, r2
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	4413      	add	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	330a      	adds	r3, #10
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e02:	89fb      	ldrh	r3, [r7, #14]
 8002e04:	3301      	adds	r3, #1
 8002e06:	81fb      	strh	r3, [r7, #14]
 8002e08:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <io_holding_reg_type_clear+0x7c>)
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	89fa      	ldrh	r2, [r7, #14]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d3e2      	bcc.n	8002dd8 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	f083 0301 	eor.w	r3, r3, #1
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d008      	beq.n	8002e30 <io_holding_reg_type_clear+0x68>
		return automation_save_rules();
 8002e1e:	f7fe fac1 	bl	80013a4 <automation_save_rules>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	bf14      	ite	ne
 8002e28:	2301      	movne	r3, #1
 8002e2a:	2300      	moveq	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	e000      	b.n	8002e32 <io_holding_reg_type_clear+0x6a>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8002e30:	2301      	movs	r3, #1
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000c50 	.word	0x20000c50
 8002e40:	08002b89 	.word	0x08002b89
 8002e44:	20000dd0 	.word	0x20000dd0

08002e48 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a13      	ldr	r2, [pc, #76]	@ (8002ea4 <io_input_reg_add_channel+0x5c>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d109      	bne.n	8002e6e <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002e5a:	4b13      	ldr	r3, [pc, #76]	@ (8002ea8 <io_input_reg_add_channel+0x60>)
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	2b03      	cmp	r3, #3
 8002e60:	d81a      	bhi.n	8002e98 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8002e62:	4b11      	ldr	r3, [pc, #68]	@ (8002ea8 <io_input_reg_add_channel+0x60>)
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	3301      	adds	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea8 <io_input_reg_add_channel+0x60>)
 8002e6c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002eac <io_input_reg_add_channel+0x64>)
 8002e70:	881b      	ldrh	r3, [r3, #0]
 8002e72:	4619      	mov	r1, r3
 8002e74:	4a0e      	ldr	r2, [pc, #56]	@ (8002eb0 <io_input_reg_add_channel+0x68>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <io_input_reg_add_channel+0x64>)
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb0 <io_input_reg_add_channel+0x68>)
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	4413      	add	r3, r2
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002e8a:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <io_input_reg_add_channel+0x64>)
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <io_input_reg_add_channel+0x64>)
 8002e94:	801a      	strh	r2, [r3, #0]
 8002e96:	e000      	b.n	8002e9a <io_input_reg_add_channel+0x52>
			return;
 8002e98:	bf00      	nop
}
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	08002ef5 	.word	0x08002ef5
 8002ea8:	20000ed6 	.word	0x20000ed6
 8002eac:	20000ed4 	.word	0x20000ed4
 8002eb0:	20000dd4 	.word	0x20000dd4

08002eb4 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <io_input_reg_read+0x38>)
 8002ec0:	881b      	ldrh	r3, [r3, #0]
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d20c      	bcs.n	8002ee2 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	4a09      	ldr	r2, [pc, #36]	@ (8002ef0 <io_input_reg_read+0x3c>)
 8002ecc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002ed0:	88fb      	ldrh	r3, [r7, #6]
 8002ed2:	4907      	ldr	r1, [pc, #28]	@ (8002ef0 <io_input_reg_read+0x3c>)
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	440b      	add	r3, r1
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	4618      	mov	r0, r3
 8002edc:	4790      	blx	r2
 8002ede:	4603      	mov	r3, r0
 8002ee0:	e000      	b.n	8002ee4 <io_input_reg_read+0x30>
	}
	return 0;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000ed4 	.word	0x20000ed4
 8002ef0:	20000dd4 	.word	0x20000dd4

08002ef4 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	@ 0x30
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002efc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f74 <adc_read_func+0x80>)
 8002efe:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002f00:	481c      	ldr	r0, [pc, #112]	@ (8002f74 <adc_read_func+0x80>)
 8002f02:	f005 f9a7 	bl	8008254 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002f06:	f107 030c 	add.w	r3, r7, #12
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f014 fee5 	bl	8017cde <memset>
		sConfig.Channel = channel;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002f18:	2306      	movs	r3, #6
 8002f1a:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002f20:	237f      	movs	r3, #127	@ 0x7f
 8002f22:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002f24:	f107 030c 	add.w	r3, r7, #12
 8002f28:	4619      	mov	r1, r3
 8002f2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f2c:	f005 faac 	bl	8008488 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002f30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f32:	f005 f8d3 	bl	80080dc <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002f36:	2164      	movs	r1, #100	@ 0x64
 8002f38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f3a:	f005 f9bf 	bl	80082bc <HAL_ADC_PollForConversion>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10f      	bne.n	8002f64 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002f44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f46:	f005 fa91 	bl	800846c <HAL_ADC_GetValue>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	041b      	lsls	r3, r3, #16
 8002f50:	1a9a      	subs	r2, r3, r2
 8002f52:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <adc_read_func+0x84>)
 8002f54:	fba3 1302 	umull	r1, r3, r3, r2
 8002f58:	1ad2      	subs	r2, r2, r3
 8002f5a:	0852      	lsrs	r2, r2, #1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	0adb      	lsrs	r3, r3, #11
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	e003      	b.n	8002f6c <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002f64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f66:	f005 f975 	bl	8008254 <HAL_ADC_Stop>
#endif
	return 0;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3730      	adds	r7, #48	@ 0x30
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20001094 	.word	0x20001094
 8002f78:	00100101 	.word	0x00100101

08002f7c <io_modbus_slave_add_channel>:

static uint8_t current_polling_index = 0; // index of slave being polled
static bool polling_in_progress = false;

// Adds a new channel to the list
void io_modbus_slave_add_channel(uint8_t slave_address, Modbus_Register_Type type, uint16_t register_address) {
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	71fb      	strb	r3, [r7, #7]
 8002f86:	460b      	mov	r3, r1
 8002f88:	71bb      	strb	r3, [r7, #6]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80bb      	strh	r3, [r7, #4]
	if (io_modbus_slave_channel_count >= MAX_MODBUS_SLAVES) return;
 8002f8e:	4b14      	ldr	r3, [pc, #80]	@ (8002fe0 <io_modbus_slave_add_channel+0x64>)
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d81f      	bhi.n	8002fd6 <io_modbus_slave_add_channel+0x5a>

	Modbus_Slave_Channel* ch = &io_modbus_slave_channels[io_modbus_slave_channel_count++];
 8002f96:	4b12      	ldr	r3, [pc, #72]	@ (8002fe0 <io_modbus_slave_add_channel+0x64>)
 8002f98:	881b      	ldrh	r3, [r3, #0]
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	b291      	uxth	r1, r2
 8002f9e:	4a10      	ldr	r2, [pc, #64]	@ (8002fe0 <io_modbus_slave_add_channel+0x64>)
 8002fa0:	8011      	strh	r1, [r2, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe4 <io_modbus_slave_add_channel+0x68>)
 8002fae:	4413      	add	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]

	ch->slave_address = slave_address;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	79fa      	ldrb	r2, [r7, #7]
 8002fb6:	701a      	strb	r2, [r3, #0]
	ch->type = type;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	79ba      	ldrb	r2, [r7, #6]
 8002fbc:	705a      	strb	r2, [r3, #1]
	ch->register_address = register_address;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	88ba      	ldrh	r2, [r7, #4]
 8002fc2:	805a      	strh	r2, [r3, #2]
	ch->buffer = 0;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	809a      	strh	r2, [r3, #4]
	ch->last_updated_ms = get_ms();
 8002fca:	f002 fb7d 	bl	80056c8 <get_ms>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	e000      	b.n	8002fd8 <io_modbus_slave_add_channel+0x5c>
	if (io_modbus_slave_channel_count >= MAX_MODBUS_SLAVES) return;
 8002fd6:	bf00      	nop
}
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000f08 	.word	0x20000f08
 8002fe4:	20000ed8 	.word	0x20000ed8

08002fe8 <io_modbus_slave_read>:

// Read/write the channels with their read/write functions and context
uint16_t io_modbus_slave_read(uint16_t index) {
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	80fb      	strh	r3, [r7, #6]
	if (index >= io_modbus_slave_channel_count) return 0;
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <io_modbus_slave_read+0x38>)
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	88fa      	ldrh	r2, [r7, #6]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d301      	bcc.n	8003000 <io_modbus_slave_read+0x18>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	e008      	b.n	8003012 <io_modbus_slave_read+0x2a>
	return io_modbus_slave_channels[index].buffer;
 8003000:	88fa      	ldrh	r2, [r7, #6]
 8003002:	4908      	ldr	r1, [pc, #32]	@ (8003024 <io_modbus_slave_read+0x3c>)
 8003004:	4613      	mov	r3, r2
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4413      	add	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	3304      	adds	r3, #4
 8003010:	881b      	ldrh	r3, [r3, #0]
}
 8003012:	4618      	mov	r0, r3
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	20000f08 	.word	0x20000f08
 8003024:	20000ed8 	.word	0x20000ed8

08003028 <io_modbus_slave_poll_all>:

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 800302e:	f001 fcc9 	bl	80049c4 <modbus_master_is_busy>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d15a      	bne.n	80030ee <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003038:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <io_modbus_slave_poll_all+0xd4>)
 800303a:	2201      	movs	r2, #1
 800303c:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 800303e:	4b30      	ldr	r3, [pc, #192]	@ (8003100 <io_modbus_slave_poll_all+0xd8>)
 8003040:	881b      	ldrh	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d055      	beq.n	80030f2 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003046:	f002 fb3f 	bl	80056c8 <get_ms>
 800304a:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800304c:	2300      	movs	r3, #0
 800304e:	75fb      	strb	r3, [r7, #23]
 8003050:	e046      	b.n	80030e0 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003052:	4b2c      	ldr	r3, [pc, #176]	@ (8003104 <io_modbus_slave_poll_all+0xdc>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	461a      	mov	r2, r3
 8003058:	7dfb      	ldrb	r3, [r7, #23]
 800305a:	4413      	add	r3, r2
 800305c:	4a28      	ldr	r2, [pc, #160]	@ (8003100 <io_modbus_slave_poll_all+0xd8>)
 800305e:	8812      	ldrh	r2, [r2, #0]
 8003060:	fb93 f1f2 	sdiv	r1, r3, r2
 8003064:	fb01 f202 	mul.w	r2, r1, r2
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 800306c:	7bfa      	ldrb	r2, [r7, #15]
 800306e:	4613      	mov	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4413      	add	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4a24      	ldr	r2, [pc, #144]	@ (8003108 <io_modbus_slave_poll_all+0xe0>)
 8003078:	4413      	add	r3, r2
 800307a:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003088:	d327      	bcc.n	80030da <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	7818      	ldrb	r0, [r3, #0]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	7859      	ldrb	r1, [r3, #1]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	885a      	ldrh	r2, [r3, #2]
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	3304      	adds	r3, #4
 800309a:	f001 fc31 	bl	8004900 <modbus_master_request_read>
 800309e:	4603      	mov	r3, r0
 80030a0:	71fb      	strb	r3, [r7, #7]
			if (success) {
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d012      	beq.n	80030ce <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 80030a8:	4b14      	ldr	r3, [pc, #80]	@ (80030fc <io_modbus_slave_poll_all+0xd4>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	3301      	adds	r3, #1
 80030b8:	4a11      	ldr	r2, [pc, #68]	@ (8003100 <io_modbus_slave_poll_all+0xd8>)
 80030ba:	8812      	ldrh	r2, [r2, #0]
 80030bc:	fb93 f1f2 	sdiv	r1, r3, r2
 80030c0:	fb01 f202 	mul.w	r2, r1, r2
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003104 <io_modbus_slave_poll_all+0xdc>)
 80030ca:	701a      	strb	r2, [r3, #0]
				break;
 80030cc:	e012      	b.n	80030f4 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 80030ce:	4b0b      	ldr	r3, [pc, #44]	@ (80030fc <io_modbus_slave_poll_all+0xd4>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 80030d4:	480d      	ldr	r0, [pc, #52]	@ (800310c <io_modbus_slave_poll_all+0xe4>)
 80030d6:	f001 fb63 	bl	80047a0 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80030da:	7dfb      	ldrb	r3, [r7, #23]
 80030dc:	3301      	adds	r3, #1
 80030de:	75fb      	strb	r3, [r7, #23]
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <io_modbus_slave_poll_all+0xd8>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d3b2      	bcc.n	8003052 <io_modbus_slave_poll_all+0x2a>
 80030ec:	e002      	b.n	80030f4 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 80030ee:	bf00      	nop
 80030f0:	e000      	b.n	80030f4 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80030f2:	bf00      	nop
			}
		}
	}
}
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000f0b 	.word	0x20000f0b
 8003100:	20000f08 	.word	0x20000f08
 8003104:	20000f0a 	.word	0x20000f0a
 8003108:	20000ed8 	.word	0x20000ed8
 800310c:	0801a03c 	.word	0x0801a03c

08003110 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <io_virtual_add+0x16>
 8003120:	2b01      	cmp	r3, #1
 8003122:	d013      	beq.n	800314c <io_virtual_add+0x3c>
 8003124:	e026      	b.n	8003174 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003126:	4b1c      	ldr	r3, [pc, #112]	@ (8003198 <io_virtual_add+0x88>)
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	2b80      	cmp	r3, #128	@ 0x80
 800312c:	d101      	bne.n	8003132 <io_virtual_add+0x22>
				return false;
 800312e:	2300      	movs	r3, #0
 8003130:	e02d      	b.n	800318e <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003132:	4b19      	ldr	r3, [pc, #100]	@ (8003198 <io_virtual_add+0x88>)
 8003134:	881b      	ldrh	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	4b18      	ldr	r3, [pc, #96]	@ (800319c <io_virtual_add+0x8c>)
 800313a:	2100      	movs	r1, #0
 800313c:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 800313e:	4b16      	ldr	r3, [pc, #88]	@ (8003198 <io_virtual_add+0x88>)
 8003140:	881b      	ldrh	r3, [r3, #0]
 8003142:	3301      	adds	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	4b14      	ldr	r3, [pc, #80]	@ (8003198 <io_virtual_add+0x88>)
 8003148:	801a      	strh	r2, [r3, #0]
			break;
 800314a:	e015      	b.n	8003178 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 800314c:	4b14      	ldr	r3, [pc, #80]	@ (80031a0 <io_virtual_add+0x90>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	2b80      	cmp	r3, #128	@ 0x80
 8003152:	d101      	bne.n	8003158 <io_virtual_add+0x48>
				return false;
 8003154:	2300      	movs	r3, #0
 8003156:	e01a      	b.n	800318e <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <io_virtual_add+0x90>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <io_virtual_add+0x94>)
 8003160:	2100      	movs	r1, #0
 8003162:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003166:	4b0e      	ldr	r3, [pc, #56]	@ (80031a0 <io_virtual_add+0x90>)
 8003168:	881b      	ldrh	r3, [r3, #0]
 800316a:	3301      	adds	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	4b0c      	ldr	r3, [pc, #48]	@ (80031a0 <io_virtual_add+0x90>)
 8003170:	801a      	strh	r2, [r3, #0]
			break;
 8003172:	e001      	b.n	8003178 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003174:	2300      	movs	r3, #0
 8003176:	e00a      	b.n	800318e <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003178:	f7fe f914 	bl	80013a4 <automation_save_rules>
 800317c:	4603      	mov	r3, r0
 800317e:	f083 0301 	eor.w	r3, r3, #1
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <io_virtual_add+0x7c>
		return false;
 8003188:	2300      	movs	r3, #0
 800318a:	e000      	b.n	800318e <io_virtual_add+0x7e>
	}

	return true;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20000f8c 	.word	0x20000f8c
 800319c:	20000f0c 	.word	0x20000f0c
 80031a0:	20001090 	.word	0x20001090
 80031a4:	20000f90 	.word	0x20000f90

080031a8 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	6039      	str	r1, [r7, #0]
 80031b2:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <io_virtual_get_count+0x16>
 80031ba:	2300      	movs	r3, #0
 80031bc:	e012      	b.n	80031e4 <io_virtual_get_count+0x3c>

	switch (type) {
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d002      	beq.n	80031ca <io_virtual_get_count+0x22>
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d006      	beq.n	80031d6 <io_virtual_get_count+0x2e>
 80031c8:	e00b      	b.n	80031e2 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 80031ca:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <io_virtual_get_count+0x48>)
 80031cc:	881a      	ldrh	r2, [r3, #0]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	801a      	strh	r2, [r3, #0]
			return true;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e006      	b.n	80031e4 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 80031d6:	4b07      	ldr	r3, [pc, #28]	@ (80031f4 <io_virtual_get_count+0x4c>)
 80031d8:	881a      	ldrh	r2, [r3, #0]
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	801a      	strh	r2, [r3, #0]
			return true;
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 80031e2:	2300      	movs	r3, #0
		}
	}
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	20000f8c 	.word	0x20000f8c
 80031f4:	20001090 	.word	0x20001090

080031f8 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	603a      	str	r2, [r7, #0]
 8003202:	71fb      	strb	r3, [r7, #7]
 8003204:	460b      	mov	r3, r1
 8003206:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <io_virtual_read+0x1a>
 800320e:	2300      	movs	r3, #0
 8003210:	e024      	b.n	800325c <io_virtual_read+0x64>

	switch (type) {
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <io_virtual_read+0x26>
 8003218:	2b01      	cmp	r3, #1
 800321a:	d00f      	beq.n	800323c <io_virtual_read+0x44>
 800321c:	e01d      	b.n	800325a <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 800321e:	4b12      	ldr	r3, [pc, #72]	@ (8003268 <io_virtual_read+0x70>)
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	88ba      	ldrh	r2, [r7, #4]
 8003224:	429a      	cmp	r2, r3
 8003226:	d301      	bcc.n	800322c <io_virtual_read+0x34>
				return false;
 8003228:	2300      	movs	r3, #0
 800322a:	e017      	b.n	800325c <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 800322c:	88bb      	ldrh	r3, [r7, #4]
 800322e:	4a0f      	ldr	r2, [pc, #60]	@ (800326c <io_virtual_read+0x74>)
 8003230:	5cd3      	ldrb	r3, [r2, r3]
 8003232:	461a      	mov	r2, r3
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	801a      	strh	r2, [r3, #0]
			return true;
 8003238:	2301      	movs	r3, #1
 800323a:	e00f      	b.n	800325c <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 800323c:	4b0c      	ldr	r3, [pc, #48]	@ (8003270 <io_virtual_read+0x78>)
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	88ba      	ldrh	r2, [r7, #4]
 8003242:	429a      	cmp	r2, r3
 8003244:	d301      	bcc.n	800324a <io_virtual_read+0x52>
				return false;
 8003246:	2300      	movs	r3, #0
 8003248:	e008      	b.n	800325c <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 800324a:	88bb      	ldrh	r3, [r7, #4]
 800324c:	4a09      	ldr	r2, [pc, #36]	@ (8003274 <io_virtual_read+0x7c>)
 800324e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	801a      	strh	r2, [r3, #0]
			return true;
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <io_virtual_read+0x64>
		}
		default: {
			return false;
 800325a:	2300      	movs	r3, #0
		}
	}
}
 800325c:	4618      	mov	r0, r3
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	20000f8c 	.word	0x20000f8c
 800326c:	20000f0c 	.word	0x20000f0c
 8003270:	20001090 	.word	0x20001090
 8003274:	20000f90 	.word	0x20000f90

08003278 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	71fb      	strb	r3, [r7, #7]
 8003282:	460b      	mov	r3, r1
 8003284:	80bb      	strh	r3, [r7, #4]
 8003286:	4613      	mov	r3, r2
 8003288:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d002      	beq.n	8003296 <io_virtual_write+0x1e>
 8003290:	2b01      	cmp	r3, #1
 8003292:	d013      	beq.n	80032bc <io_virtual_write+0x44>
 8003294:	e020      	b.n	80032d8 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003296:	4b14      	ldr	r3, [pc, #80]	@ (80032e8 <io_virtual_write+0x70>)
 8003298:	881b      	ldrh	r3, [r3, #0]
 800329a:	88ba      	ldrh	r2, [r7, #4]
 800329c:	429a      	cmp	r2, r3
 800329e:	d301      	bcc.n	80032a4 <io_virtual_write+0x2c>
				return false;
 80032a0:	2300      	movs	r3, #0
 80032a2:	e01a      	b.n	80032da <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 80032a4:	887b      	ldrh	r3, [r7, #2]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	bf14      	ite	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	2300      	moveq	r3, #0
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	88bb      	ldrh	r3, [r7, #4]
 80032b2:	4611      	mov	r1, r2
 80032b4:	4a0d      	ldr	r2, [pc, #52]	@ (80032ec <io_virtual_write+0x74>)
 80032b6:	54d1      	strb	r1, [r2, r3]
			return true;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e00e      	b.n	80032da <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80032bc:	4b0c      	ldr	r3, [pc, #48]	@ (80032f0 <io_virtual_write+0x78>)
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	88ba      	ldrh	r2, [r7, #4]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d301      	bcc.n	80032ca <io_virtual_write+0x52>
				return false;
 80032c6:	2300      	movs	r3, #0
 80032c8:	e007      	b.n	80032da <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 80032ca:	88bb      	ldrh	r3, [r7, #4]
 80032cc:	4909      	ldr	r1, [pc, #36]	@ (80032f4 <io_virtual_write+0x7c>)
 80032ce:	887a      	ldrh	r2, [r7, #2]
 80032d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e000      	b.n	80032da <io_virtual_write+0x62>
		}
		default: {
			return false;
 80032d8:	2300      	movs	r3, #0
		}
	}
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000f8c 	.word	0x20000f8c
 80032ec:	20000f0c 	.word	0x20000f0c
 80032f0:	20001090 	.word	0x20001090
 80032f4:	20000f90 	.word	0x20000f90

080032f8 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b0e6      	sub	sp, #408	@ 0x198
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4602      	mov	r2, r0
 8003300:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003304:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003308:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8003310:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003314:	f107 0210 	add.w	r2, r7, #16
 8003318:	4413      	add	r3, r2
 800331a:	4a4c      	ldr	r2, [pc, #304]	@ (800344c <io_virtual_save+0x154>)
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003320:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003324:	3302      	adds	r3, #2
 8003326:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 800332a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800332e:	f107 0210 	add.w	r2, r7, #16
 8003332:	4413      	add	r3, r2
 8003334:	4a45      	ldr	r2, [pc, #276]	@ (800344c <io_virtual_save+0x154>)
 8003336:	8812      	ldrh	r2, [r2, #0]
 8003338:	4945      	ldr	r1, [pc, #276]	@ (8003450 <io_virtual_save+0x158>)
 800333a:	4618      	mov	r0, r3
 800333c:	f014 fd4f 	bl	8017dde <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8003340:	4b42      	ldr	r3, [pc, #264]	@ (800344c <io_virtual_save+0x154>)
 8003342:	881a      	ldrh	r2, [r3, #0]
 8003344:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003348:	4413      	add	r3, r2
 800334a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 800334e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003352:	f107 0210 	add.w	r2, r7, #16
 8003356:	4413      	add	r3, r2
 8003358:	4a3e      	ldr	r2, [pc, #248]	@ (8003454 <io_virtual_save+0x15c>)
 800335a:	8812      	ldrh	r2, [r2, #0]
 800335c:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 800335e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003362:	3302      	adds	r3, #2
 8003364:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003368:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800336c:	f107 0210 	add.w	r2, r7, #16
 8003370:	4413      	add	r3, r2
 8003372:	4a38      	ldr	r2, [pc, #224]	@ (8003454 <io_virtual_save+0x15c>)
 8003374:	8812      	ldrh	r2, [r2, #0]
 8003376:	0052      	lsls	r2, r2, #1
 8003378:	4937      	ldr	r1, [pc, #220]	@ (8003458 <io_virtual_save+0x160>)
 800337a:	4618      	mov	r0, r3
 800337c:	f014 fd2f 	bl	8017dde <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003380:	4b34      	ldr	r3, [pc, #208]	@ (8003454 <io_virtual_save+0x15c>)
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800338c:	4413      	add	r3, r2
 800338e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003392:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003396:	f107 0110 	add.w	r1, r7, #16
 800339a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800339e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7fe fe66 	bl	8002076 <EEPROM_WriteBlock>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f083 0301 	eor.w	r3, r3, #1
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <io_virtual_save+0xc2>
 80033b6:	2300      	movs	r3, #0
 80033b8:	e042      	b.n	8003440 <io_virtual_save+0x148>
	baseAddress += offset;
 80033ba:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80033be:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80033c2:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80033c6:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80033ca:	8811      	ldrh	r1, [r2, #0]
 80033cc:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80033d0:	440a      	add	r2, r1
 80033d2:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80033d4:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80033d8:	f107 0310 	add.w	r3, r7, #16
 80033dc:	4611      	mov	r1, r2
 80033de:	4618      	mov	r0, r3
 80033e0:	f002 f8de 	bl	80055a0 <modbus_crc16>
 80033e4:	4603      	mov	r3, r0
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80033ec:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80033f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80033f2:	f107 010e 	add.w	r1, r7, #14
 80033f6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80033fa:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80033fe:	881b      	ldrh	r3, [r3, #0]
 8003400:	2202      	movs	r2, #2
 8003402:	4618      	mov	r0, r3
 8003404:	f7fe fe37 	bl	8002076 <EEPROM_WriteBlock>
 8003408:	4603      	mov	r3, r0
 800340a:	f083 0301 	eor.w	r3, r3, #1
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <io_virtual_save+0x120>
 8003414:	2300      	movs	r3, #0
 8003416:	e013      	b.n	8003440 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003418:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800341c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003420:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003424:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003428:	8812      	ldrh	r2, [r2, #0]
 800342a:	3202      	adds	r2, #2
 800342c:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 800342e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003432:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff fc0b 	bl	8002c54 <io_holding_reg_type_save>
 800343e:	4603      	mov	r3, r0
}
 8003440:	4618      	mov	r0, r3
 8003442:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	20000f8c 	.word	0x20000f8c
 8003450:	20000f0c 	.word	0x20000f0c
 8003454:	20001090 	.word	0x20001090
 8003458:	20000f90 	.word	0x20000f90

0800345c <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 800345c:	b580      	push	{r7, lr}
 800345e:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003462:	af00      	add	r7, sp, #0
 8003464:	4602      	mov	r2, r0
 8003466:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800346a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800346e:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003470:	2300      	movs	r3, #0
 8003472:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003476:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800347a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 800347e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003482:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003486:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800348a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f7fe fe08 	bl	80020a6 <EEPROM_LoadBlock>
 8003496:	4603      	mov	r3, r0
 8003498:	f083 0301 	eor.w	r3, r3, #1
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <io_virtual_load+0x4a>
 80034a2:	2300      	movs	r3, #0
 80034a4:	e0bd      	b.n	8003622 <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 80034a6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80034aa:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80034ae:	4413      	add	r3, r2
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80034b8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80034bc:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 80034be:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80034c2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	2b80      	cmp	r3, #128	@ 0x80
 80034ca:	d901      	bls.n	80034d0 <io_virtual_load+0x74>
 80034cc:	2300      	movs	r3, #0
 80034ce:	e0a8      	b.n	8003622 <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 80034d0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80034d4:	3302      	adds	r3, #2
 80034d6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 80034da:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80034de:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80034e2:	18d1      	adds	r1, r2, r3
 80034e4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80034e8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	461a      	mov	r2, r3
 80034f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034f4:	4618      	mov	r0, r3
 80034f6:	f014 fc72 	bl	8017dde <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80034fa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80034fe:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003502:	881a      	ldrh	r2, [r3, #0]
 8003504:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003508:	4413      	add	r3, r2
 800350a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 800350e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003512:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003516:	4413      	add	r3, r2
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	b29a      	uxth	r2, r3
 800351c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003520:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003524:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003526:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800352a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800352e:	881b      	ldrh	r3, [r3, #0]
 8003530:	2b80      	cmp	r3, #128	@ 0x80
 8003532:	d901      	bls.n	8003538 <io_virtual_load+0xdc>
 8003534:	2300      	movs	r3, #0
 8003536:	e074      	b.n	8003622 <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8003538:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800353c:	3302      	adds	r3, #2
 800353e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003542:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003546:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800354a:	18d1      	adds	r1, r2, r3
 800354c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003550:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	005a      	lsls	r2, r3, #1
 8003558:	f107 030c 	add.w	r3, r7, #12
 800355c:	4618      	mov	r0, r3
 800355e:	f014 fc3e 	bl	8017dde <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003562:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003566:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003574:	4413      	add	r3, r2
 8003576:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 800357a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800357e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003582:	881a      	ldrh	r2, [r3, #0]
 8003584:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003588:	4413      	add	r3, r2
 800358a:	b29b      	uxth	r3, r3
 800358c:	f107 010a 	add.w	r1, r7, #10
 8003590:	2202      	movs	r2, #2
 8003592:	4618      	mov	r0, r3
 8003594:	f7fe fd87 	bl	80020a6 <EEPROM_LoadBlock>
 8003598:	4603      	mov	r3, r0
 800359a:	f083 0301 	eor.w	r3, r3, #1
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <io_virtual_load+0x14c>
 80035a4:	2300      	movs	r3, #0
 80035a6:	e03c      	b.n	8003622 <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80035a8:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 80035ac:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f001 fff4 	bl	80055a0 <modbus_crc16>
 80035b8:	4603      	mov	r3, r0
 80035ba:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 80035be:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80035c2:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <io_virtual_load+0x178>
 80035d0:	2300      	movs	r3, #0
 80035d2:	e026      	b.n	8003622 <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 80035d4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80035d8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80035dc:	881a      	ldrh	r2, [r3, #0]
 80035de:	4b13      	ldr	r3, [pc, #76]	@ (800362c <io_virtual_load+0x1d0>)
 80035e0:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 80035e2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80035e6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	461a      	mov	r2, r3
 80035ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80035f2:	4619      	mov	r1, r3
 80035f4:	480e      	ldr	r0, [pc, #56]	@ (8003630 <io_virtual_load+0x1d4>)
 80035f6:	f014 fbf2 	bl	8017dde <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 80035fa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80035fe:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003602:	881a      	ldrh	r2, [r3, #0]
 8003604:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <io_virtual_load+0x1d8>)
 8003606:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003608:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800360c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	005a      	lsls	r2, r3, #1
 8003614:	f107 030c 	add.w	r3, r7, #12
 8003618:	4619      	mov	r1, r3
 800361a:	4807      	ldr	r0, [pc, #28]	@ (8003638 <io_virtual_load+0x1dc>)
 800361c:	f014 fbdf 	bl	8017dde <memcpy>

	return true;
 8003620:	2301      	movs	r3, #1
}
 8003622:	4618      	mov	r0, r3
 8003624:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20000f8c 	.word	0x20000f8c
 8003630:	20000f0c 	.word	0x20000f0c
 8003634:	20001090 	.word	0x20001090
 8003638:	20000f90 	.word	0x20000f90

0800363c <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003640:	4b0a      	ldr	r3, [pc, #40]	@ (800366c <io_virtual_clear+0x30>)
 8003642:	2200      	movs	r2, #0
 8003644:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003646:	4b0a      	ldr	r3, [pc, #40]	@ (8003670 <io_virtual_clear+0x34>)
 8003648:	2200      	movs	r2, #0
 800364a:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 800364c:	2280      	movs	r2, #128	@ 0x80
 800364e:	2100      	movs	r1, #0
 8003650:	4808      	ldr	r0, [pc, #32]	@ (8003674 <io_virtual_clear+0x38>)
 8003652:	f014 fb44 	bl	8017cde <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003656:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800365a:	2100      	movs	r1, #0
 800365c:	4806      	ldr	r0, [pc, #24]	@ (8003678 <io_virtual_clear+0x3c>)
 800365e:	f014 fb3e 	bl	8017cde <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003662:	f7fd fe9f 	bl	80013a4 <automation_save_rules>
 8003666:	4603      	mov	r3, r0
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	20000f8c 	.word	0x20000f8c
 8003670:	20001090 	.word	0x20001090
 8003674:	20000f0c 	.word	0x20000f0c
 8003678:	20000f90 	.word	0x20000f90

0800367c <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8003686:	4b0d      	ldr	r3, [pc, #52]	@ (80036bc <io_virtual_factory_reset+0x40>)
 8003688:	2200      	movs	r2, #0
 800368a:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 800368c:	4b0c      	ldr	r3, [pc, #48]	@ (80036c0 <io_virtual_factory_reset+0x44>)
 800368e:	2200      	movs	r2, #0
 8003690:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003692:	2280      	movs	r2, #128	@ 0x80
 8003694:	2100      	movs	r1, #0
 8003696:	480b      	ldr	r0, [pc, #44]	@ (80036c4 <io_virtual_factory_reset+0x48>)
 8003698:	f014 fb21 	bl	8017cde <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800369c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036a0:	2100      	movs	r1, #0
 80036a2:	4809      	ldr	r0, [pc, #36]	@ (80036c8 <io_virtual_factory_reset+0x4c>)
 80036a4:	f014 fb1b 	bl	8017cde <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 80036a8:	88fb      	ldrh	r3, [r7, #6]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fe24 	bl	80032f8 <io_virtual_save>
}
 80036b0:	bf00      	nop
 80036b2:	4618      	mov	r0, r3
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20000f8c 	.word	0x20000f8c
 80036c0:	20001090 	.word	0x20001090
 80036c4:	20000f0c 	.word	0x20000f0c
 80036c8:	20000f90 	.word	0x20000f90

080036cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b096      	sub	sp, #88	@ 0x58
 80036d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036d2:	f004 f872 	bl	80077ba <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036d6:	f000 f9e5 	bl	8003aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036da:	f000 fbe9 	bl	8003eb0 <MX_GPIO_Init>
  MX_DMA_Init();
 80036de:	f000 fbb5 	bl	8003e4c <MX_DMA_Init>
  MX_I2C1_Init();
 80036e2:	f000 fae7 	bl	8003cb4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80036e6:	f000 fb63 	bl	8003db0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80036ea:	f000 fa27 	bl	8003b3c <MX_ADC1_Init>
  MX_DAC1_Init();
 80036ee:	f000 fa9d 	bl	8003c2c <MX_DAC1_Init>
  MX_USB_Device_Init();
 80036f2:	f013 f81d 	bl	8016730 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80036f6:	f000 fb1d 	bl	8003d34 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80036fa:	f00e faf9 	bl	8011cf0 <MX_FATFS_Init>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <main+0x3c>
    Error_Handler();
 8003704:	f000 fc8e 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8003708:	f7fe f806 	bl	8001718 <display_Setup>
	display_Boot();
 800370c:	f7fe f80a 	bl	8001724 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8003710:	48c8      	ldr	r0, [pc, #800]	@ (8003a34 <main+0x368>)
 8003712:	f7fe fcdb 	bl	80020cc <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8003716:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800371a:	f004 f8bf 	bl	800789c <HAL_Delay>
	SD_Detect();
 800371e:	f003 fa89 	bl	8006c34 <SD_Detect>
	SD_Log("System booting");
 8003722:	48c5      	ldr	r0, [pc, #788]	@ (8003a38 <main+0x36c>)
 8003724:	f003 fa8e 	bl	8006c44 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003728:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800372c:	48c3      	ldr	r0, [pc, #780]	@ (8003a3c <main+0x370>)
 800372e:	f006 fd41 	bl	800a1b4 <HAL_GPIO_ReadPin>
 8003732:	4603      	mov	r3, r0
 8003734:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003738:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800373c:	2b01      	cmp	r3, #1
 800373e:	d144      	bne.n	80037ca <main+0xfe>
		uint32_t heldTime = 0;
 8003740:	2300      	movs	r3, #0
 8003742:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003744:	48be      	ldr	r0, [pc, #760]	@ (8003a40 <main+0x374>)
 8003746:	f003 fa7d 	bl	8006c44 <SD_Log>
		display_FactoryResetPage(0); // main
 800374a:	2000      	movs	r0, #0
 800374c:	f7fe fb40 	bl	8001dd0 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003754:	48b9      	ldr	r0, [pc, #740]	@ (8003a3c <main+0x370>)
 8003756:	f006 fd2d 	bl	800a1b4 <HAL_GPIO_ReadPin>
 800375a:	4603      	mov	r3, r0
 800375c:	2b01      	cmp	r3, #1
 800375e:	d128      	bne.n	80037b2 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003760:	2032      	movs	r0, #50	@ 0x32
 8003762:	f004 f89b 	bl	800789c <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003768:	3332      	adds	r3, #50	@ 0x32
 800376a:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 800376c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800376e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003772:	4293      	cmp	r3, r2
 8003774:	d9ec      	bls.n	8003750 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003776:	f7fd feb1 	bl	80014dc <automation_factory_reset>
 800377a:	4603      	mov	r3, r0
 800377c:	f083 0301 	eor.w	r3, r3, #1
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8003786:	2002      	movs	r0, #2
 8003788:	f7fe fb22 	bl	8001dd0 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 800378c:	48ad      	ldr	r0, [pc, #692]	@ (8003a44 <main+0x378>)
 800378e:	f003 fa59 	bl	8006c44 <SD_Log>
						HAL_Delay(4000);
 8003792:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003796:	f004 f881 	bl	800789c <HAL_Delay>

						// Continue with boot...
						break;
 800379a:	e014      	b.n	80037c6 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 800379c:	2001      	movs	r0, #1
 800379e:	f7fe fb17 	bl	8001dd0 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 80037a2:	48a9      	ldr	r0, [pc, #676]	@ (8003a48 <main+0x37c>)
 80037a4:	f003 fa4e 	bl	8006c44 <SD_Log>
						HAL_Delay(4000);
 80037a8:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80037ac:	f004 f876 	bl	800789c <HAL_Delay>

						// Continue with boot
						break;
 80037b0:	e009      	b.n	80037c6 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 80037b2:	2003      	movs	r0, #3
 80037b4:	f7fe fb0c 	bl	8001dd0 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 80037b8:	48a4      	ldr	r0, [pc, #656]	@ (8003a4c <main+0x380>)
 80037ba:	f003 fa43 	bl	8006c44 <SD_Log>
				HAL_Delay(4000);
 80037be:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80037c2:	f004 f86b 	bl	800789c <HAL_Delay>
				break;
			}

		}

		display_Boot();
 80037c6:	f7fd ffad 	bl	8001724 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80037ca:	2001      	movs	r0, #1
 80037cc:	f001 f906 	bl	80049dc <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 80037d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037d8:	f002 ff0a 	bl	80065f0 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80037dc:	4895      	ldr	r0, [pc, #596]	@ (8003a34 <main+0x368>)
 80037de:	f7fe fd43 	bl	8002268 <INA226_Init>
  	automation_Init();
 80037e2:	f7fd fced 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80037e6:	4a9a      	ldr	r2, [pc, #616]	@ (8003a50 <main+0x384>)
 80037e8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80037ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037f0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80037f4:	4a97      	ldr	r2, [pc, #604]	@ (8003a54 <main+0x388>)
 80037f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037fe:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003802:	4a95      	ldr	r2, [pc, #596]	@ (8003a58 <main+0x38c>)
 8003804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003808:	e892 0003 	ldmia.w	r2, {r0, r1}
 800380c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003810:	4a92      	ldr	r2, [pc, #584]	@ (8003a5c <main+0x390>)
 8003812:	f107 0320 	add.w	r3, r7, #32
 8003816:	e892 0003 	ldmia.w	r2, {r0, r1}
 800381a:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 800381e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003822:	4619      	mov	r1, r3
 8003824:	488e      	ldr	r0, [pc, #568]	@ (8003a60 <main+0x394>)
 8003826:	f7fe ffb5 	bl	8002794 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 800382a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800382e:	4619      	mov	r1, r3
 8003830:	488b      	ldr	r0, [pc, #556]	@ (8003a60 <main+0x394>)
 8003832:	f7fe ffaf 	bl	8002794 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800383a:	4619      	mov	r1, r3
 800383c:	4888      	ldr	r0, [pc, #544]	@ (8003a60 <main+0x394>)
 800383e:	f7fe ffa9 	bl	8002794 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003842:	f107 0320 	add.w	r3, r7, #32
 8003846:	4619      	mov	r1, r3
 8003848:	4885      	ldr	r0, [pc, #532]	@ (8003a60 <main+0x394>)
 800384a:	f7fe ffa3 	bl	8002794 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800384e:	4a85      	ldr	r2, [pc, #532]	@ (8003a64 <main+0x398>)
 8003850:	f107 0318 	add.w	r3, r7, #24
 8003854:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003858:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 800385c:	4a82      	ldr	r2, [pc, #520]	@ (8003a68 <main+0x39c>)
 800385e:	f107 0310 	add.w	r3, r7, #16
 8003862:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003866:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800386a:	4a80      	ldr	r2, [pc, #512]	@ (8003a6c <main+0x3a0>)
 800386c:	f107 0308 	add.w	r3, r7, #8
 8003870:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003874:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003878:	4a7d      	ldr	r2, [pc, #500]	@ (8003a70 <main+0x3a4>)
 800387a:	463b      	mov	r3, r7
 800387c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003880:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003884:	f107 0318 	add.w	r3, r7, #24
 8003888:	4619      	mov	r1, r3
 800388a:	487a      	ldr	r0, [pc, #488]	@ (8003a74 <main+0x3a8>)
 800388c:	f7ff f84a 	bl	8002924 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003890:	f107 0310 	add.w	r3, r7, #16
 8003894:	4619      	mov	r1, r3
 8003896:	4877      	ldr	r0, [pc, #476]	@ (8003a74 <main+0x3a8>)
 8003898:	f7ff f844 	bl	8002924 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 800389c:	f107 0308 	add.w	r3, r7, #8
 80038a0:	4619      	mov	r1, r3
 80038a2:	4874      	ldr	r0, [pc, #464]	@ (8003a74 <main+0x3a8>)
 80038a4:	f7ff f83e 	bl	8002924 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80038a8:	463b      	mov	r3, r7
 80038aa:	4619      	mov	r1, r3
 80038ac:	4871      	ldr	r0, [pc, #452]	@ (8003a74 <main+0x3a8>)
 80038ae:	f7ff f839 	bl	8002924 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 80038b2:	2200      	movs	r2, #0
 80038b4:	2100      	movs	r1, #0
 80038b6:	4870      	ldr	r0, [pc, #448]	@ (8003a78 <main+0x3ac>)
 80038b8:	f7ff f89e 	bl	80029f8 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 80038bc:	2200      	movs	r2, #0
 80038be:	2110      	movs	r1, #16
 80038c0:	486d      	ldr	r0, [pc, #436]	@ (8003a78 <main+0x3ac>)
 80038c2:	f7ff f899 	bl	80029f8 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80038c6:	496d      	ldr	r1, [pc, #436]	@ (8003a7c <main+0x3b0>)
 80038c8:	486d      	ldr	r0, [pc, #436]	@ (8003a80 <main+0x3b4>)
 80038ca:	f7ff fabd 	bl	8002e48 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80038ce:	496d      	ldr	r1, [pc, #436]	@ (8003a84 <main+0x3b8>)
 80038d0:	486b      	ldr	r0, [pc, #428]	@ (8003a80 <main+0x3b4>)
 80038d2:	f7ff fab9 	bl	8002e48 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80038d6:	496c      	ldr	r1, [pc, #432]	@ (8003a88 <main+0x3bc>)
 80038d8:	4869      	ldr	r0, [pc, #420]	@ (8003a80 <main+0x3b4>)
 80038da:	f7ff fab5 	bl	8002e48 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80038de:	496b      	ldr	r1, [pc, #428]	@ (8003a8c <main+0x3c0>)
 80038e0:	4867      	ldr	r0, [pc, #412]	@ (8003a80 <main+0x3b4>)
 80038e2:	f7ff fab1 	bl	8002e48 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80038e6:	4953      	ldr	r1, [pc, #332]	@ (8003a34 <main+0x368>)
 80038e8:	4869      	ldr	r0, [pc, #420]	@ (8003a90 <main+0x3c4>)
 80038ea:	f7ff faad 	bl	8002e48 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80038ee:	4951      	ldr	r1, [pc, #324]	@ (8003a34 <main+0x368>)
 80038f0:	4868      	ldr	r0, [pc, #416]	@ (8003a94 <main+0x3c8>)
 80038f2:	f7ff faa9 	bl	8002e48 <io_input_reg_add_channel>
	//BMP280_Init();
	//io_input_reg_add_channel(BMP280_Read_Temp_Func, NULL);

  	// TODO: DEMO ONLY
  	// Setup the SHT30 as a Modbus slave
  	io_modbus_slave_add_channel(0x1E, MODBUS_REGISTER_INPUT, 0); // SHT30 slave, humidity
 80038f6:	2200      	movs	r2, #0
 80038f8:	2103      	movs	r1, #3
 80038fa:	201e      	movs	r0, #30
 80038fc:	f7ff fb3e 	bl	8002f7c <io_modbus_slave_add_channel>
  	io_modbus_slave_add_channel(0x1E, MODBUS_REGISTER_INPUT, 1); // SHT30 slave, temperature
 8003900:	2201      	movs	r2, #1
 8003902:	2103      	movs	r1, #3
 8003904:	201e      	movs	r0, #30
 8003906:	f7ff fb39 	bl	8002f7c <io_modbus_slave_add_channel>
  	// Add these input register (buffers) as input registers
  	io_input_reg_add_channel(io_modbus_slave_read, 0); // modbus slave channel 0 = humidity
 800390a:	2100      	movs	r1, #0
 800390c:	4862      	ldr	r0, [pc, #392]	@ (8003a98 <main+0x3cc>)
 800390e:	f7ff fa9b 	bl	8002e48 <io_input_reg_add_channel>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
 8003912:	2101      	movs	r1, #1
 8003914:	4860      	ldr	r0, [pc, #384]	@ (8003a98 <main+0x3cc>)
 8003916:	f7ff fa97 	bl	8002e48 <io_input_reg_add_channel>
  	// Note, these values need to be / 10 to get actual value.


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800391a:	2201      	movs	r2, #1
 800391c:	2140      	movs	r1, #64	@ 0x40
 800391e:	485f      	ldr	r0, [pc, #380]	@ (8003a9c <main+0x3d0>)
 8003920:	f006 fc60 	bl	800a1e4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003924:	203c      	movs	r0, #60	@ 0x3c
 8003926:	f003 ffb9 	bl	800789c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800392a:	2200      	movs	r2, #0
 800392c:	2140      	movs	r1, #64	@ 0x40
 800392e:	485b      	ldr	r0, [pc, #364]	@ (8003a9c <main+0x3d0>)
 8003930:	f006 fc58 	bl	800a1e4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003934:	203c      	movs	r0, #60	@ 0x3c
 8003936:	f003 ffb1 	bl	800789c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800393a:	2201      	movs	r2, #1
 800393c:	2140      	movs	r1, #64	@ 0x40
 800393e:	4857      	ldr	r0, [pc, #348]	@ (8003a9c <main+0x3d0>)
 8003940:	f006 fc50 	bl	800a1e4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003944:	203c      	movs	r0, #60	@ 0x3c
 8003946:	f003 ffa9 	bl	800789c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800394a:	2200      	movs	r2, #0
 800394c:	2140      	movs	r1, #64	@ 0x40
 800394e:	4853      	ldr	r0, [pc, #332]	@ (8003a9c <main+0x3d0>)
 8003950:	f006 fc48 	bl	800a1e4 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8003954:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003958:	f003 ffa0 	bl	800789c <HAL_Delay>

	SD_Log("System boot complete");
 800395c:	4850      	ldr	r0, [pc, #320]	@ (8003aa0 <main+0x3d4>)
 800395e:	f003 f971 	bl	8006c44 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003962:	f7fd ff09 	bl	8001778 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003966:	2300      	movs	r3, #0
 8003968:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8003970:	2300      	movs	r3, #0
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003974:	f003 ff86 	bl	8007884 <HAL_GetTick>
 8003978:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 800397a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800397c:	3301      	adds	r3, #1
 800397e:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8003980:	f002 ff4c 	bl	800681c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003984:	f002 ff9e 	bl	80068c4 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8003988:	f7ff fb4e 	bl	8003028 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 800398c:	f001 f800 	bl	8004990 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003990:	f7fd fc1c 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003994:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003998:	4840      	ldr	r0, [pc, #256]	@ (8003a9c <main+0x3d0>)
 800399a:	f006 fc0b 	bl	800a1b4 <HAL_GPIO_ReadPin>
 800399e:	4603      	mov	r3, r0
 80039a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 80039a4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d113      	bne.n	80039d4 <main+0x308>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80039ac:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d116      	bne.n	80039e2 <main+0x316>
 80039b4:	f003 ff66 	bl	8007884 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b32      	cmp	r3, #50	@ 0x32
 80039c0:	d90f      	bls.n	80039e2 <main+0x316>
			  display_BtnPress();
 80039c2:	f7fe fa9b 	bl	8001efc <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80039c6:	f003 ff5d 	bl	8007884 <HAL_GetTick>
 80039ca:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80039d2:	e006      	b.n	80039e2 <main+0x316>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80039d4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d102      	bne.n	80039e2 <main+0x316>
		  btn1status = 0;
 80039dc:	2300      	movs	r3, #0
 80039de:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80039e2:	f003 ff4f 	bl	8007884 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039f0:	d205      	bcs.n	80039fe <main+0x332>
 80039f2:	f003 ff47 	bl	8007884 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d906      	bls.n	8003a0c <main+0x340>
		  lastTimeTick = HAL_GetTick();
 80039fe:	f003 ff41 	bl	8007884 <HAL_GetTick>
 8003a02:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8003a08:	f7fd feb6 	bl	8001778 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8003a0c:	f003 ff3a 	bl	8007884 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d805      	bhi.n	8003a2a <main+0x35e>
 8003a1e:	f003 ff31 	bl	8007884 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d9a7      	bls.n	800397a <main+0x2ae>
		  display_setPage(0);
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	f7fe fa80 	bl	8001f30 <display_setPage>
  {
 8003a30:	e7a3      	b.n	800397a <main+0x2ae>
 8003a32:	bf00      	nop
 8003a34:	20001114 	.word	0x20001114
 8003a38:	0801a048 	.word	0x0801a048
 8003a3c:	48000400 	.word	0x48000400
 8003a40:	0801a058 	.word	0x0801a058
 8003a44:	0801a078 	.word	0x0801a078
 8003a48:	0801a090 	.word	0x0801a090
 8003a4c:	0801a0ac 	.word	0x0801a0ac
 8003a50:	0801a0e4 	.word	0x0801a0e4
 8003a54:	0801a0ec 	.word	0x0801a0ec
 8003a58:	0801a0f4 	.word	0x0801a0f4
 8003a5c:	0801a0fc 	.word	0x0801a0fc
 8003a60:	080028fd 	.word	0x080028fd
 8003a64:	0801a104 	.word	0x0801a104
 8003a68:	0801a10c 	.word	0x0801a10c
 8003a6c:	0801a114 	.word	0x0801a114
 8003a70:	0801a11c 	.word	0x0801a11c
 8003a74:	080029d1 	.word	0x080029d1
 8003a78:	08002b89 	.word	0x08002b89
 8003a7c:	04300002 	.word	0x04300002
 8003a80:	08002ef5 	.word	0x08002ef5
 8003a84:	08600004 	.word	0x08600004
 8003a88:	2e300800 	.word	0x2e300800
 8003a8c:	3ac04000 	.word	0x3ac04000
 8003a90:	080022a1 	.word	0x080022a1
 8003a94:	080022e1 	.word	0x080022e1
 8003a98:	08002fe9 	.word	0x08002fe9
 8003a9c:	48000800 	.word	0x48000800
 8003aa0:	0801a0cc 	.word	0x0801a0cc

08003aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b094      	sub	sp, #80	@ 0x50
 8003aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003aaa:	f107 0318 	add.w	r3, r7, #24
 8003aae:	2238      	movs	r2, #56	@ 0x38
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f014 f913 	bl	8017cde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ab8:	1d3b      	adds	r3, r7, #4
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	605a      	str	r2, [r3, #4]
 8003ac0:	609a      	str	r2, [r3, #8]
 8003ac2:	60da      	str	r2, [r3, #12]
 8003ac4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ac6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003aca:	f008 fff3 	bl	800cab4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ad2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ad8:	2340      	movs	r3, #64	@ 0x40
 8003ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003adc:	2302      	movs	r3, #2
 8003ade:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003ae8:	230c      	movs	r3, #12
 8003aea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003aec:	2302      	movs	r3, #2
 8003aee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003af0:	2304      	movs	r3, #4
 8003af2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003af4:	2302      	movs	r3, #2
 8003af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003af8:	f107 0318 	add.w	r3, r7, #24
 8003afc:	4618      	mov	r0, r3
 8003afe:	f009 f88d 	bl	800cc1c <HAL_RCC_OscConfig>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003b08:	f000 fa8c 	bl	8004024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b0c:	230f      	movs	r3, #15
 8003b0e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003b10:	2301      	movs	r3, #1
 8003b12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003b20:	1d3b      	adds	r3, r7, #4
 8003b22:	2100      	movs	r1, #0
 8003b24:	4618      	mov	r0, r3
 8003b26:	f009 fb8b 	bl	800d240 <HAL_RCC_ClockConfig>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003b30:	f000 fa78 	bl	8004024 <Error_Handler>
  }
}
 8003b34:	bf00      	nop
 8003b36:	3750      	adds	r7, #80	@ 0x50
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b08c      	sub	sp, #48	@ 0x30
 8003b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	605a      	str	r2, [r3, #4]
 8003b4c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	2220      	movs	r2, #32
 8003b52:	2100      	movs	r1, #0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f014 f8c2 	bl	8017cde <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003b5a:	4b32      	ldr	r3, [pc, #200]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b5c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003b60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003b62:	4b30      	ldr	r3, [pc, #192]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b64:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b70:	4b2c      	ldr	r3, [pc, #176]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003b76:	4b2b      	ldr	r3, [pc, #172]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003b7c:	4b29      	ldr	r3, [pc, #164]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b82:	4b28      	ldr	r3, [pc, #160]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b84:	2204      	movs	r2, #4
 8003b86:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003b88:	4b26      	ldr	r3, [pc, #152]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003b8e:	4b25      	ldr	r3, [pc, #148]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003b94:	4b23      	ldr	r3, [pc, #140]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b9a:	4b22      	ldr	r3, [pc, #136]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ba2:	4b20      	ldr	r3, [pc, #128]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003bae:	4b1d      	ldr	r3, [pc, #116]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003bbc:	4b19      	ldr	r3, [pc, #100]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003bc4:	4817      	ldr	r0, [pc, #92]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003bc6:	f004 f905 	bl	8007dd4 <HAL_ADC_Init>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003bd0:	f000 fa28 	bl	8004024 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003bd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4811      	ldr	r0, [pc, #68]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003be0:	f005 fa0a 	bl	8008ff8 <HAL_ADCEx_MultiModeConfigChannel>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003bea:	f000 fa1b 	bl	8004024 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003bee:	4b0e      	ldr	r3, [pc, #56]	@ (8003c28 <MX_ADC1_Init+0xec>)
 8003bf0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003bf2:	2306      	movs	r3, #6
 8003bf4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003bfa:	237f      	movs	r3, #127	@ 0x7f
 8003bfc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003bfe:	2304      	movs	r3, #4
 8003c00:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c06:	1d3b      	adds	r3, r7, #4
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4806      	ldr	r0, [pc, #24]	@ (8003c24 <MX_ADC1_Init+0xe8>)
 8003c0c:	f004 fc3c 	bl	8008488 <HAL_ADC_ConfigChannel>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003c16:	f000 fa05 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003c1a:	bf00      	nop
 8003c1c:	3730      	adds	r7, #48	@ 0x30
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20001094 	.word	0x20001094
 8003c28:	04300002 	.word	0x04300002

08003c2c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08c      	sub	sp, #48	@ 0x30
 8003c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003c32:	463b      	mov	r3, r7
 8003c34:	2230      	movs	r2, #48	@ 0x30
 8003c36:	2100      	movs	r1, #0
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f014 f850 	bl	8017cde <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003cac <MX_DAC1_Init+0x80>)
 8003c40:	4a1b      	ldr	r2, [pc, #108]	@ (8003cb0 <MX_DAC1_Init+0x84>)
 8003c42:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003c44:	4819      	ldr	r0, [pc, #100]	@ (8003cac <MX_DAC1_Init+0x80>)
 8003c46:	f005 fb8a 	bl	800935e <HAL_DAC_Init>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003c50:	f000 f9e8 	bl	8004024 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003c54:	2302      	movs	r3, #2
 8003c56:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003c70:	2301      	movs	r3, #1
 8003c72:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003c74:	2300      	movs	r3, #0
 8003c76:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003c78:	463b      	mov	r3, r7
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	480b      	ldr	r0, [pc, #44]	@ (8003cac <MX_DAC1_Init+0x80>)
 8003c80:	f005 fc2a 	bl	80094d8 <HAL_DAC_ConfigChannel>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003c8a:	f000 f9cb 	bl	8004024 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003c8e:	463b      	mov	r3, r7
 8003c90:	2210      	movs	r2, #16
 8003c92:	4619      	mov	r1, r3
 8003c94:	4805      	ldr	r0, [pc, #20]	@ (8003cac <MX_DAC1_Init+0x80>)
 8003c96:	f005 fc1f 	bl	80094d8 <HAL_DAC_ConfigChannel>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003ca0:	f000 f9c0 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003ca4:	bf00      	nop
 8003ca6:	3730      	adds	r7, #48	@ 0x30
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	20001100 	.word	0x20001100
 8003cb0:	50000800 	.word	0x50000800

08003cb4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cba:	4a1c      	ldr	r2, [pc, #112]	@ (8003d2c <MX_I2C1_Init+0x78>)
 8003cbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d30 <MX_I2C1_Init+0x7c>)
 8003cc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003cc4:	4b18      	ldr	r3, [pc, #96]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cca:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003ccc:	2201      	movs	r2, #1
 8003cce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003cd0:	4b15      	ldr	r3, [pc, #84]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003cd6:	4b14      	ldr	r3, [pc, #80]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003cdc:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ce2:	4b11      	ldr	r3, [pc, #68]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003cee:	480e      	ldr	r0, [pc, #56]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003cf0:	f006 fa90 	bl	800a214 <HAL_I2C_Init>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003cfa:	f000 f993 	bl	8004024 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4809      	ldr	r0, [pc, #36]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003d02:	f007 f93f 	bl	800af84 <HAL_I2CEx_ConfigAnalogFilter>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003d0c:	f000 f98a 	bl	8004024 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d10:	2100      	movs	r1, #0
 8003d12:	4805      	ldr	r0, [pc, #20]	@ (8003d28 <MX_I2C1_Init+0x74>)
 8003d14:	f007 f981 	bl	800b01a <HAL_I2CEx_ConfigDigitalFilter>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003d1e:	f000 f981 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d22:	bf00      	nop
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	20001114 	.word	0x20001114
 8003d2c:	40005400 	.word	0x40005400
 8003d30:	00300617 	.word	0x00300617

08003d34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003d38:	4b1b      	ldr	r3, [pc, #108]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003dac <MX_SPI1_Init+0x78>)
 8003d3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d46:	4b18      	ldr	r3, [pc, #96]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d4c:	4b16      	ldr	r3, [pc, #88]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d4e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003d52:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d54:	4b14      	ldr	r3, [pc, #80]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d5a:	4b13      	ldr	r3, [pc, #76]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003d60:	4b11      	ldr	r3, [pc, #68]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d66:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003d68:	4b0f      	ldr	r3, [pc, #60]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d6a:	2228      	movs	r2, #40	@ 0x28
 8003d6c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d74:	4b0c      	ldr	r3, [pc, #48]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003d80:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d82:	2207      	movs	r2, #7
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003d86:	4b08      	ldr	r3, [pc, #32]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003d8c:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d8e:	2208      	movs	r2, #8
 8003d90:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d92:	4805      	ldr	r0, [pc, #20]	@ (8003da8 <MX_SPI1_Init+0x74>)
 8003d94:	f009 fe60 	bl	800da58 <HAL_SPI_Init>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003d9e:	f000 f941 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20001168 	.word	0x20001168
 8003dac:	40013000 	.word	0x40013000

08003db0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003db4:	4b23      	ldr	r3, [pc, #140]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003db6:	4a24      	ldr	r2, [pc, #144]	@ (8003e48 <MX_USART1_UART_Init+0x98>)
 8003db8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003dba:	4b22      	ldr	r3, [pc, #136]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dbc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003dc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003dc2:	4b20      	ldr	r3, [pc, #128]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8003dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dce:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dd8:	220c      	movs	r2, #12
 8003dda:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ddc:	4b19      	ldr	r3, [pc, #100]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003de2:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003de8:	4b16      	ldr	r3, [pc, #88]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003df4:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dfa:	4812      	ldr	r0, [pc, #72]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003dfc:	f00a fbd0 	bl	800e5a0 <HAL_UART_Init>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003e06:	f000 f90d 	bl	8004024 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	480d      	ldr	r0, [pc, #52]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003e0e:	f00b ffb8 	bl	800fd82 <HAL_UARTEx_SetTxFifoThreshold>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8003e18:	f000 f904 	bl	8004024 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	4809      	ldr	r0, [pc, #36]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003e20:	f00b ffed 	bl	800fdfe <HAL_UARTEx_SetRxFifoThreshold>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8003e2a:	f000 f8fb 	bl	8004024 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003e2e:	4805      	ldr	r0, [pc, #20]	@ (8003e44 <MX_USART1_UART_Init+0x94>)
 8003e30:	f00b ff6e 	bl	800fd10 <HAL_UARTEx_DisableFifoMode>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8003e3a:	f000 f8f3 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e3e:	bf00      	nop
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	200011cc 	.word	0x200011cc
 8003e48:	40013800 	.word	0x40013800

08003e4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003e52:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e56:	4a15      	ldr	r2, [pc, #84]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e5e:	4b13      	ldr	r3, [pc, #76]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	607b      	str	r3, [r7, #4]
 8003e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e6a:	4b10      	ldr	r3, [pc, #64]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e76:	4b0d      	ldr	r3, [pc, #52]	@ (8003eac <MX_DMA_Init+0x60>)
 8003e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	603b      	str	r3, [r7, #0]
 8003e80:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e82:	2200      	movs	r2, #0
 8003e84:	2100      	movs	r1, #0
 8003e86:	200b      	movs	r0, #11
 8003e88:	f005 fa35 	bl	80092f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003e8c:	200b      	movs	r0, #11
 8003e8e:	f005 fa4c 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003e92:	2200      	movs	r2, #0
 8003e94:	2100      	movs	r1, #0
 8003e96:	200c      	movs	r0, #12
 8003e98:	f005 fa2d 	bl	80092f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003e9c:	200c      	movs	r0, #12
 8003e9e:	f005 fa44 	bl	800932a <HAL_NVIC_EnableIRQ>

}
 8003ea2:	bf00      	nop
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000

08003eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eb6:	f107 030c 	add.w	r3, r7, #12
 8003eba:	2200      	movs	r2, #0
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	609a      	str	r2, [r3, #8]
 8003ec2:	60da      	str	r2, [r3, #12]
 8003ec4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ec6:	4b54      	ldr	r3, [pc, #336]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eca:	4a53      	ldr	r2, [pc, #332]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ecc:	f043 0304 	orr.w	r3, r3, #4
 8003ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ed2:	4b51      	ldr	r3, [pc, #324]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	60bb      	str	r3, [r7, #8]
 8003edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ede:	4b4e      	ldr	r3, [pc, #312]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee2:	4a4d      	ldr	r2, [pc, #308]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ee4:	f043 0301 	orr.w	r3, r3, #1
 8003ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eea:	4b4b      	ldr	r3, [pc, #300]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	607b      	str	r3, [r7, #4]
 8003ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ef6:	4b48      	ldr	r3, [pc, #288]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003efa:	4a47      	ldr	r2, [pc, #284]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003efc:	f043 0302 	orr.w	r3, r3, #2
 8003f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f02:	4b45      	ldr	r3, [pc, #276]	@ (8004018 <MX_GPIO_Init+0x168>)
 8003f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	603b      	str	r3, [r7, #0]
 8003f0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8003f14:	4841      	ldr	r0, [pc, #260]	@ (800401c <MX_GPIO_Init+0x16c>)
 8003f16:	f006 f965 	bl	800a1e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2107      	movs	r1, #7
 8003f1e:	4840      	ldr	r0, [pc, #256]	@ (8004020 <MX_GPIO_Init+0x170>)
 8003f20:	f006 f960 	bl	800a1e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8003f24:	2200      	movs	r2, #0
 8003f26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f2e:	f006 f959 	bl	800a1e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003f32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003f40:	f107 030c 	add.w	r3, r7, #12
 8003f44:	4619      	mov	r1, r3
 8003f46:	4835      	ldr	r0, [pc, #212]	@ (800401c <MX_GPIO_Init+0x16c>)
 8003f48:	f005 ffb2 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8003f4c:	230c      	movs	r3, #12
 8003f4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f50:	2300      	movs	r3, #0
 8003f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f54:	2300      	movs	r3, #0
 8003f56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f58:	f107 030c 	add.w	r3, r7, #12
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f62:	f005 ffa5 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8003f66:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8003f6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f70:	2300      	movs	r3, #0
 8003f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f78:	f107 030c 	add.w	r3, r7, #12
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4827      	ldr	r0, [pc, #156]	@ (800401c <MX_GPIO_Init+0x16c>)
 8003f80:	f005 ff96 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003f84:	2307      	movs	r3, #7
 8003f86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4821      	ldr	r0, [pc, #132]	@ (8004020 <MX_GPIO_Init+0x170>)
 8003f9c:	f005 ff88 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003fa0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003faa:	2300      	movs	r3, #0
 8003fac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fae:	f107 030c 	add.w	r3, r7, #12
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	481a      	ldr	r0, [pc, #104]	@ (8004020 <MX_GPIO_Init+0x170>)
 8003fb6:	f005 ff7b 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8003fba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8003fcc:	f107 030c 	add.w	r3, r7, #12
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fd6:	f005 ff6b 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8003fda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8003fe8:	f107 030c 	add.w	r3, r7, #12
 8003fec:	4619      	mov	r1, r3
 8003fee:	480b      	ldr	r0, [pc, #44]	@ (800401c <MX_GPIO_Init+0x16c>)
 8003ff0:	f005 ff5e 	bl	8009eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8003ff4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003ffe:	2302      	movs	r3, #2
 8004000:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004002:	f107 030c 	add.w	r3, r7, #12
 8004006:	4619      	mov	r1, r3
 8004008:	4805      	ldr	r0, [pc, #20]	@ (8004020 <MX_GPIO_Init+0x170>)
 800400a:	f005 ff51 	bl	8009eb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800400e:	bf00      	nop
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40021000 	.word	0x40021000
 800401c:	48000800 	.word	0x48000800
 8004020:	48000400 	.word	0x48000400

08004024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004028:	b672      	cpsid	i
}
 800402a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800402c:	bf00      	nop
 800402e:	e7fd      	b.n	800402c <Error_Handler+0x8>

08004030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004036:	4b0f      	ldr	r3, [pc, #60]	@ (8004074 <HAL_MspInit+0x44>)
 8004038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800403a:	4a0e      	ldr	r2, [pc, #56]	@ (8004074 <HAL_MspInit+0x44>)
 800403c:	f043 0301 	orr.w	r3, r3, #1
 8004040:	6613      	str	r3, [r2, #96]	@ 0x60
 8004042:	4b0c      	ldr	r3, [pc, #48]	@ (8004074 <HAL_MspInit+0x44>)
 8004044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	607b      	str	r3, [r7, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800404e:	4b09      	ldr	r3, [pc, #36]	@ (8004074 <HAL_MspInit+0x44>)
 8004050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004052:	4a08      	ldr	r2, [pc, #32]	@ (8004074 <HAL_MspInit+0x44>)
 8004054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004058:	6593      	str	r3, [r2, #88]	@ 0x58
 800405a:	4b06      	ldr	r3, [pc, #24]	@ (8004074 <HAL_MspInit+0x44>)
 800405c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004062:	603b      	str	r3, [r7, #0]
 8004064:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004066:	f008 fdc9 	bl	800cbfc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800406a:	bf00      	nop
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000

08004078 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b09c      	sub	sp, #112	@ 0x70
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004080:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	609a      	str	r2, [r3, #8]
 800408c:	60da      	str	r2, [r3, #12]
 800408e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004090:	f107 0318 	add.w	r3, r7, #24
 8004094:	2244      	movs	r2, #68	@ 0x44
 8004096:	2100      	movs	r1, #0
 8004098:	4618      	mov	r0, r3
 800409a:	f013 fe20 	bl	8017cde <memset>
  if(hadc->Instance==ADC1)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040a6:	d14d      	bne.n	8004144 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80040a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80040ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80040b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040b4:	f107 0318 	add.w	r3, r7, #24
 80040b8:	4618      	mov	r0, r3
 80040ba:	f009 fadd 	bl	800d678 <HAL_RCCEx_PeriphCLKConfig>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80040c4:	f7ff ffae 	bl	8004024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80040c8:	4b20      	ldr	r3, [pc, #128]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040cc:	4a1f      	ldr	r2, [pc, #124]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040d4:	4b1d      	ldr	r3, [pc, #116]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e0:	4b1a      	ldr	r3, [pc, #104]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	4a19      	ldr	r2, [pc, #100]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040e6:	f043 0301 	orr.w	r3, r3, #1
 80040ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ec:	4b17      	ldr	r3, [pc, #92]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f8:	4b14      	ldr	r3, [pc, #80]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fc:	4a13      	ldr	r2, [pc, #76]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 80040fe:	f043 0302 	orr.w	r3, r3, #2
 8004102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004104:	4b11      	ldr	r3, [pc, #68]	@ (800414c <HAL_ADC_MspInit+0xd4>)
 8004106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004110:	2303      	movs	r3, #3
 8004112:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004114:	2303      	movs	r3, #3
 8004116:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004118:	2300      	movs	r3, #0
 800411a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800411c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004120:	4619      	mov	r1, r3
 8004122:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004126:	f005 fec3 	bl	8009eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 800412a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800412e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004130:	2303      	movs	r3, #3
 8004132:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004134:	2300      	movs	r3, #0
 8004136:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004138:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800413c:	4619      	mov	r1, r3
 800413e:	4804      	ldr	r0, [pc, #16]	@ (8004150 <HAL_ADC_MspInit+0xd8>)
 8004140:	f005 feb6 	bl	8009eb0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004144:	bf00      	nop
 8004146:	3770      	adds	r7, #112	@ 0x70
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	48000400 	.word	0x48000400

08004154 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b08a      	sub	sp, #40	@ 0x28
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800415c:	f107 0314 	add.w	r3, r7, #20
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	609a      	str	r2, [r3, #8]
 8004168:	60da      	str	r2, [r3, #12]
 800416a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a15      	ldr	r2, [pc, #84]	@ (80041c8 <HAL_DAC_MspInit+0x74>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d124      	bne.n	80041c0 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004176:	4b15      	ldr	r3, [pc, #84]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 8004178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417a:	4a14      	ldr	r2, [pc, #80]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 800417c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004182:	4b12      	ldr	r3, [pc, #72]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 8004184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800418a:	613b      	str	r3, [r7, #16]
 800418c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800418e:	4b0f      	ldr	r3, [pc, #60]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 8004190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004192:	4a0e      	ldr	r2, [pc, #56]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800419a:	4b0c      	ldr	r3, [pc, #48]	@ (80041cc <HAL_DAC_MspInit+0x78>)
 800419c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80041a6:	2330      	movs	r3, #48	@ 0x30
 80041a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041aa:	2303      	movs	r3, #3
 80041ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041b2:	f107 0314 	add.w	r3, r7, #20
 80041b6:	4619      	mov	r1, r3
 80041b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041bc:	f005 fe78 	bl	8009eb0 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80041c0:	bf00      	nop
 80041c2:	3728      	adds	r7, #40	@ 0x28
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	50000800 	.word	0x50000800
 80041cc:	40021000 	.word	0x40021000

080041d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b09c      	sub	sp, #112	@ 0x70
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	605a      	str	r2, [r3, #4]
 80041e2:	609a      	str	r2, [r3, #8]
 80041e4:	60da      	str	r2, [r3, #12]
 80041e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041e8:	f107 0318 	add.w	r3, r7, #24
 80041ec:	2244      	movs	r2, #68	@ 0x44
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f013 fd74 	bl	8017cde <memset>
  if(hi2c->Instance==I2C1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a2d      	ldr	r2, [pc, #180]	@ (80042b0 <HAL_I2C_MspInit+0xe0>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d153      	bne.n	80042a8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004200:	2340      	movs	r3, #64	@ 0x40
 8004202:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004204:	2300      	movs	r3, #0
 8004206:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004208:	f107 0318 	add.w	r3, r7, #24
 800420c:	4618      	mov	r0, r3
 800420e:	f009 fa33 	bl	800d678 <HAL_RCCEx_PeriphCLKConfig>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004218:	f7ff ff04 	bl	8004024 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800421c:	4b25      	ldr	r3, [pc, #148]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 800421e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004220:	4a24      	ldr	r2, [pc, #144]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 8004222:	f043 0301 	orr.w	r3, r3, #1
 8004226:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004228:	4b22      	ldr	r3, [pc, #136]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 800422a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004234:	4b1f      	ldr	r3, [pc, #124]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 8004236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004238:	4a1e      	ldr	r2, [pc, #120]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 800423a:	f043 0302 	orr.w	r3, r3, #2
 800423e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004240:	4b1c      	ldr	r3, [pc, #112]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 8004242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800424c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004250:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004252:	2312      	movs	r3, #18
 8004254:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004256:	2300      	movs	r3, #0
 8004258:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800425a:	2300      	movs	r3, #0
 800425c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800425e:	2304      	movs	r3, #4
 8004260:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004262:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004266:	4619      	mov	r1, r3
 8004268:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800426c:	f005 fe20 	bl	8009eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004270:	2380      	movs	r3, #128	@ 0x80
 8004272:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004274:	2312      	movs	r3, #18
 8004276:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004278:	2300      	movs	r3, #0
 800427a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800427c:	2300      	movs	r3, #0
 800427e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004280:	2304      	movs	r3, #4
 8004282:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004284:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004288:	4619      	mov	r1, r3
 800428a:	480b      	ldr	r0, [pc, #44]	@ (80042b8 <HAL_I2C_MspInit+0xe8>)
 800428c:	f005 fe10 	bl	8009eb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004290:	4b08      	ldr	r3, [pc, #32]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 8004292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004294:	4a07      	ldr	r2, [pc, #28]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 8004296:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800429a:	6593      	str	r3, [r2, #88]	@ 0x58
 800429c:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_I2C_MspInit+0xe4>)
 800429e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80042a8:	bf00      	nop
 80042aa:	3770      	adds	r7, #112	@ 0x70
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40005400 	.word	0x40005400
 80042b4:	40021000 	.word	0x40021000
 80042b8:	48000400 	.word	0x48000400

080042bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08a      	sub	sp, #40	@ 0x28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c4:	f107 0314 	add.w	r3, r7, #20
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	605a      	str	r2, [r3, #4]
 80042ce:	609a      	str	r2, [r3, #8]
 80042d0:	60da      	str	r2, [r3, #12]
 80042d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a25      	ldr	r2, [pc, #148]	@ (8004370 <HAL_SPI_MspInit+0xb4>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d144      	bne.n	8004368 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042de:	4b25      	ldr	r3, [pc, #148]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 80042e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e2:	4a24      	ldr	r2, [pc, #144]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 80042e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80042e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80042ea:	4b22      	ldr	r3, [pc, #136]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 80042ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042f2:	613b      	str	r3, [r7, #16]
 80042f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 80042f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004302:	4b1c      	ldr	r3, [pc, #112]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 8004304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800430e:	4b19      	ldr	r3, [pc, #100]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 8004310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004312:	4a18      	ldr	r2, [pc, #96]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 8004314:	f043 0302 	orr.w	r3, r3, #2
 8004318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800431a:	4b16      	ldr	r3, [pc, #88]	@ (8004374 <HAL_SPI_MspInit+0xb8>)
 800431c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	60bb      	str	r3, [r7, #8]
 8004324:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004326:	23c0      	movs	r3, #192	@ 0xc0
 8004328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800432a:	2302      	movs	r3, #2
 800432c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432e:	2300      	movs	r3, #0
 8004330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004332:	2300      	movs	r3, #0
 8004334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004336:	2305      	movs	r3, #5
 8004338:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800433a:	f107 0314 	add.w	r3, r7, #20
 800433e:	4619      	mov	r1, r3
 8004340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004344:	f005 fdb4 	bl	8009eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004348:	2308      	movs	r3, #8
 800434a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434c:	2302      	movs	r3, #2
 800434e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004350:	2300      	movs	r3, #0
 8004352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004354:	2300      	movs	r3, #0
 8004356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004358:	2305      	movs	r3, #5
 800435a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800435c:	f107 0314 	add.w	r3, r7, #20
 8004360:	4619      	mov	r1, r3
 8004362:	4805      	ldr	r0, [pc, #20]	@ (8004378 <HAL_SPI_MspInit+0xbc>)
 8004364:	f005 fda4 	bl	8009eb0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004368:	bf00      	nop
 800436a:	3728      	adds	r7, #40	@ 0x28
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40013000 	.word	0x40013000
 8004374:	40021000 	.word	0x40021000
 8004378:	48000400 	.word	0x48000400

0800437c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b09a      	sub	sp, #104	@ 0x68
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004384:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	605a      	str	r2, [r3, #4]
 800438e:	609a      	str	r2, [r3, #8]
 8004390:	60da      	str	r2, [r3, #12]
 8004392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004394:	f107 0310 	add.w	r3, r7, #16
 8004398:	2244      	movs	r2, #68	@ 0x44
 800439a:	2100      	movs	r1, #0
 800439c:	4618      	mov	r0, r3
 800439e:	f013 fc9e 	bl	8017cde <memset>
  if(huart->Instance==USART1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a4d      	ldr	r2, [pc, #308]	@ (80044dc <HAL_UART_MspInit+0x160>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	f040 8093 	bne.w	80044d4 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80043ae:	2301      	movs	r3, #1
 80043b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80043b2:	2300      	movs	r3, #0
 80043b4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043b6:	f107 0310 	add.w	r3, r7, #16
 80043ba:	4618      	mov	r0, r3
 80043bc:	f009 f95c 	bl	800d678 <HAL_RCCEx_PeriphCLKConfig>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80043c6:	f7ff fe2d 	bl	8004024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043ca:	4b45      	ldr	r3, [pc, #276]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ce:	4a44      	ldr	r2, [pc, #272]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80043d6:	4b42      	ldr	r3, [pc, #264]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e2:	4b3f      	ldr	r3, [pc, #252]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e6:	4a3e      	ldr	r2, [pc, #248]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043ee:	4b3c      	ldr	r3, [pc, #240]	@ (80044e0 <HAL_UART_MspInit+0x164>)
 80043f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80043fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80043fe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004400:	2302      	movs	r3, #2
 8004402:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004404:	2300      	movs	r3, #0
 8004406:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004408:	2300      	movs	r3, #0
 800440a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800440c:	2307      	movs	r3, #7
 800440e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004410:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004414:	4619      	mov	r1, r3
 8004416:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800441a:	f005 fd49 	bl	8009eb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800441e:	4b31      	ldr	r3, [pc, #196]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004420:	4a31      	ldr	r2, [pc, #196]	@ (80044e8 <HAL_UART_MspInit+0x16c>)
 8004422:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004424:	4b2f      	ldr	r3, [pc, #188]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004426:	2218      	movs	r2, #24
 8004428:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800442a:	4b2e      	ldr	r3, [pc, #184]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 800442c:	2200      	movs	r2, #0
 800442e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004430:	4b2c      	ldr	r3, [pc, #176]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004432:	2200      	movs	r2, #0
 8004434:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004436:	4b2b      	ldr	r3, [pc, #172]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004438:	2280      	movs	r2, #128	@ 0x80
 800443a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800443c:	4b29      	ldr	r3, [pc, #164]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 800443e:	2200      	movs	r2, #0
 8004440:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004442:	4b28      	ldr	r3, [pc, #160]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004444:	2200      	movs	r2, #0
 8004446:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004448:	4b26      	ldr	r3, [pc, #152]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 800444a:	2200      	movs	r2, #0
 800444c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800444e:	4b25      	ldr	r3, [pc, #148]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004450:	2200      	movs	r2, #0
 8004452:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004454:	4823      	ldr	r0, [pc, #140]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004456:	f005 f9f9 	bl	800984c <HAL_DMA_Init>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004460:	f7ff fde0 	bl	8004024 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a1f      	ldr	r2, [pc, #124]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 8004468:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800446c:	4a1d      	ldr	r2, [pc, #116]	@ (80044e4 <HAL_UART_MspInit+0x168>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004472:	4b1e      	ldr	r3, [pc, #120]	@ (80044ec <HAL_UART_MspInit+0x170>)
 8004474:	4a1e      	ldr	r2, [pc, #120]	@ (80044f0 <HAL_UART_MspInit+0x174>)
 8004476:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004478:	4b1c      	ldr	r3, [pc, #112]	@ (80044ec <HAL_UART_MspInit+0x170>)
 800447a:	2219      	movs	r2, #25
 800447c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800447e:	4b1b      	ldr	r3, [pc, #108]	@ (80044ec <HAL_UART_MspInit+0x170>)
 8004480:	2210      	movs	r2, #16
 8004482:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004484:	4b19      	ldr	r3, [pc, #100]	@ (80044ec <HAL_UART_MspInit+0x170>)
 8004486:	2200      	movs	r2, #0
 8004488:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800448a:	4b18      	ldr	r3, [pc, #96]	@ (80044ec <HAL_UART_MspInit+0x170>)
 800448c:	2280      	movs	r2, #128	@ 0x80
 800448e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004490:	4b16      	ldr	r3, [pc, #88]	@ (80044ec <HAL_UART_MspInit+0x170>)
 8004492:	2200      	movs	r2, #0
 8004494:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004496:	4b15      	ldr	r3, [pc, #84]	@ (80044ec <HAL_UART_MspInit+0x170>)
 8004498:	2200      	movs	r2, #0
 800449a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800449c:	4b13      	ldr	r3, [pc, #76]	@ (80044ec <HAL_UART_MspInit+0x170>)
 800449e:	2200      	movs	r2, #0
 80044a0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80044a2:	4b12      	ldr	r3, [pc, #72]	@ (80044ec <HAL_UART_MspInit+0x170>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80044a8:	4810      	ldr	r0, [pc, #64]	@ (80044ec <HAL_UART_MspInit+0x170>)
 80044aa:	f005 f9cf 	bl	800984c <HAL_DMA_Init>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80044b4:	f7ff fdb6 	bl	8004024 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a0c      	ldr	r2, [pc, #48]	@ (80044ec <HAL_UART_MspInit+0x170>)
 80044bc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80044be:	4a0b      	ldr	r2, [pc, #44]	@ (80044ec <HAL_UART_MspInit+0x170>)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80044c4:	2200      	movs	r2, #0
 80044c6:	2100      	movs	r1, #0
 80044c8:	2025      	movs	r0, #37	@ 0x25
 80044ca:	f004 ff14 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80044ce:	2025      	movs	r0, #37	@ 0x25
 80044d0:	f004 ff2b 	bl	800932a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80044d4:	bf00      	nop
 80044d6:	3768      	adds	r7, #104	@ 0x68
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40013800 	.word	0x40013800
 80044e0:	40021000 	.word	0x40021000
 80044e4:	20001260 	.word	0x20001260
 80044e8:	40020008 	.word	0x40020008
 80044ec:	200012c0 	.word	0x200012c0
 80044f0:	4002001c 	.word	0x4002001c

080044f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80044f8:	bf00      	nop
 80044fa:	e7fd      	b.n	80044f8 <NMI_Handler+0x4>

080044fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004500:	bf00      	nop
 8004502:	e7fd      	b.n	8004500 <HardFault_Handler+0x4>

08004504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004508:	bf00      	nop
 800450a:	e7fd      	b.n	8004508 <MemManage_Handler+0x4>

0800450c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004510:	bf00      	nop
 8004512:	e7fd      	b.n	8004510 <BusFault_Handler+0x4>

08004514 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004518:	bf00      	nop
 800451a:	e7fd      	b.n	8004518 <UsageFault_Handler+0x4>

0800451c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004520:	bf00      	nop
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800452a:	b480      	push	{r7}
 800452c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800452e:	bf00      	nop
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800453c:	bf00      	nop
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800454a:	f003 f989 	bl	8007860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004558:	4802      	ldr	r0, [pc, #8]	@ (8004564 <DMA1_Channel1_IRQHandler+0x10>)
 800455a:	f005 fb5a 	bl	8009c12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800455e:	bf00      	nop
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20001260 	.word	0x20001260

08004568 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800456c:	4802      	ldr	r0, [pc, #8]	@ (8004578 <DMA1_Channel2_IRQHandler+0x10>)
 800456e:	f005 fb50 	bl	8009c12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004572:	bf00      	nop
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	200012c0 	.word	0x200012c0

0800457c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004580:	4802      	ldr	r0, [pc, #8]	@ (800458c <USB_LP_IRQHandler+0x10>)
 8004582:	f006 fe86 	bl	800b292 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004586:	bf00      	nop
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20003810 	.word	0x20003810

08004590 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004594:	480c      	ldr	r0, [pc, #48]	@ (80045c8 <USART1_IRQHandler+0x38>)
 8004596:	f00a f8d3 	bl	800e740 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 800459a:	4b0b      	ldr	r3, [pc, #44]	@ (80045c8 <USART1_IRQHandler+0x38>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a4:	2b40      	cmp	r3, #64	@ 0x40
 80045a6:	d10d      	bne.n	80045c4 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80045a8:	4b07      	ldr	r3, [pc, #28]	@ (80045c8 <USART1_IRQHandler+0x38>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2240      	movs	r2, #64	@ 0x40
 80045ae:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80045b0:	4b05      	ldr	r3, [pc, #20]	@ (80045c8 <USART1_IRQHandler+0x38>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	4b04      	ldr	r3, [pc, #16]	@ (80045c8 <USART1_IRQHandler+0x38>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045be:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80045c0:	f002 f90e 	bl	80067e0 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80045c4:	bf00      	nop
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	200011cc 	.word	0x200011cc

080045cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  return 1;
 80045d0:	2301      	movs	r3, #1
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <_kill>:

int _kill(int pid, int sig)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045e6:	f013 fbcd 	bl	8017d84 <__errno>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2216      	movs	r2, #22
 80045ee:	601a      	str	r2, [r3, #0]
  return -1;
 80045f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <_exit>:

void _exit (int status)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004604:	f04f 31ff 	mov.w	r1, #4294967295
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7ff ffe7 	bl	80045dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800460e:	bf00      	nop
 8004610:	e7fd      	b.n	800460e <_exit+0x12>

08004612 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b086      	sub	sp, #24
 8004616:	af00      	add	r7, sp, #0
 8004618:	60f8      	str	r0, [r7, #12]
 800461a:	60b9      	str	r1, [r7, #8]
 800461c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	e00a      	b.n	800463a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004624:	f3af 8000 	nop.w
 8004628:	4601      	mov	r1, r0
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	60ba      	str	r2, [r7, #8]
 8004630:	b2ca      	uxtb	r2, r1
 8004632:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	3301      	adds	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	429a      	cmp	r2, r3
 8004640:	dbf0      	blt.n	8004624 <_read+0x12>
  }

  return len;
 8004642:	687b      	ldr	r3, [r7, #4]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004658:	2300      	movs	r3, #0
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	e009      	b.n	8004672 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	60ba      	str	r2, [r7, #8]
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	3301      	adds	r3, #1
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	429a      	cmp	r2, r3
 8004678:	dbf1      	blt.n	800465e <_write+0x12>
  }
  return len;
 800467a:	687b      	ldr	r3, [r7, #4]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <_close>:

int _close(int file)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800468c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004690:	4618      	mov	r0, r3
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046ac:	605a      	str	r2, [r3, #4]
  return 0;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <_isatty>:

int _isatty(int file)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046c4:	2301      	movs	r3, #1
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	60f8      	str	r0, [r7, #12]
 80046da:	60b9      	str	r1, [r7, #8]
 80046dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046f4:	4a14      	ldr	r2, [pc, #80]	@ (8004748 <_sbrk+0x5c>)
 80046f6:	4b15      	ldr	r3, [pc, #84]	@ (800474c <_sbrk+0x60>)
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004700:	4b13      	ldr	r3, [pc, #76]	@ (8004750 <_sbrk+0x64>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d102      	bne.n	800470e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004708:	4b11      	ldr	r3, [pc, #68]	@ (8004750 <_sbrk+0x64>)
 800470a:	4a12      	ldr	r2, [pc, #72]	@ (8004754 <_sbrk+0x68>)
 800470c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800470e:	4b10      	ldr	r3, [pc, #64]	@ (8004750 <_sbrk+0x64>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4413      	add	r3, r2
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	429a      	cmp	r2, r3
 800471a:	d207      	bcs.n	800472c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800471c:	f013 fb32 	bl	8017d84 <__errno>
 8004720:	4603      	mov	r3, r0
 8004722:	220c      	movs	r2, #12
 8004724:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004726:	f04f 33ff 	mov.w	r3, #4294967295
 800472a:	e009      	b.n	8004740 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800472c:	4b08      	ldr	r3, [pc, #32]	@ (8004750 <_sbrk+0x64>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004732:	4b07      	ldr	r3, [pc, #28]	@ (8004750 <_sbrk+0x64>)
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4413      	add	r3, r2
 800473a:	4a05      	ldr	r2, [pc, #20]	@ (8004750 <_sbrk+0x64>)
 800473c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800473e:	68fb      	ldr	r3, [r7, #12]
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20008000 	.word	0x20008000
 800474c:	00000400 	.word	0x00000400
 8004750:	20001320 	.word	0x20001320
 8004754:	20003e58 	.word	0x20003e58

08004758 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800475c:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <SystemInit+0x20>)
 800475e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004762:	4a05      	ldr	r2, [pc, #20]	@ (8004778 <SystemInit+0x20>)
 8004764:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004768:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800476c:	bf00      	nop
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	e000ed00 	.word	0xe000ed00

0800477c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7fb fd9b 	bl	80002c0 <strlen>
 800478a:	4603      	mov	r3, r0
 800478c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800478e:	89fb      	ldrh	r3, [r7, #14]
 8004790:	4619      	mov	r1, r3
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f012 f88a 	bl	80168ac <CDC_Transmit_FS>
}
 8004798:	bf00      	nop
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b0a2      	sub	sp, #136	@ 0x88
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80047a8:	f107 0008 	add.w	r0, r7, #8
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a06      	ldr	r2, [pc, #24]	@ (80047c8 <usb_serial_println+0x28>)
 80047b0:	2180      	movs	r1, #128	@ 0x80
 80047b2:	f013 f9df 	bl	8017b74 <sniprintf>
	usb_serial_print(buffer);
 80047b6:	f107 0308 	add.w	r3, r7, #8
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ffde 	bl	800477c <usb_serial_print>
}
 80047c0:	bf00      	nop
 80047c2:	3788      	adds	r7, #136	@ 0x88
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	0801a124 	.word	0x0801a124

080047cc <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d813      	bhi.n	8004804 <get_function_code+0x38>
 80047dc:	a201      	add	r2, pc, #4	@ (adr r2, 80047e4 <get_function_code+0x18>)
 80047de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e2:	bf00      	nop
 80047e4:	080047f5 	.word	0x080047f5
 80047e8:	080047f9 	.word	0x080047f9
 80047ec:	080047fd 	.word	0x080047fd
 80047f0:	08004801 	.word	0x08004801
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e006      	b.n	8004806 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80047f8:	2302      	movs	r3, #2
 80047fa:	e004      	b.n	8004806 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e002      	b.n	8004806 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8004800:	2304      	movs	r3, #4
 8004802:	e000      	b.n	8004806 <get_function_code+0x3a>
		default: return 0x00;
 8004804:	2300      	movs	r3, #0
	}
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop

08004814 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	460b      	mov	r3, r1
 800481e:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004820:	4b36      	ldr	r3, [pc, #216]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	f083 0301 	eor.w	r3, r3, #1
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d15a      	bne.n	80048e4 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 800482e:	887b      	ldrh	r3, [r7, #2]
 8004830:	2b04      	cmp	r3, #4
 8004832:	d959      	bls.n	80048e8 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	785b      	ldrb	r3, [r3, #1]
 800483e:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004840:	4b2e      	ldr	r3, [pc, #184]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 8004842:	785b      	ldrb	r3, [r3, #1]
 8004844:	7bfa      	ldrb	r2, [r7, #15]
 8004846:	429a      	cmp	r2, r3
 8004848:	d150      	bne.n	80048ec <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 800484a:	887b      	ldrh	r3, [r7, #2]
 800484c:	3b01      	subs	r3, #1
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	4413      	add	r3, r2
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	b21b      	sxth	r3, r3
 8004856:	021b      	lsls	r3, r3, #8
 8004858:	b21a      	sxth	r2, r3
 800485a:	887b      	ldrh	r3, [r7, #2]
 800485c:	3b02      	subs	r3, #2
 800485e:	6879      	ldr	r1, [r7, #4]
 8004860:	440b      	add	r3, r1
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	b21b      	sxth	r3, r3
 8004866:	4313      	orrs	r3, r2
 8004868:	b21b      	sxth	r3, r3
 800486a:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 800486c:	887b      	ldrh	r3, [r7, #2]
 800486e:	3b02      	subs	r3, #2
 8004870:	b29b      	uxth	r3, r3
 8004872:	4619      	mov	r1, r3
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 fe93 	bl	80055a0 <modbus_crc16>
 800487a:	4603      	mov	r3, r0
 800487c:	461a      	mov	r2, r3
 800487e:	89bb      	ldrh	r3, [r7, #12]
 8004880:	4293      	cmp	r3, r2
 8004882:	d135      	bne.n	80048f0 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004884:	4b1d      	ldr	r3, [pc, #116]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 8004886:	789b      	ldrb	r3, [r3, #2]
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff ff9f 	bl	80047cc <get_function_code>
 800488e:	4603      	mov	r3, r0
 8004890:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004892:	7bba      	ldrb	r2, [r7, #14]
 8004894:	7afb      	ldrb	r3, [r7, #11]
 8004896:	429a      	cmp	r2, r3
 8004898:	d12c      	bne.n	80048f4 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 800489a:	4b18      	ldr	r3, [pc, #96]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d103      	bne.n	80048aa <modbus_master_handle_frame+0x96>
		current_request.active = false;
 80048a2:	4b16      	ldr	r3, [pc, #88]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	701a      	strb	r2, [r3, #0]
		return;
 80048a8:	e025      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 80048aa:	887b      	ldrh	r3, [r7, #2]
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d915      	bls.n	80048dc <modbus_master_handle_frame+0xc8>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3302      	adds	r3, #2
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d910      	bls.n	80048dc <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3303      	adds	r3, #3
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	b21b      	sxth	r3, r3
 80048c2:	021b      	lsls	r3, r3, #8
 80048c4:	b21a      	sxth	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3304      	adds	r3, #4
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	b21b      	sxth	r3, r3
 80048ce:	4313      	orrs	r3, r2
 80048d0:	b21b      	sxth	r3, r3
 80048d2:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 80048d4:	4b09      	ldr	r3, [pc, #36]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	893a      	ldrh	r2, [r7, #8]
 80048da:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 80048dc:	4b07      	ldr	r3, [pc, #28]	@ (80048fc <modbus_master_handle_frame+0xe8>)
 80048de:	2200      	movs	r2, #0
 80048e0:	701a      	strb	r2, [r3, #0]
 80048e2:	e008      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80048e4:	bf00      	nop
 80048e6:	e006      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80048e8:	bf00      	nop
 80048ea:	e004      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80048ec:	bf00      	nop
 80048ee:	e002      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80048f0:	bf00      	nop
 80048f2:	e000      	b.n	80048f6 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 80048f4:	bf00      	nop
}
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20001324 	.word	0x20001324

08004900 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	603b      	str	r3, [r7, #0]
 8004908:	4603      	mov	r3, r0
 800490a:	71fb      	strb	r3, [r7, #7]
 800490c:	460b      	mov	r3, r1
 800490e:	71bb      	strb	r3, [r7, #6]
 8004910:	4613      	mov	r3, r2
 8004912:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8004914:	4b1d      	ldr	r3, [pc, #116]	@ (800498c <modbus_master_request_read+0x8c>)
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <modbus_master_request_read+0x20>
 800491c:	2300      	movs	r3, #0
 800491e:	e030      	b.n	8004982 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8004920:	79bb      	ldrb	r3, [r7, #6]
 8004922:	4618      	mov	r0, r3
 8004924:	f7ff ff52 	bl	80047cc <get_function_code>
 8004928:	4603      	mov	r3, r0
 800492a:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 800492c:	79fb      	ldrb	r3, [r7, #7]
 800492e:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8004930:	7dfb      	ldrb	r3, [r7, #23]
 8004932:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8004934:	88bb      	ldrh	r3, [r7, #4]
 8004936:	0a1b      	lsrs	r3, r3, #8
 8004938:	b29b      	uxth	r3, r3
 800493a:	b2db      	uxtb	r3, r3
 800493c:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 800493e:	88bb      	ldrh	r3, [r7, #4]
 8004940:	b2db      	uxtb	r3, r3
 8004942:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8004944:	2300      	movs	r3, #0
 8004946:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8004948:	2301      	movs	r3, #1
 800494a:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 800494c:	f107 030c 	add.w	r3, r7, #12
 8004950:	2108      	movs	r1, #8
 8004952:	4618      	mov	r0, r3
 8004954:	f000 fe62 	bl	800561c <modbus_send_response>

	current_request.active = true;
 8004958:	4b0c      	ldr	r3, [pc, #48]	@ (800498c <modbus_master_request_read+0x8c>)
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 800495e:	4a0b      	ldr	r2, [pc, #44]	@ (800498c <modbus_master_request_read+0x8c>)
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8004964:	4a09      	ldr	r2, [pc, #36]	@ (800498c <modbus_master_request_read+0x8c>)
 8004966:	79bb      	ldrb	r3, [r7, #6]
 8004968:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800496a:	4a08      	ldr	r2, [pc, #32]	@ (800498c <modbus_master_request_read+0x8c>)
 800496c:	88bb      	ldrh	r3, [r7, #4]
 800496e:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8004970:	4a06      	ldr	r2, [pc, #24]	@ (800498c <modbus_master_request_read+0x8c>)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8004976:	f000 fea7 	bl	80056c8 <get_ms>
 800497a:	4603      	mov	r3, r0
 800497c:	4a03      	ldr	r2, [pc, #12]	@ (800498c <modbus_master_request_read+0x8c>)
 800497e:	6093      	str	r3, [r2, #8]

	return true;
 8004980:	2301      	movs	r3, #1
}
 8004982:	4618      	mov	r0, r3
 8004984:	3718      	adds	r7, #24
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	20001324 	.word	0x20001324

08004990 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8004996:	f000 fe97 	bl	80056c8 <get_ms>
 800499a:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 800499c:	4b08      	ldr	r3, [pc, #32]	@ (80049c0 <modbus_master_poll_timeout+0x30>)
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <modbus_master_poll_timeout+0x26>
 80049a4:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <modbus_master_poll_timeout+0x30>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2bc8      	cmp	r3, #200	@ 0xc8
 80049ae:	d902      	bls.n	80049b6 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <modbus_master_poll_timeout+0x30>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	701a      	strb	r2, [r3, #0]
	}
}
 80049b6:	bf00      	nop
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	20001324 	.word	0x20001324

080049c4 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80049c4:	b480      	push	{r7}
 80049c6:	af00      	add	r7, sp, #0
	return current_request.active;
 80049c8:	4b03      	ldr	r3, [pc, #12]	@ (80049d8 <modbus_master_is_busy+0x14>)
 80049ca:	781b      	ldrb	r3, [r3, #0]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	20001324 	.word	0x20001324

080049dc <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80049e6:	4a04      	ldr	r2, [pc, #16]	@ (80049f8 <modbus_Setup+0x1c>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	7013      	strb	r3, [r2, #0]
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr
 80049f8:	20001334 	.word	0x20001334

080049fc <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b0e0      	sub	sp, #384	@ 0x180
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a06:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a0a:	6018      	str	r0, [r3, #0]
 8004a0c:	460a      	mov	r2, r1
 8004a0e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a12:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004a16:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8004a18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a1c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004a20:	881b      	ldrh	r3, [r3, #0]
 8004a22:	2b05      	cmp	r3, #5
 8004a24:	f240 85a5 	bls.w	8005572 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8004a28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8004a38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	785b      	ldrb	r3, [r3, #1]
 8004a44:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8004a48:	4bcb      	ldr	r3, [pc, #812]	@ (8004d78 <modbus_slave_handle_frame+0x37c>)
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8004a50:	429a      	cmp	r2, r3
 8004a52:	f040 8590 	bne.w	8005576 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8004a56:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a5a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	3b01      	subs	r3, #1
 8004a62:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004a66:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004a6a:	6812      	ldr	r2, [r2, #0]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	b21b      	sxth	r3, r3
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	b21a      	sxth	r2, r3
 8004a76:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a7a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004a7e:	881b      	ldrh	r3, [r3, #0]
 8004a80:	3b02      	subs	r3, #2
 8004a82:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004a86:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004a8a:	6809      	ldr	r1, [r1, #0]
 8004a8c:	440b      	add	r3, r1
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	b21b      	sxth	r3, r3
 8004a92:	4313      	orrs	r3, r2
 8004a94:	b21b      	sxth	r3, r3
 8004a96:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004a9a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a9e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004aa2:	881b      	ldrh	r3, [r3, #0]
 8004aa4:	3b02      	subs	r3, #2
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004aac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	f000 fd74 	bl	80055a0 <modbus_crc16>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8004abe:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004ac2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	f040 8557 	bne.w	800557a <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004acc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	2b0f      	cmp	r3, #15
 8004ad4:	f200 853f 	bhi.w	8005556 <modbus_slave_handle_frame+0xb5a>
 8004ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae0 <modbus_slave_handle_frame+0xe4>)
 8004ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ade:	bf00      	nop
 8004ae0:	08004b21 	.word	0x08004b21
 8004ae4:	08004cc9 	.word	0x08004cc9
 8004ae8:	08004e7d 	.word	0x08004e7d
 8004aec:	08004fe7 	.word	0x08004fe7
 8004af0:	0800515d 	.word	0x0800515d
 8004af4:	08005209 	.word	0x08005209
 8004af8:	08005557 	.word	0x08005557
 8004afc:	08005557 	.word	0x08005557
 8004b00:	08005557 	.word	0x08005557
 8004b04:	08005557 	.word	0x08005557
 8004b08:	08005557 	.word	0x08005557
 8004b0c:	08005557 	.word	0x08005557
 8004b10:	08005557 	.word	0x08005557
 8004b14:	08005557 	.word	0x08005557
 8004b18:	080052a1 	.word	0x080052a1
 8004b1c:	08005415 	.word	0x08005415
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004b20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3302      	adds	r3, #2
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	b21b      	sxth	r3, r3
 8004b30:	021b      	lsls	r3, r3, #8
 8004b32:	b21a      	sxth	r2, r3
 8004b34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3303      	adds	r3, #3
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	b21b      	sxth	r3, r3
 8004b44:	4313      	orrs	r3, r2
 8004b46:	b21b      	sxth	r3, r3
 8004b48:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004b4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3304      	adds	r3, #4
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	b21b      	sxth	r3, r3
 8004b5c:	021b      	lsls	r3, r3, #8
 8004b5e:	b21a      	sxth	r2, r3
 8004b60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	3305      	adds	r3, #5
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	b21b      	sxth	r3, r3
 8004b70:	4313      	orrs	r3, r2
 8004b72:	b21b      	sxth	r3, r3
 8004b74:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004b78:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <modbus_slave_handle_frame+0x18c>
 8004b80:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004b84:	2b20      	cmp	r3, #32
 8004b86:	d909      	bls.n	8004b9c <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b88:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b8c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b90:	2203      	movs	r2, #3
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 fd6c 	bl	8005670 <modbus_send_exception>
				return;
 8004b98:	f000 bcf0 	b.w	800557c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004b9c:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004ba0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004ba4:	4413      	add	r3, r2
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004bae:	4b73      	ldr	r3, [pc, #460]	@ (8004d7c <modbus_slave_handle_frame+0x380>)
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d309      	bcc.n	8004bce <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004bba:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004bbe:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 fd53 	bl	8005670 <modbus_send_exception>
				return;
 8004bca:	f000 bcd7 	b.w	800557c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004bce:	4b6a      	ldr	r3, [pc, #424]	@ (8004d78 <modbus_slave_handle_frame+0x37c>)
 8004bd0:	781a      	ldrb	r2, [r3, #0]
 8004bd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bd6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004bda:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004bdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004be0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004be4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004be8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004bea:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004bee:	3307      	adds	r3, #7
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	da00      	bge.n	8004bf6 <modbus_slave_handle_frame+0x1fa>
 8004bf4:	3307      	adds	r3, #7
 8004bf6:	10db      	asrs	r3, r3, #3
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bfe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004c02:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004c04:	2303      	movs	r3, #3
 8004c06:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8004c16:	2300      	movs	r3, #0
 8004c18:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004c1c:	e044      	b.n	8004ca8 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8004c1e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7fd fe0a 	bl	800283c <io_coil_read>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8004c2e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d10b      	bne.n	8004c4e <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004c36:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c40:	b25a      	sxtb	r2, r3
 8004c42:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8004c46:	4313      	orrs	r3, r2
 8004c48:	b25b      	sxtb	r3, r3
 8004c4a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8004c4e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004c52:	3301      	adds	r3, #1
 8004c54:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8004c58:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d006      	beq.n	8004c6e <modbus_slave_handle_frame+0x272>
 8004c60:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004c64:	3b01      	subs	r3, #1
 8004c66:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d112      	bne.n	8004c94 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004c6e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004c78:	4619      	mov	r1, r3
 8004c7a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c7e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004c82:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004c86:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004c94:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004c98:	3301      	adds	r3, #1
 8004c9a:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8004c9e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004ca8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004cac:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	dbb4      	blt.n	8004c1e <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004cb4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004cb8:	f107 030c 	add.w	r3, r7, #12
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 fcac 	bl	800561c <modbus_send_response>
 8004cc4:	f000 bc5a 	b.w	800557c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004cc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ccc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3302      	adds	r3, #2
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	b21b      	sxth	r3, r3
 8004cd8:	021b      	lsls	r3, r3, #8
 8004cda:	b21a      	sxth	r2, r3
 8004cdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ce0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3303      	adds	r3, #3
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	b21b      	sxth	r3, r3
 8004cec:	4313      	orrs	r3, r2
 8004cee:	b21b      	sxth	r3, r3
 8004cf0:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004cf4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004cf8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3304      	adds	r3, #4
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	b21b      	sxth	r3, r3
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	b21a      	sxth	r2, r3
 8004d08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3305      	adds	r3, #5
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	b21b      	sxth	r3, r3
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	b21b      	sxth	r3, r3
 8004d1c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8004d20:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <modbus_slave_handle_frame+0x334>
 8004d28:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d909      	bls.n	8004d44 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d30:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004d34:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004d38:	2203      	movs	r2, #3
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fc98 	bl	8005670 <modbus_send_exception>
				return;
 8004d40:	f000 bc1c 	b.w	800557c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8004d44:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004d48:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004d4c:	4413      	add	r3, r2
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8004d56:	4b0a      	ldr	r3, [pc, #40]	@ (8004d80 <modbus_slave_handle_frame+0x384>)
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d310      	bcc.n	8004d84 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004d62:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004d66:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 fc7f 	bl	8005670 <modbus_send_exception>
				return;
 8004d72:	f000 bc03 	b.w	800557c <modbus_slave_handle_frame+0xb80>
 8004d76:	bf00      	nop
 8004d78:	20001334 	.word	0x20001334
 8004d7c:	20000c28 	.word	0x20000c28
 8004d80:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004d84:	4bc3      	ldr	r3, [pc, #780]	@ (8005094 <modbus_slave_handle_frame+0x698>)
 8004d86:	781a      	ldrb	r2, [r3, #0]
 8004d88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d8c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004d90:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004d92:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d96:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004d9a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004d9e:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8004da0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004da4:	3307      	adds	r3, #7
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	da00      	bge.n	8004dac <modbus_slave_handle_frame+0x3b0>
 8004daa:	3307      	adds	r3, #7
 8004dac:	10db      	asrs	r3, r3, #3
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004db4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004db8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004dba:	2303      	movs	r3, #3
 8004dbc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004dd2:	e044      	b.n	8004e5e <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8004dd4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7fd fdd9 	bl	8002990 <io_discrete_in_read>
 8004dde:	4603      	mov	r3, r0
 8004de0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8004de4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d10b      	bne.n	8004e04 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004dec:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004df0:	2201      	movs	r2, #1
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	b25a      	sxtb	r2, r3
 8004df8:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	b25b      	sxtb	r3, r3
 8004e00:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8004e04:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004e08:	3301      	adds	r3, #1
 8004e0a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8004e0e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d006      	beq.n	8004e24 <modbus_slave_handle_frame+0x428>
 8004e16:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d112      	bne.n	8004e4a <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004e24:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004e28:	1c5a      	adds	r2, r3, #1
 8004e2a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8004e2e:	4619      	mov	r1, r3
 8004e30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e34:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004e38:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8004e3c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8004e44:	2300      	movs	r3, #0
 8004e46:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8004e4a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004e4e:	3301      	adds	r3, #1
 8004e50:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8004e54:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004e58:	3301      	adds	r3, #1
 8004e5a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004e5e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004e62:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004e66:	429a      	cmp	r2, r3
 8004e68:	dbb4      	blt.n	8004dd4 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8004e6a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8004e6e:	f107 030c 	add.w	r3, r7, #12
 8004e72:	4611      	mov	r1, r2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 fbd1 	bl	800561c <modbus_send_response>
 8004e7a:	e37f      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8004e7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3302      	adds	r3, #2
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	b21b      	sxth	r3, r3
 8004e8c:	021b      	lsls	r3, r3, #8
 8004e8e:	b21a      	sxth	r2, r3
 8004e90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3303      	adds	r3, #3
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	b21b      	sxth	r3, r3
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	b21b      	sxth	r3, r3
 8004ea4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004ea8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004eac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	b21b      	sxth	r3, r3
 8004eb8:	021b      	lsls	r3, r3, #8
 8004eba:	b21a      	sxth	r2, r3
 8004ebc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ec0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3305      	adds	r3, #5
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	b21b      	sxth	r3, r3
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	b21b      	sxth	r3, r3
 8004ed0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8004ed4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <modbus_slave_handle_frame+0x4ec>
 8004edc:	4b6e      	ldr	r3, [pc, #440]	@ (8005098 <modbus_slave_handle_frame+0x69c>)
 8004ede:	881b      	ldrh	r3, [r3, #0]
 8004ee0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d908      	bls.n	8004efa <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ee8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004eec:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004ef0:	2203      	movs	r2, #3
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 fbbc 	bl	8005670 <modbus_send_exception>
				return;
 8004ef8:	e340      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004efa:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8004efe:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004f02:	4413      	add	r3, r2
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8004f0c:	4b62      	ldr	r3, [pc, #392]	@ (8005098 <modbus_slave_handle_frame+0x69c>)
 8004f0e:	881b      	ldrh	r3, [r3, #0]
 8004f10:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d308      	bcc.n	8004f2a <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004f18:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004f1c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004f20:	2202      	movs	r2, #2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fba4 	bl	8005670 <modbus_send_exception>
				return;
 8004f28:	e328      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004f2a:	4b5a      	ldr	r3, [pc, #360]	@ (8005094 <modbus_slave_handle_frame+0x698>)
 8004f2c:	781a      	ldrb	r2, [r3, #0]
 8004f2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f36:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004f38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f3c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f40:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004f44:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8004f46:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	b2da      	uxtb	r2, r3
 8004f50:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f54:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f58:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004f60:	2300      	movs	r3, #0
 8004f62:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004f66:	e02f      	b.n	8004fc8 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8004f68:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7fd fda5 	bl	8002abc <io_holding_reg_read>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004f78:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004f7c:	0a1b      	lsrs	r3, r3, #8
 8004f7e:	b299      	uxth	r1, r3
 8004f80:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	b2c9      	uxtb	r1, r1
 8004f8e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f92:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f96:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004f98:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004fa8:	b2d9      	uxtb	r1, r3
 8004faa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004fae:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004fb2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004fb4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004fb8:	3301      	adds	r3, #1
 8004fba:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8004fbe:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004fc8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004fcc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	dbc9      	blt.n	8004f68 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8004fd4:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004fd8:	f107 030c 	add.w	r3, r7, #12
 8004fdc:	4611      	mov	r1, r2
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fb1c 	bl	800561c <modbus_send_response>
 8004fe4:	e2ca      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004fe6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004fea:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3302      	adds	r3, #2
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	b21b      	sxth	r3, r3
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	b21a      	sxth	r2, r3
 8004ffa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ffe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3303      	adds	r3, #3
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	b21b      	sxth	r3, r3
 800500a:	4313      	orrs	r3, r2
 800500c:	b21b      	sxth	r3, r3
 800500e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005012:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005016:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3304      	adds	r3, #4
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	b21b      	sxth	r3, r3
 8005022:	021b      	lsls	r3, r3, #8
 8005024:	b21a      	sxth	r2, r3
 8005026:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800502a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3305      	adds	r3, #5
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	b21b      	sxth	r3, r3
 8005036:	4313      	orrs	r3, r2
 8005038:	b21b      	sxth	r3, r3
 800503a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800503e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <modbus_slave_handle_frame+0x656>
 8005046:	4b15      	ldr	r3, [pc, #84]	@ (800509c <modbus_slave_handle_frame+0x6a0>)
 8005048:	881b      	ldrh	r3, [r3, #0]
 800504a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800504e:	429a      	cmp	r2, r3
 8005050:	d908      	bls.n	8005064 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005052:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005056:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800505a:	2203      	movs	r2, #3
 800505c:	4618      	mov	r0, r3
 800505e:	f000 fb07 	bl	8005670 <modbus_send_exception>
				return;
 8005062:	e28b      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005064:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005068:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800506c:	4413      	add	r3, r2
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b01      	subs	r3, #1
 8005072:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005076:	4b09      	ldr	r3, [pc, #36]	@ (800509c <modbus_slave_handle_frame+0x6a0>)
 8005078:	881b      	ldrh	r3, [r3, #0]
 800507a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800507e:	429a      	cmp	r2, r3
 8005080:	d30e      	bcc.n	80050a0 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005082:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005086:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800508a:	2202      	movs	r2, #2
 800508c:	4618      	mov	r0, r3
 800508e:	f000 faef 	bl	8005670 <modbus_send_exception>
				return;
 8005092:	e273      	b.n	800557c <modbus_slave_handle_frame+0xb80>
 8005094:	20001334 	.word	0x20001334
 8005098:	20000dd0 	.word	0x20000dd0
 800509c:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80050a0:	4bb2      	ldr	r3, [pc, #712]	@ (800536c <modbus_slave_handle_frame+0x970>)
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050a8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80050ac:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80050ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050b2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80050b6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80050ba:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80050bc:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80050ce:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80050d0:	2303      	movs	r3, #3
 80050d2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80050d6:	2300      	movs	r3, #0
 80050d8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80050dc:	e02f      	b.n	800513e <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80050de:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fd fee6 	bl	8002eb4 <io_input_reg_read>
 80050e8:	4603      	mov	r3, r0
 80050ea:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80050ee:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80050f2:	0a1b      	lsrs	r3, r3, #8
 80050f4:	b299      	uxth	r1, r3
 80050f6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005100:	461a      	mov	r2, r3
 8005102:	b2c9      	uxtb	r1, r1
 8005104:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005108:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800510c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800510e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005118:	461a      	mov	r2, r3
 800511a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800511e:	b2d9      	uxtb	r1, r3
 8005120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005124:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005128:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800512a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800512e:	3301      	adds	r3, #1
 8005130:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8005134:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005138:	3301      	adds	r3, #1
 800513a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800513e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005142:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005146:	429a      	cmp	r2, r3
 8005148:	dbc9      	blt.n	80050de <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 800514a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800514e:	f107 030c 	add.w	r3, r7, #12
 8005152:	4611      	mov	r1, r2
 8005154:	4618      	mov	r0, r3
 8005156:	f000 fa61 	bl	800561c <modbus_send_response>
 800515a:	e20f      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800515c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005160:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3302      	adds	r3, #2
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b21b      	sxth	r3, r3
 800516c:	021b      	lsls	r3, r3, #8
 800516e:	b21a      	sxth	r2, r3
 8005170:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005174:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	3303      	adds	r3, #3
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	b21b      	sxth	r3, r3
 8005180:	4313      	orrs	r3, r2
 8005182:	b21b      	sxth	r3, r3
 8005184:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005188:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800518c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3304      	adds	r3, #4
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	b21b      	sxth	r3, r3
 8005198:	021b      	lsls	r3, r3, #8
 800519a:	b21a      	sxth	r2, r3
 800519c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	3305      	adds	r3, #5
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	b21b      	sxth	r3, r3
 80051ac:	4313      	orrs	r3, r2
 80051ae:	b21b      	sxth	r3, r3
 80051b0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80051b4:	4b6e      	ldr	r3, [pc, #440]	@ (8005370 <modbus_slave_handle_frame+0x974>)
 80051b6:	881b      	ldrh	r3, [r3, #0]
 80051b8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80051bc:	429a      	cmp	r2, r3
 80051be:	d308      	bcc.n	80051d2 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80051c0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80051c4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80051c8:	2202      	movs	r2, #2
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fa50 	bl	8005670 <modbus_send_exception>
				return;
 80051d0:	e1d4      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80051d2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80051d6:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80051da:	bf0c      	ite	eq
 80051dc:	2301      	moveq	r3, #1
 80051de:	2300      	movne	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80051e6:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80051ea:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80051ee:	4611      	mov	r1, r2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7fd fb43 	bl	800287c <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80051f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051fa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051fe:	2106      	movs	r1, #6
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	f000 fa0b 	bl	800561c <modbus_send_response>
			break;
 8005206:	e1b9      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005208:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800520c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	3302      	adds	r3, #2
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	b21b      	sxth	r3, r3
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	b21a      	sxth	r2, r3
 800521c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005220:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3303      	adds	r3, #3
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	b21b      	sxth	r3, r3
 800522c:	4313      	orrs	r3, r2
 800522e:	b21b      	sxth	r3, r3
 8005230:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005234:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005238:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3304      	adds	r3, #4
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	b21b      	sxth	r3, r3
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	b21a      	sxth	r2, r3
 8005248:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800524c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3305      	adds	r3, #5
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	b21b      	sxth	r3, r3
 8005258:	4313      	orrs	r3, r2
 800525a:	b21b      	sxth	r3, r3
 800525c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005260:	4b44      	ldr	r3, [pc, #272]	@ (8005374 <modbus_slave_handle_frame+0x978>)
 8005262:	881b      	ldrh	r3, [r3, #0]
 8005264:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005268:	429a      	cmp	r2, r3
 800526a:	d308      	bcc.n	800527e <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800526c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005270:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005274:	2202      	movs	r2, #2
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f9fa 	bl	8005670 <modbus_send_exception>
				return;
 800527c:	e17e      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800527e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005282:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005286:	4611      	mov	r1, r2
 8005288:	4618      	mov	r0, r3
 800528a:	f7fd fc37 	bl	8002afc <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800528e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005292:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005296:	2106      	movs	r1, #6
 8005298:	6818      	ldr	r0, [r3, #0]
 800529a:	f000 f9bf 	bl	800561c <modbus_send_response>
			break;
 800529e:	e16d      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80052a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	3302      	adds	r3, #2
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	b21b      	sxth	r3, r3
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	b21a      	sxth	r2, r3
 80052b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3303      	adds	r3, #3
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	b21b      	sxth	r3, r3
 80052c4:	4313      	orrs	r3, r2
 80052c6:	b21b      	sxth	r3, r3
 80052c8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80052cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3304      	adds	r3, #4
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	b21b      	sxth	r3, r3
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	b21a      	sxth	r2, r3
 80052e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	3305      	adds	r3, #5
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	b21b      	sxth	r3, r3
 80052f0:	4313      	orrs	r3, r2
 80052f2:	b21b      	sxth	r3, r3
 80052f4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80052f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	799b      	ldrb	r3, [r3, #6]
 8005304:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005308:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800530c:	3307      	adds	r3, #7
 800530e:	2b00      	cmp	r3, #0
 8005310:	da00      	bge.n	8005314 <modbus_slave_handle_frame+0x918>
 8005312:	3307      	adds	r3, #7
 8005314:	10db      	asrs	r3, r3, #3
 8005316:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800531a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800531e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005322:	4413      	add	r3, r2
 8005324:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <modbus_slave_handle_frame+0x974>)
 8005326:	8812      	ldrh	r2, [r2, #0]
 8005328:	4293      	cmp	r3, r2
 800532a:	dd08      	ble.n	800533e <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800532c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005330:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005334:	2202      	movs	r2, #2
 8005336:	4618      	mov	r0, r3
 8005338:	f000 f99a 	bl	8005670 <modbus_send_exception>
				return;
 800533c:	e11e      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800533e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8005342:	b29b      	uxth	r3, r3
 8005344:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005348:	429a      	cmp	r2, r3
 800534a:	d008      	beq.n	800535e <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800534c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005350:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005354:	2203      	movs	r2, #3
 8005356:	4618      	mov	r0, r3
 8005358:	f000 f98a 	bl	8005670 <modbus_send_exception>
				return;
 800535c:	e10e      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800535e:	2307      	movs	r3, #7
 8005360:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005364:	2300      	movs	r3, #0
 8005366:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800536a:	e044      	b.n	80053f6 <modbus_slave_handle_frame+0x9fa>
 800536c:	20001334 	.word	0x20001334
 8005370:	20000c28 	.word	0x20000c28
 8005374:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005378:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800537c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005380:	4413      	add	r3, r2
 8005382:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005386:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800538a:	08db      	lsrs	r3, r3, #3
 800538c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005390:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005394:	f003 0307 	and.w	r3, r3, #7
 8005398:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 800539c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80053a0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80053a4:	4413      	add	r3, r2
 80053a6:	461a      	mov	r2, r3
 80053a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4413      	add	r3, r2
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80053bc:	fa42 f303 	asr.w	r3, r2, r3
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80053ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	bf14      	ite	ne
 80053d2:	2301      	movne	r3, #1
 80053d4:	2300      	moveq	r3, #0
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80053dc:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80053e0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80053e4:	4611      	mov	r1, r2
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fd fa48 	bl	800287c <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80053ec:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80053f0:	3301      	adds	r3, #1
 80053f2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80053f6:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80053fa:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80053fe:	429a      	cmp	r2, r3
 8005400:	d3ba      	bcc.n	8005378 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005402:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005406:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800540a:	2106      	movs	r1, #6
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	f000 f905 	bl	800561c <modbus_send_response>
			break;
 8005412:	e0b3      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005414:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005418:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3302      	adds	r3, #2
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	b21b      	sxth	r3, r3
 8005424:	021b      	lsls	r3, r3, #8
 8005426:	b21a      	sxth	r2, r3
 8005428:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800542c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3303      	adds	r3, #3
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	b21b      	sxth	r3, r3
 8005438:	4313      	orrs	r3, r2
 800543a:	b21b      	sxth	r3, r3
 800543c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005440:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005444:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3304      	adds	r3, #4
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	b21b      	sxth	r3, r3
 8005450:	021b      	lsls	r3, r3, #8
 8005452:	b21a      	sxth	r2, r3
 8005454:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005458:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3305      	adds	r3, #5
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	b21b      	sxth	r3, r3
 8005464:	4313      	orrs	r3, r2
 8005466:	b21b      	sxth	r3, r3
 8005468:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 800546c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005470:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	799b      	ldrb	r3, [r3, #6]
 8005478:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 800547c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005480:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005484:	4413      	add	r3, r2
 8005486:	4a3f      	ldr	r2, [pc, #252]	@ (8005584 <modbus_slave_handle_frame+0xb88>)
 8005488:	8812      	ldrh	r2, [r2, #0]
 800548a:	4293      	cmp	r3, r2
 800548c:	dd08      	ble.n	80054a0 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800548e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005492:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005496:	2202      	movs	r2, #2
 8005498:	4618      	mov	r0, r3
 800549a:	f000 f8e9 	bl	8005670 <modbus_send_exception>
				return;
 800549e:	e06d      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80054a0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80054a4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80054a8:	005b      	lsls	r3, r3, #1
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d008      	beq.n	80054c0 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054ae:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80054b2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80054b6:	2203      	movs	r2, #3
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 f8d9 	bl	8005670 <modbus_send_exception>
				return;
 80054be:	e05d      	b.n	800557c <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80054c0:	2307      	movs	r3, #7
 80054c2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80054c6:	2300      	movs	r3, #0
 80054c8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80054cc:	e034      	b.n	8005538 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80054ce:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80054d8:	4413      	add	r3, r2
 80054da:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80054de:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80054e2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80054e6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	4413      	add	r3, r2
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	b21b      	sxth	r3, r3
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	b21a      	sxth	r2, r3
 80054f6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80054fa:	3301      	adds	r3, #1
 80054fc:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005500:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005504:	6809      	ldr	r1, [r1, #0]
 8005506:	440b      	add	r3, r1
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	b21b      	sxth	r3, r3
 800550c:	4313      	orrs	r3, r2
 800550e:	b21b      	sxth	r3, r3
 8005510:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005514:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005518:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 800551c:	4611      	mov	r1, r2
 800551e:	4618      	mov	r0, r3
 8005520:	f7fd faec 	bl	8002afc <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8005524:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005528:	3302      	adds	r3, #2
 800552a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 800552e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005532:	3301      	adds	r3, #1
 8005534:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005538:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800553c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005540:	429a      	cmp	r2, r3
 8005542:	dbc4      	blt.n	80054ce <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005544:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005548:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800554c:	2106      	movs	r1, #6
 800554e:	6818      	ldr	r0, [r3, #0]
 8005550:	f000 f864 	bl	800561c <modbus_send_response>
			break;
 8005554:	e012      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005556:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800555a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800555e:	881a      	ldrh	r2, [r3, #0]
 8005560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005564:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005568:	4611      	mov	r1, r2
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	f000 f8b4 	bl	80056d8 <modbus_vendor_handle_frame>
			break;
 8005570:	e004      	b.n	800557c <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8005572:	bf00      	nop
 8005574:	e002      	b.n	800557c <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005576:	bf00      	nop
 8005578:	e000      	b.n	800557c <modbus_slave_handle_frame+0xb80>
		return;
 800557a:	bf00      	nop
		}
	}
}
 800557c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	20000dd0 	.word	0x20000dd0

08005588 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
	return slave_address;
 800558c:	4b03      	ldr	r3, [pc, #12]	@ (800559c <modbusGetSlaveAddress+0x14>)
 800558e:	781b      	ldrb	r3, [r3, #0]
}
 8005590:	4618      	mov	r0, r3
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	20001334 	.word	0x20001334

080055a0 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	460b      	mov	r3, r1
 80055aa:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80055ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80055b0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80055b2:	2300      	movs	r3, #0
 80055b4:	81bb      	strh	r3, [r7, #12]
 80055b6:	e026      	b.n	8005606 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80055b8:	89bb      	ldrh	r3, [r7, #12]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	4413      	add	r3, r2
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	461a      	mov	r2, r3
 80055c2:	89fb      	ldrh	r3, [r7, #14]
 80055c4:	4053      	eors	r3, r2
 80055c6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80055c8:	2300      	movs	r3, #0
 80055ca:	72fb      	strb	r3, [r7, #11]
 80055cc:	e015      	b.n	80055fa <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80055ce:	89fb      	ldrh	r3, [r7, #14]
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00a      	beq.n	80055ee <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80055d8:	89fb      	ldrh	r3, [r7, #14]
 80055da:	085b      	lsrs	r3, r3, #1
 80055dc:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80055de:	89fb      	ldrh	r3, [r7, #14]
 80055e0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80055e4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80055e8:	43db      	mvns	r3, r3
 80055ea:	81fb      	strh	r3, [r7, #14]
 80055ec:	e002      	b.n	80055f4 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80055ee:	89fb      	ldrh	r3, [r7, #14]
 80055f0:	085b      	lsrs	r3, r3, #1
 80055f2:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80055f4:	7afb      	ldrb	r3, [r7, #11]
 80055f6:	3301      	adds	r3, #1
 80055f8:	72fb      	strb	r3, [r7, #11]
 80055fa:	7afb      	ldrb	r3, [r7, #11]
 80055fc:	2b07      	cmp	r3, #7
 80055fe:	d9e6      	bls.n	80055ce <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8005600:	89bb      	ldrh	r3, [r7, #12]
 8005602:	3301      	adds	r3, #1
 8005604:	81bb      	strh	r3, [r7, #12]
 8005606:	89ba      	ldrh	r2, [r7, #12]
 8005608:	887b      	ldrh	r3, [r7, #2]
 800560a:	429a      	cmp	r2, r3
 800560c:	d3d4      	bcc.n	80055b8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800560e:	89fb      	ldrh	r3, [r7, #14]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005628:	887b      	ldrh	r3, [r7, #2]
 800562a:	4619      	mov	r1, r3
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f7ff ffb7 	bl	80055a0 <modbus_crc16>
 8005632:	4603      	mov	r3, r0
 8005634:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8005636:	887b      	ldrh	r3, [r7, #2]
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	807a      	strh	r2, [r7, #2]
 800563c:	461a      	mov	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4413      	add	r3, r2
 8005642:	89fa      	ldrh	r2, [r7, #14]
 8005644:	b2d2      	uxtb	r2, r2
 8005646:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005648:	89fb      	ldrh	r3, [r7, #14]
 800564a:	0a1b      	lsrs	r3, r3, #8
 800564c:	b29a      	uxth	r2, r3
 800564e:	887b      	ldrh	r3, [r7, #2]
 8005650:	1c59      	adds	r1, r3, #1
 8005652:	8079      	strh	r1, [r7, #2]
 8005654:	4619      	mov	r1, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	440b      	add	r3, r1
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800565e:	887b      	ldrh	r3, [r7, #2]
 8005660:	4619      	mov	r1, r3
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f001 f806 	bl	8006674 <RS485_Transmit>
}
 8005668:	bf00      	nop
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	71fb      	strb	r3, [r7, #7]
 800567a:	460b      	mov	r3, r1
 800567c:	71bb      	strb	r3, [r7, #6]
 800567e:	4613      	mov	r3, r2
 8005680:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005686:	79bb      	ldrb	r3, [r7, #6]
 8005688:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800568c:	b2db      	uxtb	r3, r3
 800568e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005690:	797b      	ldrb	r3, [r7, #5]
 8005692:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005694:	f107 0308 	add.w	r3, r7, #8
 8005698:	2103      	movs	r1, #3
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff ff80 	bl	80055a0 <modbus_crc16>
 80056a0:	4603      	mov	r3, r0
 80056a2:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80056a4:	89fb      	ldrh	r3, [r7, #14]
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80056aa:	89fb      	ldrh	r3, [r7, #14]
 80056ac:	0a1b      	lsrs	r3, r3, #8
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80056b4:	f107 0308 	add.w	r3, r7, #8
 80056b8:	2105      	movs	r1, #5
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 ffda 	bl	8006674 <RS485_Transmit>
}
 80056c0:	bf00      	nop
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <get_ms>:



uint32_t get_ms(void) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80056cc:	f002 f8da 	bl	8007884 <HAL_GetTick>
 80056d0:	4603      	mov	r3, r0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80056d8:	b580      	push	{r7, lr}
 80056da:	b0f2      	sub	sp, #456	@ 0x1c8
 80056dc:	af02      	add	r7, sp, #8
 80056de:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80056e2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80056e6:	6018      	str	r0, [r3, #0]
 80056e8:	460a      	mov	r2, r1
 80056ea:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80056ee:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 80056f2:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80056f4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80056f8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	785b      	ldrb	r3, [r3, #1]
 8005700:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb
	uint8_t slave_address = modbusGetSlaveAddress();
 8005704:	f7ff ff40 	bl	8005588 <modbusGetSlaveAddress>
 8005708:	4603      	mov	r3, r0
 800570a:	f887 31ba 	strb.w	r3, [r7, #442]	@ 0x1ba

	switch (function) {
 800570e:	f897 31bb 	ldrb.w	r3, [r7, #443]	@ 0x1bb
 8005712:	3b65      	subs	r3, #101	@ 0x65
 8005714:	2b0a      	cmp	r3, #10
 8005716:	f200 872e 	bhi.w	8006576 <modbus_vendor_handle_frame+0xe9e>
 800571a:	a201      	add	r2, pc, #4	@ (adr r2, 8005720 <modbus_vendor_handle_frame+0x48>)
 800571c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005720:	0800574d 	.word	0x0800574d
 8005724:	08005ad7 	.word	0x08005ad7
 8005728:	08005b45 	.word	0x08005b45
 800572c:	08005d95 	.word	0x08005d95
 8005730:	08005e4f 	.word	0x08005e4f
 8005734:	08005f15 	.word	0x08005f15
 8005738:	08006097 	.word	0x08006097
 800573c:	080061cf 	.word	0x080061cf
 8005740:	080062d1 	.word	0x080062d1
 8005744:	0800637d 	.word	0x0800637d
 8005748:	08006475 	.word	0x08006475
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 800574c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005750:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	2b16      	cmp	r3, #22
 8005758:	d009      	beq.n	800576e <modbus_vendor_handle_frame+0x96>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800575a:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800575e:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005762:	2203      	movs	r2, #3
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff ff83 	bl	8005670 <modbus_send_exception>
				return;
 800576a:	f000 bf0d 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800576e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005772:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	789b      	ldrb	r3, [r3, #2]
 800577a:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800577e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005782:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3303      	adds	r3, #3
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	b21b      	sxth	r3, r3
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	b21a      	sxth	r2, r3
 8005792:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005796:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3304      	adds	r3, #4
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	b21b      	sxth	r3, r3
 80057a2:	4313      	orrs	r3, r2
 80057a4:	b21b      	sxth	r3, r3
 80057a6:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t op1Raw = frame[5];
 80057aa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80057ae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	795b      	ldrb	r3, [r3, #5]
 80057b6:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80057ba:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80057be:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3306      	adds	r3, #6
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	b21b      	sxth	r3, r3
 80057ca:	021b      	lsls	r3, r3, #8
 80057cc:	b21a      	sxth	r2, r3
 80057ce:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80057d2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	3307      	adds	r3, #7
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	b21b      	sxth	r3, r3
 80057de:	4313      	orrs	r3, r2
 80057e0:	b21b      	sxth	r3, r3
 80057e2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint8_t input_type2Raw = frame[8];
 80057e6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80057ea:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	7a1b      	ldrb	r3, [r3, #8]
 80057f2:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80057f6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80057fa:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3309      	adds	r3, #9
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	b21b      	sxth	r3, r3
 8005806:	021b      	lsls	r3, r3, #8
 8005808:	b21a      	sxth	r2, r3
 800580a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800580e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	330a      	adds	r3, #10
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	b21b      	sxth	r3, r3
 800581a:	4313      	orrs	r3, r2
 800581c:	b21b      	sxth	r3, r3
 800581e:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint8_t op2Raw = frame[11];
 8005822:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005826:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	7adb      	ldrb	r3, [r3, #11]
 800582e:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005832:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005836:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	b21b      	sxth	r3, r3
 8005842:	021b      	lsls	r3, r3, #8
 8005844:	b21a      	sxth	r2, r3
 8005846:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800584a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	330d      	adds	r3, #13
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	b21b      	sxth	r3, r3
 8005856:	4313      	orrs	r3, r2
 8005858:	b21b      	sxth	r3, r3
 800585a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint8_t joinRaw = frame[14];
 800585e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005862:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	7b9b      	ldrb	r3, [r3, #14]
 800586a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
			uint8_t output_typeRaw = frame[15];
 800586e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005872:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	7bdb      	ldrb	r3, [r3, #15]
 800587a:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800587e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005882:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3310      	adds	r3, #16
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	b21b      	sxth	r3, r3
 800588e:	021b      	lsls	r3, r3, #8
 8005890:	b21a      	sxth	r2, r3
 8005892:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005896:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3311      	adds	r3, #17
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	b21b      	sxth	r3, r3
 80058a2:	4313      	orrs	r3, r2
 80058a4:	b21b      	sxth	r3, r3
 80058a6:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80058aa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80058ae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	3312      	adds	r3, #18
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	b21b      	sxth	r3, r3
 80058ba:	021b      	lsls	r3, r3, #8
 80058bc:	b21a      	sxth	r2, r3
 80058be:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80058c2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3313      	adds	r3, #19
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	b21b      	sxth	r3, r3
 80058ce:	4313      	orrs	r3, r2
 80058d0:	b21b      	sxth	r3, r3
 80058d2:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80058d6:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00b      	beq.n	80058f6 <modbus_vendor_handle_frame+0x21e>
 80058de:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80058e2:	2b06      	cmp	r3, #6
 80058e4:	d807      	bhi.n	80058f6 <modbus_vendor_handle_frame+0x21e>
 80058e6:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <modbus_vendor_handle_frame+0x21e>
 80058ee:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 80058f2:	2b06      	cmp	r3, #6
 80058f4:	d909      	bls.n	800590a <modbus_vendor_handle_frame+0x232>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80058f6:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80058fa:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80058fe:	2203      	movs	r2, #3
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff feb5 	bl	8005670 <modbus_send_exception>
				return;
 8005906:	f000 be3f 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 800590a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 800590e:	2b01      	cmp	r3, #1
 8005910:	d011      	beq.n	8005936 <modbus_vendor_handle_frame+0x25e>
 8005912:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <modbus_vendor_handle_frame+0x24a>
 800591a:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 800591e:	2b06      	cmp	r3, #6
 8005920:	d909      	bls.n	8005936 <modbus_vendor_handle_frame+0x25e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005922:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005926:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800592a:	2203      	movs	r2, #3
 800592c:	4618      	mov	r0, r3
 800592e:	f7ff fe9f 	bl	8005670 <modbus_send_exception>
				return;
 8005932:	f000 be29 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8005936:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <modbus_vendor_handle_frame+0x26e>
 800593e:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005942:	2b06      	cmp	r3, #6
 8005944:	d909      	bls.n	800595a <modbus_vendor_handle_frame+0x282>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005946:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800594a:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800594e:	2203      	movs	r2, #3
 8005950:	4618      	mov	r0, r3
 8005952:	f7ff fe8d 	bl	8005670 <modbus_send_exception>
				return;
 8005956:	f000 be17 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800595a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 800595e:	2b01      	cmp	r3, #1
 8005960:	d011      	beq.n	8005986 <modbus_vendor_handle_frame+0x2ae>
 8005962:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <modbus_vendor_handle_frame+0x29a>
 800596a:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 800596e:	2b06      	cmp	r3, #6
 8005970:	d909      	bls.n	8005986 <modbus_vendor_handle_frame+0x2ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005972:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005976:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800597a:	2203      	movs	r2, #3
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff fe77 	bl	8005670 <modbus_send_exception>
				return;
 8005982:	f000 be01 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8005986:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <modbus_vendor_handle_frame+0x2be>
 800598e:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005992:	2b03      	cmp	r3, #3
 8005994:	d909      	bls.n	80059aa <modbus_vendor_handle_frame+0x2d2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005996:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800599a:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800599e:	2203      	movs	r2, #3
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff fe65 	bl	8005670 <modbus_send_exception>
				return;
 80059a6:	f000 bdef 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80059aa:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80059ae:	3b01      	subs	r3, #1
 80059b0:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			RegisterType output_type = output_typeRaw - 1;
 80059b4:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 80059b8:	3b01      	subs	r3, #1
 80059ba:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			ComparisonOp op1 = op1Raw - 1;
 80059be:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 80059c2:	3b01      	subs	r3, #1
 80059c4:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			LogicJoin join = joinRaw - 1;
 80059c8:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 80059cc:	3b01      	subs	r3, #1
 80059ce:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

			RegisterType input_type2 = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
			ComparisonOp op2 = 0;
 80059d8:	2300      	movs	r3, #0
 80059da:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
			if (joinRaw != 1) {
 80059de:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d009      	beq.n	80059fa <modbus_vendor_handle_frame+0x322>
				input_type2 = input_type2Raw - 1;
 80059e6:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 80059ea:	3b01      	subs	r3, #1
 80059ec:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
				op2 = op2Raw - 1;
 80059f0:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 80059f4:	3b01      	subs	r3, #1
 80059f6:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
			}


			LogicRule newRule = {
 80059fa:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80059fe:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8005a02:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8005a06:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8005a0a:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8005a0e:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8005a12:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005a16:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8005a1a:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8005a1e:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8005a22:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8005a26:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8005a2a:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8005a2e:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8005a32:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005a36:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8005a3a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8005a3e:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8005a42:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8005a46:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 8005a4a:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8005a4e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8005a52:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8005a56:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd

			bool status = automation_add_rule(newRule);
 8005a60:	466b      	mov	r3, sp
 8005a62:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8005a66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a6a:	6018      	str	r0, [r3, #0]
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	8019      	strh	r1, [r3, #0]
 8005a70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005a74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a76:	f7fb fbc9 	bl	800120c <automation_add_rule>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			if (status == false) {
 8005a80:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005a84:	f083 0301 	eor.w	r3, r3, #1
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <modbus_vendor_handle_frame+0x3bc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8005a8e:	2300      	movs	r3, #0
 8005a90:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005a94:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005a98:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a9c:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8005aa0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005aa2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005aa6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005aaa:	2265      	movs	r2, #101	@ 0x65
 8005aac:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005aae:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005ab2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ab6:	f897 21bd 	ldrb.w	r2, [r7, #445]	@ 0x1bd
 8005aba:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005abc:	2303      	movs	r3, #3
 8005abe:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150

			modbus_send_response(responseData, responseLen);
 8005ac2:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8005ac6:	f107 030c 	add.w	r3, r7, #12
 8005aca:	4611      	mov	r1, r2
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7ff fda5 	bl	800561c <modbus_send_response>
 8005ad2:	f000 bd59 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8005ad6:	f7fb fbd9 	bl	800128c <automation_get_rule_count>
 8005ada:	4603      	mov	r3, r0
 8005adc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			responseData[0] = slave_address; // the address of us
 8005ae0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005ae4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ae8:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8005aec:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005aee:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005af2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005af6:	2265      	movs	r2, #101	@ 0x65
 8005af8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8005afa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005afe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005b02:	2202      	movs	r2, #2
 8005b04:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8005b06:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b14:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005b18:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8005b1a:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005b1e:	b2da      	uxtb	r2, r3
 8005b20:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b24:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005b28:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005b2a:	2305      	movs	r3, #5
 8005b2c:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			modbus_send_response(responseData, responseLen);
 8005b30:	f8b7 216e 	ldrh.w	r2, [r7, #366]	@ 0x16e
 8005b34:	f107 030c 	add.w	r3, r7, #12
 8005b38:	4611      	mov	r1, r2
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff fd6e 	bl	800561c <modbus_send_response>
			break;
 8005b40:	f000 bd22 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005b44:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b48:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8005b4c:	881b      	ldrh	r3, [r3, #0]
 8005b4e:	2b06      	cmp	r3, #6
 8005b50:	d009      	beq.n	8005b66 <modbus_vendor_handle_frame+0x48e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b52:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005b56:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7ff fd87 	bl	8005670 <modbus_send_exception>
				return;
 8005b62:	f000 bd11 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005b66:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b6a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3302      	adds	r3, #2
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	b21b      	sxth	r3, r3
 8005b76:	021b      	lsls	r3, r3, #8
 8005b78:	b21a      	sxth	r2, r3
 8005b7a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b7e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	3303      	adds	r3, #3
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	b21b      	sxth	r3, r3
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	b21b      	sxth	r3, r3
 8005b8e:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8005b92:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005b96:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7fb fb81 	bl	80012a4 <automation_get_rule>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8005ba8:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8005bac:	f083 0301 	eor.w	r3, r3, #1
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d009      	beq.n	8005bca <modbus_vendor_handle_frame+0x4f2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005bb6:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005bba:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005bbe:	2204      	movs	r2, #4
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7ff fd55 	bl	8005670 <modbus_send_exception>
				return;
 8005bc6:	f000 bcdf 	b.w	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005bca:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005bce:	3301      	adds	r3, #1
 8005bd0:	f887 3188 	strb.w	r3, [r7, #392]	@ 0x188
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005bd4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005bd8:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005bdc:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005be0:	3301      	adds	r3, #1
 8005be2:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8005be6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005bea:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005bee:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f887 3181 	strb.w	r3, [r7, #385]	@ 0x181
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8005bf8:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005bfc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005c00:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005c04:	3301      	adds	r3, #1
 8005c06:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8005c0a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005c0e:	f8a7 317a 	strh.w	r3, [r7, #378]	@ 0x17a
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005c12:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8005c16:	3301      	adds	r3, #1
 8005c18:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005c1c:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 8005c20:	3301      	adds	r3, #1
 8005c22:	f887 3178 	strb.w	r3, [r7, #376]	@ 0x178
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8005c26:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005c2a:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
			uint16_t output_value = (uint16_t)rule.output_value;
 8005c2e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005c32:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8005c36:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c3a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c3e:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8005c42:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8005c44:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c48:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c4c:	2267      	movs	r2, #103	@ 0x67
 8005c4e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005c50:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c54:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c58:	f897 2188 	ldrb.w	r2, [r7, #392]	@ 0x188
 8005c5c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8005c5e:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005c62:	0a1b      	lsrs	r3, r3, #8
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	b2da      	uxtb	r2, r3
 8005c68:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c6c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c70:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8005c72:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c7c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c80:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8005c82:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c86:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c8a:	f897 2185 	ldrb.w	r2, [r7, #389]	@ 0x185
 8005c8e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8005c90:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005c94:	0a1b      	lsrs	r3, r3, #8
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c9e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ca2:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8005ca4:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005cae:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005cb2:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8005cb4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005cb8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005cbc:	f897 2181 	ldrb.w	r2, [r7, #385]	@ 0x181
 8005cc0:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8005cc2:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005cc6:	0a1b      	lsrs	r3, r3, #8
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	b2da      	uxtb	r2, r3
 8005ccc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005cd0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005cd4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8005cd6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005ce0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ce4:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8005ce6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005cea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005cee:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 8005cf2:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005cf4:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005cf8:	0a1b      	lsrs	r3, r3, #8
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d02:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d06:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8005d08:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d12:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d16:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8005d18:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d1c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d20:	f897 2179 	ldrb.w	r2, [r7, #377]	@ 0x179
 8005d24:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8005d26:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d2a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d2e:	f897 2178 	ldrb.w	r2, [r7, #376]	@ 0x178
 8005d32:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8005d34:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8005d38:	0a1b      	lsrs	r3, r3, #8
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d42:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d46:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8005d48:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d52:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d56:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8005d58:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005d5c:	0a1b      	lsrs	r3, r3, #8
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	b2da      	uxtb	r2, r3
 8005d62:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d66:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d6a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8005d6c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d76:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d7a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8005d7c:	2314      	movs	r3, #20
 8005d7e:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			modbus_send_response(responseData, responseLen);
 8005d82:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005d86:	f107 030c 	add.w	r3, r7, #12
 8005d8a:	4611      	mov	r1, r2
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7ff fc45 	bl	800561c <modbus_send_response>
 8005d92:	e3f9      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005d94:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005d98:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	2b06      	cmp	r3, #6
 8005da0:	d008      	beq.n	8005db4 <modbus_vendor_handle_frame+0x6dc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005da2:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005da6:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005daa:	2203      	movs	r2, #3
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7ff fc5f 	bl	8005670 <modbus_send_exception>
				return;
 8005db2:	e3e9      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005db4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005db8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3302      	adds	r3, #2
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	b21a      	sxth	r2, r3
 8005dc8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005dcc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3303      	adds	r3, #3
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	b21b      	sxth	r3, r3
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	b21b      	sxth	r3, r3
 8005ddc:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			bool status = automation_delete_rule(ruleIndex);
 8005de0:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7fb fa89 	bl	80012fc <automation_delete_rule>
 8005dea:	4603      	mov	r3, r0
 8005dec:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
			if (status == false) {
 8005df0:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005df4:	f083 0301 	eor.w	r3, r3, #1
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d008      	beq.n	8005e10 <modbus_vendor_handle_frame+0x738>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005dfe:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005e02:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005e06:	2204      	movs	r2, #4
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7ff fc31 	bl	8005670 <modbus_send_exception>
				return;
 8005e0e:	e3bb      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005e10:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e14:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005e18:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8005e1c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8005e1e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e22:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005e26:	2268      	movs	r2, #104	@ 0x68
 8005e28:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8005e2a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e2e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005e32:	2201      	movs	r2, #1
 8005e34:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005e36:	2303      	movs	r3, #3
 8005e38:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 8005e3c:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 8005e40:	f107 030c 	add.w	r3, r7, #12
 8005e44:	4611      	mov	r1, r2
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7ff fbe8 	bl	800561c <modbus_send_response>
 8005e4c:	e39c      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005e4e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e52:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	2b06      	cmp	r3, #6
 8005e5a:	d008      	beq.n	8005e6e <modbus_vendor_handle_frame+0x796>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e5c:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005e60:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005e64:	2203      	movs	r2, #3
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7ff fc02 	bl	8005670 <modbus_send_exception>
				return;
 8005e6c:	e38c      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8005e6e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e72:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3302      	adds	r3, #2
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d008      	beq.n	8005e92 <modbus_vendor_handle_frame+0x7ba>
 8005e80:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005e84:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3302      	adds	r3, #2
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d908      	bls.n	8005ea4 <modbus_vendor_handle_frame+0x7cc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e92:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005e96:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005e9a:	2203      	movs	r2, #3
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff fbe7 	bl	8005670 <modbus_send_exception>
				return;
 8005ea2:	e371      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005ea4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005ea8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3302      	adds	r3, #2
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195

			bool status = io_virtual_add(registerType);
 8005eb8:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fd f927 	bl	8003110 <io_virtual_add>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194
			if (status == false) {
 8005ec8:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 8005ecc:	f083 0301 	eor.w	r3, r3, #1
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <modbus_vendor_handle_frame+0x810>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005ed6:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005eda:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005ede:	2204      	movs	r2, #4
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7ff fbc5 	bl	8005670 <modbus_send_exception>
				return;
 8005ee6:	e34f      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005ee8:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005eec:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005ef0:	2369      	movs	r3, #105	@ 0x69
 8005ef2:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8005efc:	2303      	movs	r3, #3
 8005efe:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			modbus_send_response(responseData, responseLen);
 8005f02:	f8b7 2192 	ldrh.w	r2, [r7, #402]	@ 0x192
 8005f06:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff fb85 	bl	800561c <modbus_send_response>
 8005f12:	e339      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005f14:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f18:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	2b07      	cmp	r3, #7
 8005f20:	d008      	beq.n	8005f34 <modbus_vendor_handle_frame+0x85c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f22:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005f26:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005f2a:	2203      	movs	r2, #3
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7ff fb9f 	bl	8005670 <modbus_send_exception>
				return;
 8005f32:	e329      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005f34:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f38:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3302      	adds	r3, #2
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d008      	beq.n	8005f58 <modbus_vendor_handle_frame+0x880>
 8005f46:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f4a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3302      	adds	r3, #2
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d908      	bls.n	8005f6a <modbus_vendor_handle_frame+0x892>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f58:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005f5c:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005f60:	2203      	movs	r2, #3
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff fb84 	bl	8005670 <modbus_send_exception>
				return;
 8005f68:	e30e      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005f6a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f6e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	3302      	adds	r3, #2
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	f887 319d 	strb.w	r3, [r7, #413]	@ 0x19d

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8005f7e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f82:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	3303      	adds	r3, #3
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	b21b      	sxth	r3, r3
 8005f8e:	021b      	lsls	r3, r3, #8
 8005f90:	b21a      	sxth	r2, r3
 8005f92:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005f96:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3304      	adds	r3, #4
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	b21b      	sxth	r3, r3
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	b21b      	sxth	r3, r3
 8005fa6:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8005faa:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 8005fae:	f8b7 119a 	ldrh.w	r1, [r7, #410]	@ 0x19a
 8005fb2:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fd f91e 	bl	80031f8 <io_virtual_read>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	f887 3199 	strb.w	r3, [r7, #409]	@ 0x199
			if (status == false) {
 8005fc2:	f897 3199 	ldrb.w	r3, [r7, #409]	@ 0x199
 8005fc6:	f083 0301 	eor.w	r3, r3, #1
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <modbus_vendor_handle_frame+0x90a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005fd0:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8005fd4:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8005fd8:	2204      	movs	r2, #4
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7ff fb48 	bl	8005670 <modbus_send_exception>
				return;
 8005fe0:	e2d2      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8005fe2:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d002      	beq.n	8005ff0 <modbus_vendor_handle_frame+0x918>
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d004      	beq.n	8005ff8 <modbus_vendor_handle_frame+0x920>
 8005fee:	e007      	b.n	8006000 <modbus_vendor_handle_frame+0x928>
				case VIR_COIL:
					byteCount = 1;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
					break;
 8005ff6:	e003      	b.n	8006000 <modbus_vendor_handle_frame+0x928>
				case VIR_HOLDING:
					byteCount = 2;
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
					break;
 8005ffe:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006000:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006004:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006008:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 800600c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800600e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006012:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006016:	226a      	movs	r2, #106	@ 0x6a
 8006018:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800601a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800601e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006022:	f897 21bc 	ldrb.w	r2, [r7, #444]	@ 0x1bc
 8006026:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006028:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <modbus_vendor_handle_frame+0x95e>
 8006030:	2b01      	cmp	r3, #1
 8006032:	d00e      	beq.n	8006052 <modbus_vendor_handle_frame+0x97a>
 8006034:	e020      	b.n	8006078 <modbus_vendor_handle_frame+0x9a0>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006036:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800603a:	2b00      	cmp	r3, #0
 800603c:	bf14      	ite	ne
 800603e:	2301      	movne	r3, #1
 8006040:	2300      	moveq	r3, #0
 8006042:	b2db      	uxtb	r3, r3
 8006044:	461a      	mov	r2, r3
 8006046:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800604a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800604e:	70da      	strb	r2, [r3, #3]
					break;
 8006050:	e012      	b.n	8006078 <modbus_vendor_handle_frame+0x9a0>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006052:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8006056:	0a1b      	lsrs	r3, r3, #8
 8006058:	b29b      	uxth	r3, r3
 800605a:	b2da      	uxtb	r2, r3
 800605c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006060:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006064:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006066:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800606a:	b2da      	uxtb	r2, r3
 800606c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006070:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006074:	711a      	strb	r2, [r3, #4]
					break;
 8006076:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006078:	f897 31bc 	ldrb.w	r3, [r7, #444]	@ 0x1bc
 800607c:	b29b      	uxth	r3, r3
 800607e:	3303      	adds	r3, #3
 8006080:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

			modbus_send_response(responseData, responseLen);
 8006084:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8006088:	f107 030c 	add.w	r3, r7, #12
 800608c:	4611      	mov	r1, r2
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff fac4 	bl	800561c <modbus_send_response>
 8006094:	e278      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006096:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800609a:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 800609e:	881b      	ldrh	r3, [r3, #0]
 80060a0:	2b09      	cmp	r3, #9
 80060a2:	d008      	beq.n	80060b6 <modbus_vendor_handle_frame+0x9de>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80060a4:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80060a8:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80060ac:	2203      	movs	r2, #3
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff fade 	bl	8005670 <modbus_send_exception>
				return;
 80060b4:	e268      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80060b6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80060ba:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	3302      	adds	r3, #2
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d008      	beq.n	80060da <modbus_vendor_handle_frame+0xa02>
 80060c8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80060cc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3302      	adds	r3, #2
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d908      	bls.n	80060ec <modbus_vendor_handle_frame+0xa14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80060da:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80060de:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80060e2:	2203      	movs	r2, #3
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fac3 	bl	8005670 <modbus_send_exception>
				return;
 80060ea:	e24d      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80060ec:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80060f0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	3302      	adds	r3, #2
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006100:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006104:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3303      	adds	r3, #3
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	b21b      	sxth	r3, r3
 8006110:	021b      	lsls	r3, r3, #8
 8006112:	b21a      	sxth	r2, r3
 8006114:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006118:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3304      	adds	r3, #4
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	b21b      	sxth	r3, r3
 8006124:	4313      	orrs	r3, r2
 8006126:	b21b      	sxth	r3, r3
 8006128:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
			uint16_t value = (frame[5] << 8) | frame[6];
 800612c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006130:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3305      	adds	r3, #5
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	b21b      	sxth	r3, r3
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	b21a      	sxth	r2, r3
 8006140:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006144:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3306      	adds	r3, #6
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	b21b      	sxth	r3, r3
 8006150:	4313      	orrs	r3, r2
 8006152:	b21b      	sxth	r3, r3
 8006154:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2


			bool status = io_virtual_write(registerType, address, value);
 8006158:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 800615c:	f8b7 11a4 	ldrh.w	r1, [r7, #420]	@ 0x1a4
 8006160:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 8006164:	4618      	mov	r0, r3
 8006166:	f7fd f887 	bl	8003278 <io_virtual_write>
 800616a:	4603      	mov	r3, r0
 800616c:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
			if (status == false) {
 8006170:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 8006174:	f083 0301 	eor.w	r3, r3, #1
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d008      	beq.n	8006190 <modbus_vendor_handle_frame+0xab8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800617e:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006182:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006186:	2204      	movs	r2, #4
 8006188:	4618      	mov	r0, r3
 800618a:	f7ff fa71 	bl	8005670 <modbus_send_exception>
				return;
 800618e:	e1fb      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006190:	2303      	movs	r3, #3
 8006192:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006196:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800619a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800619e:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 80061a2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80061a4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80061a8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80061ac:	226b      	movs	r2, #107	@ 0x6b
 80061ae:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80061b0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80061b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80061b8:	2201      	movs	r2, #1
 80061ba:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80061bc:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	4611      	mov	r1, r2
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff fa28 	bl	800561c <modbus_send_response>
 80061cc:	e1dc      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80061ce:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80061d2:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	2b06      	cmp	r3, #6
 80061da:	d008      	beq.n	80061ee <modbus_vendor_handle_frame+0xb16>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80061dc:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80061e0:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80061e4:	2203      	movs	r2, #3
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7ff fa42 	bl	8005670 <modbus_send_exception>
				return;
 80061ec:	e1cc      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80061ee:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80061f2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3302      	adds	r3, #2
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d008      	beq.n	8006212 <modbus_vendor_handle_frame+0xb3a>
 8006200:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006204:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	3302      	adds	r3, #2
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	2b02      	cmp	r3, #2
 8006210:	d908      	bls.n	8006224 <modbus_vendor_handle_frame+0xb4c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006212:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006216:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800621a:	2203      	movs	r2, #3
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff fa27 	bl	8005670 <modbus_send_exception>
				return;
 8006222:	e1b1      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006224:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006228:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3302      	adds	r3, #2
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	3b01      	subs	r3, #1
 8006234:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006238:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800623c:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 8006240:	4611      	mov	r1, r2
 8006242:	4618      	mov	r0, r3
 8006244:	f7fc ffb0 	bl	80031a8 <io_virtual_get_count>
 8006248:	4603      	mov	r3, r0
 800624a:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa
			if (status == false) {
 800624e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8006252:	f083 0301 	eor.w	r3, r3, #1
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	d008      	beq.n	800626e <modbus_vendor_handle_frame+0xb96>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800625c:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006260:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006264:	2204      	movs	r2, #4
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff fa02 	bl	8005670 <modbus_send_exception>
				return;
 800626c:	e18c      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800626e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006272:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006276:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 800627a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 800627c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006280:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006284:	226c      	movs	r2, #108	@ 0x6c
 8006286:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006288:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800628c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006290:	2202      	movs	r2, #2
 8006292:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006294:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	b29b      	uxth	r3, r3
 800629c:	b2da      	uxtb	r2, r3
 800629e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062a2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80062a6:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80062a8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062b2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80062b6:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80062b8:	2305      	movs	r3, #5
 80062ba:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8

			modbus_send_response(responseData, responseLen);
 80062be:	f8b7 21a8 	ldrh.w	r2, [r7, #424]	@ 0x1a8
 80062c2:	f107 030c 	add.w	r3, r7, #12
 80062c6:	4611      	mov	r1, r2
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff f9a7 	bl	800561c <modbus_send_response>
 80062ce:	e15b      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80062d0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062d4:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 80062d8:	881b      	ldrh	r3, [r3, #0]
 80062da:	2b06      	cmp	r3, #6
 80062dc:	d008      	beq.n	80062f0 <modbus_vendor_handle_frame+0xc18>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80062de:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80062e2:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80062e6:	2203      	movs	r2, #3
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff f9c1 	bl	8005670 <modbus_send_exception>
				return;
 80062ee:	e14b      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80062f0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062f4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3302      	adds	r3, #2
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d108      	bne.n	8006314 <modbus_vendor_handle_frame+0xc3c>
 8006302:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006306:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3303      	adds	r3, #3
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d008      	beq.n	8006326 <modbus_vendor_handle_frame+0xc4e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006314:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006318:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800631c:	2203      	movs	r2, #3
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff f9a6 	bl	8005670 <modbus_send_exception>
				return;
 8006324:	e130      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}


			bool status = io_virtual_clear();
 8006326:	f7fd f989 	bl	800363c <io_virtual_clear>
 800632a:	4603      	mov	r3, r0
 800632c:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			if (status == false) {
 8006330:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8006334:	f083 0301 	eor.w	r3, r3, #1
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d008      	beq.n	8006350 <modbus_vendor_handle_frame+0xc78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800633e:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006342:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006346:	2204      	movs	r2, #4
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff f991 	bl	8005670 <modbus_send_exception>
				return;
 800634e:	e11b      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006350:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006354:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006358:	236d      	movs	r3, #109	@ 0x6d
 800635a:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 800635e:	2301      	movs	r3, #1
 8006360:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 8006364:	2303      	movs	r3, #3
 8006366:	f8a7 31ac 	strh.w	r3, [r7, #428]	@ 0x1ac

			modbus_send_response(responseData, responseLen);
 800636a:	f8b7 21ac 	ldrh.w	r2, [r7, #428]	@ 0x1ac
 800636e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8006372:	4611      	mov	r1, r2
 8006374:	4618      	mov	r0, r3
 8006376:	f7ff f951 	bl	800561c <modbus_send_response>
 800637a:	e105      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 800637c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006380:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 8006384:	881b      	ldrh	r3, [r3, #0]
 8006386:	2b0b      	cmp	r3, #11
 8006388:	d008      	beq.n	800639c <modbus_vendor_handle_frame+0xcc4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800638a:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800638e:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006392:	2203      	movs	r2, #3
 8006394:	4618      	mov	r0, r3
 8006396:	f7ff f96b 	bl	8005670 <modbus_send_exception>
				return;
 800639a:	e0f5      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 800639c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063a0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	789b      	ldrb	r3, [r3, #2]
 80063a8:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 80063ac:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063b0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	78db      	ldrb	r3, [r3, #3]
 80063b8:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 80063bc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063c0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	791b      	ldrb	r3, [r3, #4]
 80063c8:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 80063cc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063d0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	795b      	ldrb	r3, [r3, #5]
 80063d8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 80063dc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063e0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	799b      	ldrb	r3, [r3, #6]
 80063e8:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 80063ec:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80063f0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	79db      	ldrb	r3, [r3, #7]
 80063f8:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 80063fc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006400:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	7a1b      	ldrb	r3, [r3, #8]
 8006408:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 800640c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8006410:	4618      	mov	r0, r3
 8006412:	f000 fb9d 	bl	8006b50 <DS3231_SetTime>
 8006416:	4603      	mov	r3, r0
 8006418:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
			if (status != HAL_OK) {
 800641c:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8006420:	2b00      	cmp	r3, #0
 8006422:	d008      	beq.n	8006436 <modbus_vendor_handle_frame+0xd5e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006424:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 8006428:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800642c:	2204      	movs	r2, #4
 800642e:	4618      	mov	r0, r3
 8006430:	f7ff f91e 	bl	8005670 <modbus_send_exception>
				return;
 8006434:	e0a8      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006436:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800643a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800643e:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8006442:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006444:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006448:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800644c:	226e      	movs	r2, #110	@ 0x6e
 800644e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006450:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006454:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006458:	2201      	movs	r2, #1
 800645a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800645c:	2303      	movs	r3, #3
 800645e:	f8a7 31b0 	strh.w	r3, [r7, #432]	@ 0x1b0

			modbus_send_response(responseData, responseLen);
 8006462:	f8b7 21b0 	ldrh.w	r2, [r7, #432]	@ 0x1b0
 8006466:	f107 030c 	add.w	r3, r7, #12
 800646a:	4611      	mov	r1, r2
 800646c:	4618      	mov	r0, r3
 800646e:	f7ff f8d5 	bl	800561c <modbus_send_response>
 8006472:	e089      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006474:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006478:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3302      	adds	r3, #2
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	b21b      	sxth	r3, r3
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	b21a      	sxth	r2, r3
 8006488:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800648c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3303      	adds	r3, #3
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	b21b      	sxth	r3, r3
 8006498:	4313      	orrs	r3, r2
 800649a:	b21b      	sxth	r3, r3
 800649c:	f8a7 31b8 	strh.w	r3, [r7, #440]	@ 0x1b8
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 80064a0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80064a4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	3304      	adds	r3, #4
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80064b4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80064b8:	f5a3 73df 	sub.w	r3, r3, #446	@ 0x1be
 80064bc:	881b      	ldrh	r3, [r3, #0]
 80064be:	2b07      	cmp	r3, #7
 80064c0:	d008      	beq.n	80064d4 <modbus_vendor_handle_frame+0xdfc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064c2:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80064c6:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 80064ca:	2203      	movs	r2, #3
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff f8cf 	bl	8005670 <modbus_send_exception>
				return;
 80064d2:	e059      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > IO_HOLDING_REG_CURRENT) {
 80064d4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80064d8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3304      	adds	r3, #4
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d008      	beq.n	80064f8 <modbus_vendor_handle_frame+0xe20>
 80064e6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80064ea:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	3304      	adds	r3, #4
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d908      	bls.n	800650a <modbus_vendor_handle_frame+0xe32>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064f8:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 80064fc:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 8006500:	2203      	movs	r2, #3
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff f8b4 	bl	8005670 <modbus_send_exception>
			    return;
 8006508:	e03e      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 800650a:	f897 21b7 	ldrb.w	r2, [r7, #439]	@ 0x1b7
 800650e:	f8b7 31b8 	ldrh.w	r3, [r7, #440]	@ 0x1b8
 8006512:	4611      	mov	r1, r2
 8006514:	4618      	mov	r0, r3
 8006516:	f7fc fb79 	bl	8002c0c <io_holding_reg_set_mode>
 800651a:	4603      	mov	r3, r0
 800651c:	f083 0301 	eor.w	r3, r3, #1
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d008      	beq.n	8006538 <modbus_vendor_handle_frame+0xe60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006526:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800652a:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800652e:	2204      	movs	r2, #4
 8006530:	4618      	mov	r0, r3
 8006532:	f7ff f89d 	bl	8005670 <modbus_send_exception>
				return;
 8006536:	e027      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006538:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800653c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006540:	f897 21ba 	ldrb.w	r2, [r7, #442]	@ 0x1ba
 8006544:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006546:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800654a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800654e:	226f      	movs	r2, #111	@ 0x6f
 8006550:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006552:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006556:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800655a:	2201      	movs	r2, #1
 800655c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800655e:	2303      	movs	r3, #3
 8006560:	f8a7 31b4 	strh.w	r3, [r7, #436]	@ 0x1b4

			modbus_send_response(responseData, responseLen);
 8006564:	f8b7 21b4 	ldrh.w	r2, [r7, #436]	@ 0x1b4
 8006568:	f107 030c 	add.w	r3, r7, #12
 800656c:	4611      	mov	r1, r2
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff f854 	bl	800561c <modbus_send_response>
 8006574:	e008      	b.n	8006588 <modbus_vendor_handle_frame+0xeb0>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8006576:	f897 11bb 	ldrb.w	r1, [r7, #443]	@ 0x1bb
 800657a:	f897 31ba 	ldrb.w	r3, [r7, #442]	@ 0x1ba
 800657e:	2201      	movs	r2, #1
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff f875 	bl	8005670 <modbus_send_exception>
			break;
 8006586:	bf00      	nop
		}
	}
}
 8006588:	f507 77e0 	add.w	r7, r7, #448	@ 0x1c0
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8006590:	b580      	push	{r7, lr}
 8006592:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8006594:	4b07      	ldr	r3, [pc, #28]	@ (80065b4 <RS485_SetTransmitMode+0x24>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a07      	ldr	r2, [pc, #28]	@ (80065b8 <RS485_SetTransmitMode+0x28>)
 800659a:	8811      	ldrh	r1, [r2, #0]
 800659c:	2201      	movs	r2, #1
 800659e:	4618      	mov	r0, r3
 80065a0:	f003 fe20 	bl	800a1e4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80065a4:	2201      	movs	r2, #1
 80065a6:	2140      	movs	r1, #64	@ 0x40
 80065a8:	4804      	ldr	r0, [pc, #16]	@ (80065bc <RS485_SetTransmitMode+0x2c>)
 80065aa:	f003 fe1b 	bl	800a1e4 <HAL_GPIO_WritePin>
#endif
}
 80065ae:	bf00      	nop
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20001338 	.word	0x20001338
 80065b8:	2000133c 	.word	0x2000133c
 80065bc:	48000800 	.word	0x48000800

080065c0 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80065c4:	4b07      	ldr	r3, [pc, #28]	@ (80065e4 <RS485_SetReceiveMode+0x24>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a07      	ldr	r2, [pc, #28]	@ (80065e8 <RS485_SetReceiveMode+0x28>)
 80065ca:	8811      	ldrh	r1, [r2, #0]
 80065cc:	2200      	movs	r2, #0
 80065ce:	4618      	mov	r0, r3
 80065d0:	f003 fe08 	bl	800a1e4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80065d4:	2200      	movs	r2, #0
 80065d6:	2140      	movs	r1, #64	@ 0x40
 80065d8:	4804      	ldr	r0, [pc, #16]	@ (80065ec <RS485_SetReceiveMode+0x2c>)
 80065da:	f003 fe03 	bl	800a1e4 <HAL_GPIO_WritePin>
#endif
}
 80065de:	bf00      	nop
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20001338 	.word	0x20001338
 80065e8:	2000133c 	.word	0x2000133c
 80065ec:	48000800 	.word	0x48000800

080065f0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	460b      	mov	r3, r1
 80065fa:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80065fc:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006600:	2100      	movs	r1, #0
 8006602:	4813      	ldr	r0, [pc, #76]	@ (8006650 <RS485_Setup+0x60>)
 8006604:	f011 fb6b 	bl	8017cde <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8006608:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 800660c:	2100      	movs	r1, #0
 800660e:	4811      	ldr	r0, [pc, #68]	@ (8006654 <RS485_Setup+0x64>)
 8006610:	f011 fb65 	bl	8017cde <memset>
	rs485_tx_frame_head = 0;
 8006614:	4b10      	ldr	r3, [pc, #64]	@ (8006658 <RS485_Setup+0x68>)
 8006616:	2200      	movs	r2, #0
 8006618:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800661a:	4b10      	ldr	r3, [pc, #64]	@ (800665c <RS485_Setup+0x6c>)
 800661c:	2200      	movs	r2, #0
 800661e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8006620:	4a0f      	ldr	r2, [pc, #60]	@ (8006660 <RS485_Setup+0x70>)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8006626:	4a0f      	ldr	r2, [pc, #60]	@ (8006664 <RS485_Setup+0x74>)
 8006628:	887b      	ldrh	r3, [r7, #2]
 800662a:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 800662c:	f7fe ffac 	bl	8005588 <modbusGetSlaveAddress>
 8006630:	4603      	mov	r3, r0
 8006632:	461a      	mov	r2, r3
 8006634:	4b0c      	ldr	r3, [pc, #48]	@ (8006668 <RS485_Setup+0x78>)
 8006636:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8006638:	f7ff ffc2 	bl	80065c0 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800663c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006640:	490a      	ldr	r1, [pc, #40]	@ (800666c <RS485_Setup+0x7c>)
 8006642:	480b      	ldr	r0, [pc, #44]	@ (8006670 <RS485_Setup+0x80>)
 8006644:	f009 fc19 	bl	800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006648:	bf00      	nop
 800664a:	3708      	adds	r7, #8
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	20001440 	.word	0x20001440
 8006654:	20001c50 	.word	0x20001c50
 8006658:	20002462 	.word	0x20002462
 800665c:	20002463 	.word	0x20002463
 8006660:	20001338 	.word	0x20001338
 8006664:	2000133c 	.word	0x2000133c
 8006668:	20002468 	.word	0x20002468
 800666c:	20001340 	.word	0x20001340
 8006670:	200011cc 	.word	0x200011cc

08006674 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006680:	887b      	ldrh	r3, [r7, #2]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d03a      	beq.n	80066fc <RS485_Transmit+0x88>
 8006686:	887b      	ldrh	r3, [r7, #2]
 8006688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800668c:	d836      	bhi.n	80066fc <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800668e:	4b1d      	ldr	r3, [pc, #116]	@ (8006704 <RS485_Transmit+0x90>)
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	b2db      	uxtb	r3, r3
 8006694:	3301      	adds	r3, #1
 8006696:	425a      	negs	r2, r3
 8006698:	f003 0307 	and.w	r3, r3, #7
 800669c:	f002 0207 	and.w	r2, r2, #7
 80066a0:	bf58      	it	pl
 80066a2:	4253      	negpl	r3, r2
 80066a4:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80066a6:	4b18      	ldr	r3, [pc, #96]	@ (8006708 <RS485_Transmit+0x94>)
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	7bfa      	ldrb	r2, [r7, #15]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d020      	beq.n	80066f4 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80066b2:	4b14      	ldr	r3, [pc, #80]	@ (8006704 <RS485_Transmit+0x90>)
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	461a      	mov	r2, r3
 80066ba:	4613      	mov	r3, r2
 80066bc:	01db      	lsls	r3, r3, #7
 80066be:	4413      	add	r3, r2
 80066c0:	005b      	lsls	r3, r3, #1
 80066c2:	4a12      	ldr	r2, [pc, #72]	@ (800670c <RS485_Transmit+0x98>)
 80066c4:	4413      	add	r3, r2
 80066c6:	887a      	ldrh	r2, [r7, #2]
 80066c8:	6879      	ldr	r1, [r7, #4]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f011 fb87 	bl	8017dde <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80066d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <RS485_Transmit+0x90>)
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	4619      	mov	r1, r3
 80066d8:	4a0c      	ldr	r2, [pc, #48]	@ (800670c <RS485_Transmit+0x98>)
 80066da:	460b      	mov	r3, r1
 80066dc:	01db      	lsls	r3, r3, #7
 80066de:	440b      	add	r3, r1
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4413      	add	r3, r2
 80066e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80066e8:	887a      	ldrh	r2, [r7, #2]
 80066ea:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80066ec:	4a05      	ldr	r2, [pc, #20]	@ (8006704 <RS485_Transmit+0x90>)
 80066ee:	7bfb      	ldrb	r3, [r7, #15]
 80066f0:	7013      	strb	r3, [r2, #0]
 80066f2:	e004      	b.n	80066fe <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80066f4:	4806      	ldr	r0, [pc, #24]	@ (8006710 <RS485_Transmit+0x9c>)
 80066f6:	f7fe f853 	bl	80047a0 <usb_serial_println>
 80066fa:	e000      	b.n	80066fe <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80066fc:	bf00      	nop
    }
}
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	20002462 	.word	0x20002462
 8006708:	20002463 	.word	0x20002463
 800670c:	20001c50 	.word	0x20001c50
 8006710:	0801a12c 	.word	0x0801a12c

08006714 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a26      	ldr	r2, [pc, #152]	@ (80067c0 <HAL_UARTEx_RxEventCallback+0xac>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d145      	bne.n	80067b6 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800672a:	4b26      	ldr	r3, [pc, #152]	@ (80067c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	b2db      	uxtb	r3, r3
 8006730:	3301      	adds	r3, #1
 8006732:	425a      	negs	r2, r3
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	f002 0207 	and.w	r2, r2, #7
 800673c:	bf58      	it	pl
 800673e:	4253      	negpl	r3, r2
 8006740:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8006742:	4b21      	ldr	r3, [pc, #132]	@ (80067c8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	b2db      	uxtb	r3, r3
 8006748:	7bfa      	ldrb	r2, [r7, #15]
 800674a:	429a      	cmp	r2, r3
 800674c:	d024      	beq.n	8006798 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 800674e:	887b      	ldrh	r3, [r7, #2]
 8006750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006754:	d823      	bhi.n	800679e <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8006756:	4b1b      	ldr	r3, [pc, #108]	@ (80067c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	b2db      	uxtb	r3, r3
 800675c:	461a      	mov	r2, r3
 800675e:	4613      	mov	r3, r2
 8006760:	01db      	lsls	r3, r3, #7
 8006762:	4413      	add	r3, r2
 8006764:	005b      	lsls	r3, r3, #1
 8006766:	4a19      	ldr	r2, [pc, #100]	@ (80067cc <HAL_UARTEx_RxEventCallback+0xb8>)
 8006768:	4413      	add	r3, r2
 800676a:	887a      	ldrh	r2, [r7, #2]
 800676c:	4918      	ldr	r1, [pc, #96]	@ (80067d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 800676e:	4618      	mov	r0, r3
 8006770:	f011 fb35 	bl	8017dde <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8006774:	4b13      	ldr	r3, [pc, #76]	@ (80067c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	b2db      	uxtb	r3, r3
 800677a:	4619      	mov	r1, r3
 800677c:	4a13      	ldr	r2, [pc, #76]	@ (80067cc <HAL_UARTEx_RxEventCallback+0xb8>)
 800677e:	460b      	mov	r3, r1
 8006780:	01db      	lsls	r3, r3, #7
 8006782:	440b      	add	r3, r1
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	4413      	add	r3, r2
 8006788:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800678c:	887a      	ldrh	r2, [r7, #2]
 800678e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8006790:	4a0c      	ldr	r2, [pc, #48]	@ (80067c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006792:	7bfb      	ldrb	r3, [r7, #15]
 8006794:	7013      	strb	r3, [r2, #0]
 8006796:	e002      	b.n	800679e <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8006798:	480e      	ldr	r0, [pc, #56]	@ (80067d4 <HAL_UARTEx_RxEventCallback+0xc0>)
 800679a:	f7fe f801 	bl	80047a0 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 800679e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80067a2:	490b      	ldr	r1, [pc, #44]	@ (80067d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 80067a4:	480c      	ldr	r0, [pc, #48]	@ (80067d8 <HAL_UARTEx_RxEventCallback+0xc4>)
 80067a6:	f009 fb68 	bl	800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80067b0:	480a      	ldr	r0, [pc, #40]	@ (80067dc <HAL_UARTEx_RxEventCallback+0xc8>)
 80067b2:	f7fd fff5 	bl	80047a0 <usb_serial_println>
		}
	}
}
 80067b6:	bf00      	nop
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	40013800 	.word	0x40013800
 80067c4:	20002460 	.word	0x20002460
 80067c8:	20002461 	.word	0x20002461
 80067cc:	20001440 	.word	0x20001440
 80067d0:	20001340 	.word	0x20001340
 80067d4:	0801a140 	.word	0x0801a140
 80067d8:	200011cc 	.word	0x200011cc
 80067dc:	0801a154 	.word	0x0801a154

080067e0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80067e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006810 <RS485_TCCallback+0x30>)
 80067e6:	2200      	movs	r2, #0
 80067e8:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80067ea:	f7ff fee9 	bl	80065c0 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80067ee:	4b09      	ldr	r3, [pc, #36]	@ (8006814 <RS485_TCCallback+0x34>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	4b07      	ldr	r3, [pc, #28]	@ (8006814 <RS485_TCCallback+0x34>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067fc:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80067fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006802:	4905      	ldr	r1, [pc, #20]	@ (8006818 <RS485_TCCallback+0x38>)
 8006804:	4803      	ldr	r0, [pc, #12]	@ (8006814 <RS485_TCCallback+0x34>)
 8006806:	f009 fb38 	bl	800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800680a:	bf00      	nop
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	20002464 	.word	0x20002464
 8006814:	200011cc 	.word	0x200011cc
 8006818:	20001340 	.word	0x20001340

0800681c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006822:	e039      	b.n	8006898 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8006824:	4b23      	ldr	r3, [pc, #140]	@ (80068b4 <RS485_ProcessPendingFrames+0x98>)
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	b2db      	uxtb	r3, r3
 800682a:	461a      	mov	r2, r3
 800682c:	4613      	mov	r3, r2
 800682e:	01db      	lsls	r3, r3, #7
 8006830:	4413      	add	r3, r2
 8006832:	005b      	lsls	r3, r3, #1
 8006834:	4a20      	ldr	r2, [pc, #128]	@ (80068b8 <RS485_ProcessPendingFrames+0x9c>)
 8006836:	4413      	add	r3, r2
 8006838:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800683a:	4b1e      	ldr	r3, [pc, #120]	@ (80068b4 <RS485_ProcessPendingFrames+0x98>)
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	b2db      	uxtb	r3, r3
 8006840:	4619      	mov	r1, r3
 8006842:	4a1d      	ldr	r2, [pc, #116]	@ (80068b8 <RS485_ProcessPendingFrames+0x9c>)
 8006844:	460b      	mov	r3, r1
 8006846:	01db      	lsls	r3, r3, #7
 8006848:	440b      	add	r3, r1
 800684a:	005b      	lsls	r3, r3, #1
 800684c:	4413      	add	r3, r2
 800684e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 800685c:	4b17      	ldr	r3, [pc, #92]	@ (80068bc <RS485_ProcessPendingFrames+0xa0>)
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	787a      	ldrb	r2, [r7, #1]
 8006862:	429a      	cmp	r2, r3
 8006864:	d105      	bne.n	8006872 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8006866:	887b      	ldrh	r3, [r7, #2]
 8006868:	4619      	mov	r1, r3
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7fe f8c6 	bl	80049fc <modbus_slave_handle_frame>
 8006870:	e004      	b.n	800687c <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8006872:	887b      	ldrh	r3, [r7, #2]
 8006874:	4619      	mov	r1, r3
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7fd ffcc 	bl	8004814 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800687c:	4b0d      	ldr	r3, [pc, #52]	@ (80068b4 <RS485_ProcessPendingFrames+0x98>)
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	3301      	adds	r3, #1
 8006884:	425a      	negs	r2, r3
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	f002 0207 	and.w	r2, r2, #7
 800688e:	bf58      	it	pl
 8006890:	4253      	negpl	r3, r2
 8006892:	b2da      	uxtb	r2, r3
 8006894:	4b07      	ldr	r3, [pc, #28]	@ (80068b4 <RS485_ProcessPendingFrames+0x98>)
 8006896:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006898:	4b06      	ldr	r3, [pc, #24]	@ (80068b4 <RS485_ProcessPendingFrames+0x98>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	b2da      	uxtb	r2, r3
 800689e:	4b08      	ldr	r3, [pc, #32]	@ (80068c0 <RS485_ProcessPendingFrames+0xa4>)
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d1bd      	bne.n	8006824 <RS485_ProcessPendingFrames+0x8>
	}
}
 80068a8:	bf00      	nop
 80068aa:	bf00      	nop
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20002461 	.word	0x20002461
 80068b8:	20001440 	.word	0x20001440
 80068bc:	20002468 	.word	0x20002468
 80068c0:	20002460 	.word	0x20002460

080068c4 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80068ca:	4b36      	ldr	r3, [pc, #216]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 80068cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d0:	2b20      	cmp	r3, #32
 80068d2:	d163      	bne.n	800699c <RS485_TransmitPendingFrames+0xd8>
 80068d4:	4b34      	ldr	r3, [pc, #208]	@ (80069a8 <RS485_TransmitPendingFrames+0xe4>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d05f      	beq.n	800699c <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80068dc:	4b33      	ldr	r3, [pc, #204]	@ (80069ac <RS485_TransmitPendingFrames+0xe8>)
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	4b33      	ldr	r3, [pc, #204]	@ (80069b0 <RS485_TransmitPendingFrames+0xec>)
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d057      	beq.n	800699c <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80068ec:	4b2e      	ldr	r3, [pc, #184]	@ (80069a8 <RS485_TransmitPendingFrames+0xe4>)
 80068ee:	2201      	movs	r2, #1
 80068f0:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80068f2:	4b2e      	ldr	r3, [pc, #184]	@ (80069ac <RS485_TransmitPendingFrames+0xe8>)
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	461a      	mov	r2, r3
 80068fa:	4613      	mov	r3, r2
 80068fc:	01db      	lsls	r3, r3, #7
 80068fe:	4413      	add	r3, r2
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	4a2c      	ldr	r2, [pc, #176]	@ (80069b4 <RS485_TransmitPendingFrames+0xf0>)
 8006904:	4413      	add	r3, r2
 8006906:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8006908:	4b28      	ldr	r3, [pc, #160]	@ (80069ac <RS485_TransmitPendingFrames+0xe8>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	b2db      	uxtb	r3, r3
 800690e:	4619      	mov	r1, r3
 8006910:	4a28      	ldr	r2, [pc, #160]	@ (80069b4 <RS485_TransmitPendingFrames+0xf0>)
 8006912:	460b      	mov	r3, r1
 8006914:	01db      	lsls	r3, r3, #7
 8006916:	440b      	add	r3, r1
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	4413      	add	r3, r2
 800691c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006920:	881b      	ldrh	r3, [r3, #0]
 8006922:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8006924:	f7ff fe34 	bl	8006590 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006928:	4b1e      	ldr	r3, [pc, #120]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	4b1d      	ldr	r3, [pc, #116]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006936:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8006938:	887b      	ldrh	r3, [r7, #2]
 800693a:	461a      	mov	r2, r3
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	4819      	ldr	r0, [pc, #100]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 8006940:	f007 fe7e 	bl	800e640 <HAL_UART_Transmit_DMA>
 8006944:	4603      	mov	r3, r0
 8006946:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8006948:	4b16      	ldr	r3, [pc, #88]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	4b15      	ldr	r3, [pc, #84]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006956:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8006958:	787b      	ldrb	r3, [r7, #1]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d010      	beq.n	8006980 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800695e:	f7ff fe2f 	bl	80065c0 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006962:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	4b0e      	ldr	r3, [pc, #56]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006970:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006972:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006976:	4910      	ldr	r1, [pc, #64]	@ (80069b8 <RS485_TransmitPendingFrames+0xf4>)
 8006978:	480a      	ldr	r0, [pc, #40]	@ (80069a4 <RS485_TransmitPendingFrames+0xe0>)
 800697a:	f009 fa7e 	bl	800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 800697e:	e00d      	b.n	800699c <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8006980:	4b0a      	ldr	r3, [pc, #40]	@ (80069ac <RS485_TransmitPendingFrames+0xe8>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	3301      	adds	r3, #1
 8006988:	425a      	negs	r2, r3
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	f002 0207 	and.w	r2, r2, #7
 8006992:	bf58      	it	pl
 8006994:	4253      	negpl	r3, r2
 8006996:	b2da      	uxtb	r2, r3
 8006998:	4b04      	ldr	r3, [pc, #16]	@ (80069ac <RS485_TransmitPendingFrames+0xe8>)
 800699a:	701a      	strb	r2, [r3, #0]
}
 800699c:	bf00      	nop
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	200011cc 	.word	0x200011cc
 80069a8:	20002464 	.word	0x20002464
 80069ac:	20002463 	.word	0x20002463
 80069b0:	20002462 	.word	0x20002462
 80069b4:	20001c50 	.word	0x20001c50
 80069b8:	20001340 	.word	0x20001340

080069bc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a07      	ldr	r2, [pc, #28]	@ (80069e8 <HAL_UART_ErrorCallback+0x2c>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d108      	bne.n	80069e0 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 80069ce:	4807      	ldr	r0, [pc, #28]	@ (80069ec <HAL_UART_ErrorCallback+0x30>)
 80069d0:	f7fd fee6 	bl	80047a0 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80069d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069d8:	4905      	ldr	r1, [pc, #20]	@ (80069f0 <HAL_UART_ErrorCallback+0x34>)
 80069da:	4806      	ldr	r0, [pc, #24]	@ (80069f4 <HAL_UART_ErrorCallback+0x38>)
 80069dc:	f009 fa4d 	bl	800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80069e0:	bf00      	nop
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	40013800 	.word	0x40013800
 80069ec:	0801a174 	.word	0x0801a174
 80069f0:	20001340 	.word	0x20001340
 80069f4:	200011cc 	.word	0x200011cc

080069f8 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8006a02:	79fb      	ldrb	r3, [r7, #7]
 8006a04:	091b      	lsrs	r3, r3, #4
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	0092      	lsls	r2, r2, #2
 8006a0c:	4413      	add	r3, r2
 8006a0e:	005b      	lsls	r3, r3, #1
 8006a10:	b2da      	uxtb	r2, r3
 8006a12:	79fb      	ldrb	r3, [r7, #7]
 8006a14:	f003 030f 	and.w	r3, r3, #15
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	4413      	add	r3, r2
 8006a1c:	b2db      	uxtb	r3, r3
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
	...

08006a2c <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	4603      	mov	r3, r0
 8006a34:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	4a0e      	ldr	r2, [pc, #56]	@ (8006a74 <DecimalToBCD+0x48>)
 8006a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3e:	08db      	lsrs	r3, r3, #3
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	b25b      	sxtb	r3, r3
 8006a44:	011b      	lsls	r3, r3, #4
 8006a46:	b258      	sxtb	r0, r3
 8006a48:	79fa      	ldrb	r2, [r7, #7]
 8006a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a74 <DecimalToBCD+0x48>)
 8006a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a50:	08d9      	lsrs	r1, r3, #3
 8006a52:	460b      	mov	r3, r1
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	440b      	add	r3, r1
 8006a58:	005b      	lsls	r3, r3, #1
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	b25b      	sxtb	r3, r3
 8006a60:	4303      	orrs	r3, r0
 8006a62:	b25b      	sxtb	r3, r3
 8006a64:	b2db      	uxtb	r3, r3
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop
 8006a74:	cccccccd 	.word	0xcccccccd

08006a78 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006a80:	2300      	movs	r3, #0
 8006a82:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8006a84:	f107 020f 	add.w	r2, r7, #15
 8006a88:	f04f 33ff 	mov.w	r3, #4294967295
 8006a8c:	9300      	str	r3, [sp, #0]
 8006a8e:	2301      	movs	r3, #1
 8006a90:	21d0      	movs	r1, #208	@ 0xd0
 8006a92:	482e      	ldr	r0, [pc, #184]	@ (8006b4c <DS3231_ReadTime+0xd4>)
 8006a94:	f003 fc5a 	bl	800a34c <HAL_I2C_Master_Transmit>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e050      	b.n	8006b44 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006aa2:	f107 0210 	add.w	r2, r7, #16
 8006aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	2307      	movs	r3, #7
 8006aae:	21d0      	movs	r1, #208	@ 0xd0
 8006ab0:	4826      	ldr	r0, [pc, #152]	@ (8006b4c <DS3231_ReadTime+0xd4>)
 8006ab2:	f003 fd63 	bl	800a57c <HAL_I2C_Master_Receive>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e041      	b.n	8006b44 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8006ac0:	7c3b      	ldrb	r3, [r7, #16]
 8006ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff ff95 	bl	80069f8 <BCDToDecimal>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8006ad6:	7c7b      	ldrb	r3, [r7, #17]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff ff8d 	bl	80069f8 <BCDToDecimal>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8006ae6:	7cbb      	ldrb	r3, [r7, #18]
 8006ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7ff ff82 	bl	80069f8 <BCDToDecimal>
 8006af4:	4603      	mov	r3, r0
 8006af6:	461a      	mov	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006afc:	7cfb      	ldrb	r3, [r7, #19]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff ff7a 	bl	80069f8 <BCDToDecimal>
 8006b04:	4603      	mov	r3, r0
 8006b06:	461a      	mov	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006b0c:	7d3b      	ldrb	r3, [r7, #20]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7ff ff72 	bl	80069f8 <BCDToDecimal>
 8006b14:	4603      	mov	r3, r0
 8006b16:	461a      	mov	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006b1c:	7d7b      	ldrb	r3, [r7, #21]
 8006b1e:	f003 031f 	and.w	r3, r3, #31
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7ff ff67 	bl	80069f8 <BCDToDecimal>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8006b32:	7dbb      	ldrb	r3, [r7, #22]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7ff ff5f 	bl	80069f8 <BCDToDecimal>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3718      	adds	r7, #24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	20001114 	.word	0x20001114

08006b50 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b088      	sub	sp, #32
 8006b54:	af04      	add	r7, sp, #16
 8006b56:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff ff63 	bl	8006a2c <DecimalToBCD>
 8006b66:	4603      	mov	r3, r0
 8006b68:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	785b      	ldrb	r3, [r3, #1]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff ff5c 	bl	8006a2c <DecimalToBCD>
 8006b74:	4603      	mov	r3, r0
 8006b76:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	789b      	ldrb	r3, [r3, #2]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff ff55 	bl	8006a2c <DecimalToBCD>
 8006b82:	4603      	mov	r3, r0
 8006b84:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	78db      	ldrb	r3, [r3, #3]
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7ff ff4e 	bl	8006a2c <DecimalToBCD>
 8006b90:	4603      	mov	r3, r0
 8006b92:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	791b      	ldrb	r3, [r3, #4]
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7ff ff47 	bl	8006a2c <DecimalToBCD>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	795b      	ldrb	r3, [r3, #5]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7ff ff40 	bl	8006a2c <DecimalToBCD>
 8006bac:	4603      	mov	r3, r0
 8006bae:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	799b      	ldrb	r3, [r3, #6]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f7ff ff39 	bl	8006a2c <DecimalToBCD>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc6:	9302      	str	r3, [sp, #8]
 8006bc8:	2307      	movs	r3, #7
 8006bca:	9301      	str	r3, [sp, #4]
 8006bcc:	f107 0308 	add.w	r3, r7, #8
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	21d0      	movs	r1, #208	@ 0xd0
 8006bd6:	4806      	ldr	r0, [pc, #24]	@ (8006bf0 <DS3231_SetTime+0xa0>)
 8006bd8:	f003 fdc6 	bl	800a768 <HAL_I2C_Mem_Write>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20001114 	.word	0x20001114

08006bf4 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	490a      	ldr	r1, [pc, #40]	@ (8006c28 <SD_Mount+0x34>)
 8006bfe:	480b      	ldr	r0, [pc, #44]	@ (8006c2c <SD_Mount+0x38>)
 8006c00:	f00e fe4e 	bl	80158a0 <f_mount>
 8006c04:	4603      	mov	r3, r0
 8006c06:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8006c08:	79fb      	ldrb	r3, [r7, #7]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d004      	beq.n	8006c18 <SD_Mount+0x24>
		isMounted = false;
 8006c0e:	4b08      	ldr	r3, [pc, #32]	@ (8006c30 <SD_Mount+0x3c>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	701a      	strb	r2, [r3, #0]
		return false;
 8006c14:	2300      	movs	r3, #0
 8006c16:	e003      	b.n	8006c20 <SD_Mount+0x2c>
	}

	isMounted = true;
 8006c18:	4b05      	ldr	r3, [pc, #20]	@ (8006c30 <SD_Mount+0x3c>)
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	701a      	strb	r2, [r3, #0]
	return true;
 8006c1e:	2301      	movs	r3, #1
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3708      	adds	r7, #8
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	0801a198 	.word	0x0801a198
 8006c2c:	2000246c 	.word	0x2000246c
 8006c30:	200028d0 	.word	0x200028d0

08006c34 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8006c38:	f7ff ffdc 	bl	8006bf4 <SD_Mount>
 8006c3c:	4603      	mov	r3, r0
    }
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b0cc      	sub	sp, #304	@ 0x130
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006c4e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006c52:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8006c54:	4b4d      	ldr	r3, [pc, #308]	@ (8006d8c <SD_Log+0x148>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	f083 0301 	eor.w	r3, r3, #1
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d001      	beq.n	8006c66 <SD_Log+0x22>
 8006c62:	2300      	movs	r3, #0
 8006c64:	e08d      	b.n	8006d82 <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8006c66:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7ff ff04 	bl	8006a78 <DS3231_ReadTime>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00c      	beq.n	8006c90 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8006c76:	4a46      	ldr	r2, [pc, #280]	@ (8006d90 <SD_Log+0x14c>)
 8006c78:	2120      	movs	r1, #32
 8006c7a:	4846      	ldr	r0, [pc, #280]	@ (8006d94 <SD_Log+0x150>)
 8006c7c:	f010 ff7a 	bl	8017b74 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8006c80:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006c84:	4a44      	ldr	r2, [pc, #272]	@ (8006d98 <SD_Log+0x154>)
 8006c86:	2110      	movs	r1, #16
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f010 ff73 	bl	8017b74 <sniprintf>
 8006c8e:	e01e      	b.n	8006cce <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8006c90:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006c94:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8006c98:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8006c9c:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8006ca0:	9101      	str	r1, [sp, #4]
 8006ca2:	9200      	str	r2, [sp, #0]
 8006ca4:	4a3d      	ldr	r2, [pc, #244]	@ (8006d9c <SD_Log+0x158>)
 8006ca6:	2120      	movs	r1, #32
 8006ca8:	483a      	ldr	r0, [pc, #232]	@ (8006d94 <SD_Log+0x150>)
 8006caa:	f010 ff63 	bl	8017b74 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8006cae:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8006cb8:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8006cbc:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8006cc0:	9201      	str	r2, [sp, #4]
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	4a36      	ldr	r2, [pc, #216]	@ (8006da0 <SD_Log+0x15c>)
 8006cc8:	2110      	movs	r1, #16
 8006cca:	f010 ff53 	bl	8017b74 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8006cce:	2212      	movs	r2, #18
 8006cd0:	4930      	ldr	r1, [pc, #192]	@ (8006d94 <SD_Log+0x150>)
 8006cd2:	4834      	ldr	r0, [pc, #208]	@ (8006da4 <SD_Log+0x160>)
 8006cd4:	f00e fe2a 	bl	801592c <f_open>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8006cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <SD_Log+0xa6>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	e04b      	b.n	8006d82 <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8006cea:	4b2e      	ldr	r3, [pc, #184]	@ (8006da4 <SD_Log+0x160>)
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	4619      	mov	r1, r3
 8006cf0:	482c      	ldr	r0, [pc, #176]	@ (8006da4 <SD_Log+0x160>)
 8006cf2:	f00f f9f2 	bl	80160da <f_lseek>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8006cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d004      	beq.n	8006d0e <SD_Log+0xca>
		f_close(&logFile);
 8006d04:	4827      	ldr	r0, [pc, #156]	@ (8006da4 <SD_Log+0x160>)
 8006d06:	f00f f9be 	bl	8016086 <f_close>
		return false;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	e039      	b.n	8006d82 <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8006d0e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8006d12:	f107 0010 	add.w	r0, r7, #16
 8006d16:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006d1a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	4613      	mov	r3, r2
 8006d24:	4a20      	ldr	r2, [pc, #128]	@ (8006da8 <SD_Log+0x164>)
 8006d26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006d2a:	f010 ff23 	bl	8017b74 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8006d2e:	f107 0310 	add.w	r3, r7, #16
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7f9 fac4 	bl	80002c0 <strlen>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	f107 030c 	add.w	r3, r7, #12
 8006d3e:	f107 0110 	add.w	r1, r7, #16
 8006d42:	4818      	ldr	r0, [pc, #96]	@ (8006da4 <SD_Log+0x160>)
 8006d44:	f00e ffac 	bl	8015ca0 <f_write>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8006d4e:	4815      	ldr	r0, [pc, #84]	@ (8006da4 <SD_Log+0x160>)
 8006d50:	f00f f999 	bl	8016086 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8006d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10e      	bne.n	8006d7a <SD_Log+0x136>
 8006d5c:	f107 0310 	add.w	r3, r7, #16
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7f9 faad 	bl	80002c0 <strlen>
 8006d66:	4602      	mov	r2, r0
 8006d68:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006d6c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d101      	bne.n	8006d7a <SD_Log+0x136>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <SD_Log+0x138>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f003 0301 	and.w	r3, r3, #1
 8006d80:	b2db      	uxtb	r3, r3
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	200028d0 	.word	0x200028d0
 8006d90:	0801a19c 	.word	0x0801a19c
 8006d94:	200028d4 	.word	0x200028d4
 8006d98:	0801a1b0 	.word	0x0801a1b0
 8006d9c:	0801a1bc 	.word	0x0801a1bc
 8006da0:	0801a1d0 	.word	0x0801a1d0
 8006da4:	200026a0 	.word	0x200026a0
 8006da8:	0801a1e4 	.word	0x0801a1e4

08006dac <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006db4:	f000 fd66 	bl	8007884 <HAL_GetTick>
 8006db8:	4603      	mov	r3, r0
 8006dba:	4a04      	ldr	r2, [pc, #16]	@ (8006dcc <SPI_Timer_On+0x20>)
 8006dbc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006dbe:	4a04      	ldr	r2, [pc, #16]	@ (8006dd0 <SPI_Timer_On+0x24>)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6013      	str	r3, [r2, #0]
}
 8006dc4:	bf00      	nop
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	200028f8 	.word	0x200028f8
 8006dd0:	200028fc 	.word	0x200028fc

08006dd4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006dd8:	f000 fd54 	bl	8007884 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	4b06      	ldr	r3, [pc, #24]	@ (8006df8 <SPI_Timer_Status+0x24>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	1ad2      	subs	r2, r2, r3
 8006de4:	4b05      	ldr	r3, [pc, #20]	@ (8006dfc <SPI_Timer_Status+0x28>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	bf34      	ite	cc
 8006dec:	2301      	movcc	r3, #1
 8006dee:	2300      	movcs	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	200028f8 	.word	0x200028f8
 8006dfc:	200028fc 	.word	0x200028fc

08006e00 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b086      	sub	sp, #24
 8006e04:	af02      	add	r7, sp, #8
 8006e06:	4603      	mov	r3, r0
 8006e08:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006e0a:	f107 020f 	add.w	r2, r7, #15
 8006e0e:	1df9      	adds	r1, r7, #7
 8006e10:	2332      	movs	r3, #50	@ 0x32
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	2301      	movs	r3, #1
 8006e16:	4804      	ldr	r0, [pc, #16]	@ (8006e28 <xchg_spi+0x28>)
 8006e18:	f007 f83f 	bl	800de9a <HAL_SPI_TransmitReceive>
    return rxDat;
 8006e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	20001168 	.word	0x20001168

08006e2c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006e2c:	b590      	push	{r4, r7, lr}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
 8006e3a:	e00a      	b.n	8006e52 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	18d4      	adds	r4, r2, r3
 8006e42:	20ff      	movs	r0, #255	@ 0xff
 8006e44:	f7ff ffdc 	bl	8006e00 <xchg_spi>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d3f0      	bcc.n	8006e3c <rcvr_spi_multi+0x10>
	}
}
 8006e5a:	bf00      	nop
 8006e5c:	bf00      	nop
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd90      	pop	{r4, r7, pc}

08006e64 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	f04f 33ff 	mov.w	r3, #4294967295
 8006e76:	6879      	ldr	r1, [r7, #4]
 8006e78:	4803      	ldr	r0, [pc, #12]	@ (8006e88 <xmit_spi_multi+0x24>)
 8006e7a:	f006 fe98 	bl	800dbae <HAL_SPI_Transmit>
}
 8006e7e:	bf00      	nop
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20001168 	.word	0x20001168

08006e8c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006e94:	f000 fcf6 	bl	8007884 <HAL_GetTick>
 8006e98:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006e9e:	20ff      	movs	r0, #255	@ 0xff
 8006ea0:	f7ff ffae 	bl	8006e00 <xchg_spi>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006ea8:	7bfb      	ldrb	r3, [r7, #15]
 8006eaa:	2bff      	cmp	r3, #255	@ 0xff
 8006eac:	d007      	beq.n	8006ebe <wait_ready+0x32>
 8006eae:	f000 fce9 	bl	8007884 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d8ef      	bhi.n	8006e9e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006ebe:	7bfb      	ldrb	r3, [r7, #15]
 8006ec0:	2bff      	cmp	r3, #255	@ 0xff
 8006ec2:	bf0c      	ite	eq
 8006ec4:	2301      	moveq	r3, #1
 8006ec6:	2300      	movne	r3, #0
 8006ec8:	b2db      	uxtb	r3, r3
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3718      	adds	r7, #24
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006ede:	4804      	ldr	r0, [pc, #16]	@ (8006ef0 <despiselect+0x1c>)
 8006ee0:	f003 f980 	bl	800a1e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006ee4:	20ff      	movs	r0, #255	@ 0xff
 8006ee6:	f7ff ff8b 	bl	8006e00 <xchg_spi>

}
 8006eea:	bf00      	nop
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	48000800 	.word	0x48000800

08006ef4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006efe:	480a      	ldr	r0, [pc, #40]	@ (8006f28 <spiselect+0x34>)
 8006f00:	f003 f970 	bl	800a1e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006f04:	20ff      	movs	r0, #255	@ 0xff
 8006f06:	f7ff ff7b 	bl	8006e00 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006f0a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006f0e:	f7ff ffbd 	bl	8006e8c <wait_ready>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d001      	beq.n	8006f1c <spiselect+0x28>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e002      	b.n	8006f22 <spiselect+0x2e>

	despiselect();
 8006f1c:	f7ff ffda 	bl	8006ed4 <despiselect>
	return 0;	/* Timeout */
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	48000800 	.word	0x48000800

08006f2c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006f36:	20c8      	movs	r0, #200	@ 0xc8
 8006f38:	f7ff ff38 	bl	8006dac <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006f3c:	20ff      	movs	r0, #255	@ 0xff
 8006f3e:	f7ff ff5f 	bl	8006e00 <xchg_spi>
 8006f42:	4603      	mov	r3, r0
 8006f44:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
 8006f48:	2bff      	cmp	r3, #255	@ 0xff
 8006f4a:	d104      	bne.n	8006f56 <rcvr_datablock+0x2a>
 8006f4c:	f7ff ff42 	bl	8006dd4 <SPI_Timer_Status>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1f2      	bne.n	8006f3c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006f56:	7bfb      	ldrb	r3, [r7, #15]
 8006f58:	2bfe      	cmp	r3, #254	@ 0xfe
 8006f5a:	d001      	beq.n	8006f60 <rcvr_datablock+0x34>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	e00a      	b.n	8006f76 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7ff ff62 	bl	8006e2c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006f68:	20ff      	movs	r0, #255	@ 0xff
 8006f6a:	f7ff ff49 	bl	8006e00 <xchg_spi>
 8006f6e:	20ff      	movs	r0, #255	@ 0xff
 8006f70:	f7ff ff46 	bl	8006e00 <xchg_spi>

	return 1;						/* Function succeeded */
 8006f74:	2301      	movs	r3, #1
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006f7e:	b580      	push	{r7, lr}
 8006f80:	b084      	sub	sp, #16
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
 8006f86:	460b      	mov	r3, r1
 8006f88:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006f8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006f8e:	f7ff ff7d 	bl	8006e8c <wait_ready>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <xmit_datablock+0x1e>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	e01e      	b.n	8006fda <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006f9c:	78fb      	ldrb	r3, [r7, #3]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7ff ff2e 	bl	8006e00 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	2bfd      	cmp	r3, #253	@ 0xfd
 8006fa8:	d016      	beq.n	8006fd8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006faa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7ff ff58 	bl	8006e64 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006fb4:	20ff      	movs	r0, #255	@ 0xff
 8006fb6:	f7ff ff23 	bl	8006e00 <xchg_spi>
 8006fba:	20ff      	movs	r0, #255	@ 0xff
 8006fbc:	f7ff ff20 	bl	8006e00 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006fc0:	20ff      	movs	r0, #255	@ 0xff
 8006fc2:	f7ff ff1d 	bl	8006e00 <xchg_spi>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006fca:	7bfb      	ldrb	r3, [r7, #15]
 8006fcc:	f003 031f 	and.w	r3, r3, #31
 8006fd0:	2b05      	cmp	r3, #5
 8006fd2:	d001      	beq.n	8006fd8 <xmit_datablock+0x5a>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	e000      	b.n	8006fda <xmit_datablock+0x5c>
	}
	return 1;
 8006fd8:	2301      	movs	r3, #1
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b084      	sub	sp, #16
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	4603      	mov	r3, r0
 8006fea:	6039      	str	r1, [r7, #0]
 8006fec:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	da0e      	bge.n	8007014 <send_cmd+0x32>
		cmd &= 0x7F;
 8006ff6:	79fb      	ldrb	r3, [r7, #7]
 8006ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ffc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006ffe:	2100      	movs	r1, #0
 8007000:	2037      	movs	r0, #55	@ 0x37
 8007002:	f7ff ffee 	bl	8006fe2 <send_cmd>
 8007006:	4603      	mov	r3, r0
 8007008:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800700a:	7bbb      	ldrb	r3, [r7, #14]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d901      	bls.n	8007014 <send_cmd+0x32>
 8007010:	7bbb      	ldrb	r3, [r7, #14]
 8007012:	e051      	b.n	80070b8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007014:	79fb      	ldrb	r3, [r7, #7]
 8007016:	2b0c      	cmp	r3, #12
 8007018:	d008      	beq.n	800702c <send_cmd+0x4a>
		despiselect();
 800701a:	f7ff ff5b 	bl	8006ed4 <despiselect>
		if (!spiselect()) return 0xFF;
 800701e:	f7ff ff69 	bl	8006ef4 <spiselect>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <send_cmd+0x4a>
 8007028:	23ff      	movs	r3, #255	@ 0xff
 800702a:	e045      	b.n	80070b8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800702c:	79fb      	ldrb	r3, [r7, #7]
 800702e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007032:	b2db      	uxtb	r3, r3
 8007034:	4618      	mov	r0, r3
 8007036:	f7ff fee3 	bl	8006e00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	0e1b      	lsrs	r3, r3, #24
 800703e:	b2db      	uxtb	r3, r3
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff fedd 	bl	8006e00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	0c1b      	lsrs	r3, r3, #16
 800704a:	b2db      	uxtb	r3, r3
 800704c:	4618      	mov	r0, r3
 800704e:	f7ff fed7 	bl	8006e00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	0a1b      	lsrs	r3, r3, #8
 8007056:	b2db      	uxtb	r3, r3
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff fed1 	bl	8006e00 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	b2db      	uxtb	r3, r3
 8007062:	4618      	mov	r0, r3
 8007064:	f7ff fecc 	bl	8006e00 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007068:	2301      	movs	r3, #1
 800706a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d101      	bne.n	8007076 <send_cmd+0x94>
 8007072:	2395      	movs	r3, #149	@ 0x95
 8007074:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007076:	79fb      	ldrb	r3, [r7, #7]
 8007078:	2b08      	cmp	r3, #8
 800707a:	d101      	bne.n	8007080 <send_cmd+0x9e>
 800707c:	2387      	movs	r3, #135	@ 0x87
 800707e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff febc 	bl	8006e00 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007088:	79fb      	ldrb	r3, [r7, #7]
 800708a:	2b0c      	cmp	r3, #12
 800708c:	d102      	bne.n	8007094 <send_cmd+0xb2>
 800708e:	20ff      	movs	r0, #255	@ 0xff
 8007090:	f7ff feb6 	bl	8006e00 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007094:	230a      	movs	r3, #10
 8007096:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007098:	20ff      	movs	r0, #255	@ 0xff
 800709a:	f7ff feb1 	bl	8006e00 <xchg_spi>
 800709e:	4603      	mov	r3, r0
 80070a0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80070a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	da05      	bge.n	80070b6 <send_cmd+0xd4>
 80070aa:	7bfb      	ldrb	r3, [r7, #15]
 80070ac:	3b01      	subs	r3, #1
 80070ae:	73fb      	strb	r3, [r7, #15]
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f0      	bne.n	8007098 <send_cmd+0xb6>

	return res;							/* Return received response */
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80070c0:	b590      	push	{r4, r7, lr}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80070ca:	79fb      	ldrb	r3, [r7, #7]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d001      	beq.n	80070d4 <USER_SPI_initialize+0x14>
 80070d0:	2301      	movs	r3, #1
 80070d2:	e0d6      	b.n	8007282 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80070d4:	4b6d      	ldr	r3, [pc, #436]	@ (800728c <USER_SPI_initialize+0x1cc>)
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d003      	beq.n	80070ea <USER_SPI_initialize+0x2a>
 80070e2:	4b6a      	ldr	r3, [pc, #424]	@ (800728c <USER_SPI_initialize+0x1cc>)
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	e0cb      	b.n	8007282 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80070ea:	4b69      	ldr	r3, [pc, #420]	@ (8007290 <USER_SPI_initialize+0x1d0>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80070f4:	4b66      	ldr	r3, [pc, #408]	@ (8007290 <USER_SPI_initialize+0x1d0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80070fc:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80070fe:	230a      	movs	r3, #10
 8007100:	73fb      	strb	r3, [r7, #15]
 8007102:	e005      	b.n	8007110 <USER_SPI_initialize+0x50>
 8007104:	20ff      	movs	r0, #255	@ 0xff
 8007106:	f7ff fe7b 	bl	8006e00 <xchg_spi>
 800710a:	7bfb      	ldrb	r3, [r7, #15]
 800710c:	3b01      	subs	r3, #1
 800710e:	73fb      	strb	r3, [r7, #15]
 8007110:	7bfb      	ldrb	r3, [r7, #15]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1f6      	bne.n	8007104 <USER_SPI_initialize+0x44>

	ty = 0;
 8007116:	2300      	movs	r3, #0
 8007118:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800711a:	2100      	movs	r1, #0
 800711c:	2000      	movs	r0, #0
 800711e:	f7ff ff60 	bl	8006fe2 <send_cmd>
 8007122:	4603      	mov	r3, r0
 8007124:	2b01      	cmp	r3, #1
 8007126:	f040 808b 	bne.w	8007240 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800712a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800712e:	f7ff fe3d 	bl	8006dac <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007132:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007136:	2008      	movs	r0, #8
 8007138:	f7ff ff53 	bl	8006fe2 <send_cmd>
 800713c:	4603      	mov	r3, r0
 800713e:	2b01      	cmp	r3, #1
 8007140:	d151      	bne.n	80071e6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007142:	2300      	movs	r3, #0
 8007144:	73fb      	strb	r3, [r7, #15]
 8007146:	e00d      	b.n	8007164 <USER_SPI_initialize+0xa4>
 8007148:	7bfc      	ldrb	r4, [r7, #15]
 800714a:	20ff      	movs	r0, #255	@ 0xff
 800714c:	f7ff fe58 	bl	8006e00 <xchg_spi>
 8007150:	4603      	mov	r3, r0
 8007152:	461a      	mov	r2, r3
 8007154:	f104 0310 	add.w	r3, r4, #16
 8007158:	443b      	add	r3, r7
 800715a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	3301      	adds	r3, #1
 8007162:	73fb      	strb	r3, [r7, #15]
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	2b03      	cmp	r3, #3
 8007168:	d9ee      	bls.n	8007148 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800716a:	7abb      	ldrb	r3, [r7, #10]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d167      	bne.n	8007240 <USER_SPI_initialize+0x180>
 8007170:	7afb      	ldrb	r3, [r7, #11]
 8007172:	2baa      	cmp	r3, #170	@ 0xaa
 8007174:	d164      	bne.n	8007240 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007176:	bf00      	nop
 8007178:	f7ff fe2c 	bl	8006dd4 <SPI_Timer_Status>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d007      	beq.n	8007192 <USER_SPI_initialize+0xd2>
 8007182:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007186:	20a9      	movs	r0, #169	@ 0xa9
 8007188:	f7ff ff2b 	bl	8006fe2 <send_cmd>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1f2      	bne.n	8007178 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007192:	f7ff fe1f 	bl	8006dd4 <SPI_Timer_Status>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d051      	beq.n	8007240 <USER_SPI_initialize+0x180>
 800719c:	2100      	movs	r1, #0
 800719e:	203a      	movs	r0, #58	@ 0x3a
 80071a0:	f7ff ff1f 	bl	8006fe2 <send_cmd>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d14a      	bne.n	8007240 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80071aa:	2300      	movs	r3, #0
 80071ac:	73fb      	strb	r3, [r7, #15]
 80071ae:	e00d      	b.n	80071cc <USER_SPI_initialize+0x10c>
 80071b0:	7bfc      	ldrb	r4, [r7, #15]
 80071b2:	20ff      	movs	r0, #255	@ 0xff
 80071b4:	f7ff fe24 	bl	8006e00 <xchg_spi>
 80071b8:	4603      	mov	r3, r0
 80071ba:	461a      	mov	r2, r3
 80071bc:	f104 0310 	add.w	r3, r4, #16
 80071c0:	443b      	add	r3, r7
 80071c2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80071c6:	7bfb      	ldrb	r3, [r7, #15]
 80071c8:	3301      	adds	r3, #1
 80071ca:	73fb      	strb	r3, [r7, #15]
 80071cc:	7bfb      	ldrb	r3, [r7, #15]
 80071ce:	2b03      	cmp	r3, #3
 80071d0:	d9ee      	bls.n	80071b0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80071d2:	7a3b      	ldrb	r3, [r7, #8]
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d001      	beq.n	80071e0 <USER_SPI_initialize+0x120>
 80071dc:	230c      	movs	r3, #12
 80071de:	e000      	b.n	80071e2 <USER_SPI_initialize+0x122>
 80071e0:	2304      	movs	r3, #4
 80071e2:	737b      	strb	r3, [r7, #13]
 80071e4:	e02c      	b.n	8007240 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80071e6:	2100      	movs	r1, #0
 80071e8:	20a9      	movs	r0, #169	@ 0xa9
 80071ea:	f7ff fefa 	bl	8006fe2 <send_cmd>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d804      	bhi.n	80071fe <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80071f4:	2302      	movs	r3, #2
 80071f6:	737b      	strb	r3, [r7, #13]
 80071f8:	23a9      	movs	r3, #169	@ 0xa9
 80071fa:	73bb      	strb	r3, [r7, #14]
 80071fc:	e003      	b.n	8007206 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80071fe:	2301      	movs	r3, #1
 8007200:	737b      	strb	r3, [r7, #13]
 8007202:	2301      	movs	r3, #1
 8007204:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007206:	bf00      	nop
 8007208:	f7ff fde4 	bl	8006dd4 <SPI_Timer_Status>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d007      	beq.n	8007222 <USER_SPI_initialize+0x162>
 8007212:	7bbb      	ldrb	r3, [r7, #14]
 8007214:	2100      	movs	r1, #0
 8007216:	4618      	mov	r0, r3
 8007218:	f7ff fee3 	bl	8006fe2 <send_cmd>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1f2      	bne.n	8007208 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007222:	f7ff fdd7 	bl	8006dd4 <SPI_Timer_Status>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d007      	beq.n	800723c <USER_SPI_initialize+0x17c>
 800722c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007230:	2010      	movs	r0, #16
 8007232:	f7ff fed6 	bl	8006fe2 <send_cmd>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d001      	beq.n	8007240 <USER_SPI_initialize+0x180>
				ty = 0;
 800723c:	2300      	movs	r3, #0
 800723e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007240:	4a14      	ldr	r2, [pc, #80]	@ (8007294 <USER_SPI_initialize+0x1d4>)
 8007242:	7b7b      	ldrb	r3, [r7, #13]
 8007244:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007246:	f7ff fe45 	bl	8006ed4 <despiselect>

	if (ty) {			/* OK */
 800724a:	7b7b      	ldrb	r3, [r7, #13]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d012      	beq.n	8007276 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007250:	4b0f      	ldr	r3, [pc, #60]	@ (8007290 <USER_SPI_initialize+0x1d0>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800725a:	4b0d      	ldr	r3, [pc, #52]	@ (8007290 <USER_SPI_initialize+0x1d0>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f042 0208 	orr.w	r2, r2, #8
 8007262:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007264:	4b09      	ldr	r3, [pc, #36]	@ (800728c <USER_SPI_initialize+0x1cc>)
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	b2db      	uxtb	r3, r3
 800726a:	f023 0301 	bic.w	r3, r3, #1
 800726e:	b2da      	uxtb	r2, r3
 8007270:	4b06      	ldr	r3, [pc, #24]	@ (800728c <USER_SPI_initialize+0x1cc>)
 8007272:	701a      	strb	r2, [r3, #0]
 8007274:	e002      	b.n	800727c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007276:	4b05      	ldr	r3, [pc, #20]	@ (800728c <USER_SPI_initialize+0x1cc>)
 8007278:	2201      	movs	r2, #1
 800727a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800727c:	4b03      	ldr	r3, [pc, #12]	@ (800728c <USER_SPI_initialize+0x1cc>)
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	b2db      	uxtb	r3, r3
}
 8007282:	4618      	mov	r0, r3
 8007284:	3714      	adds	r7, #20
 8007286:	46bd      	mov	sp, r7
 8007288:	bd90      	pop	{r4, r7, pc}
 800728a:	bf00      	nop
 800728c:	20000008 	.word	0x20000008
 8007290:	20001168 	.word	0x20001168
 8007294:	200028f4 	.word	0x200028f4

08007298 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	4603      	mov	r3, r0
 80072a0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80072a2:	79fb      	ldrb	r3, [r7, #7]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <USER_SPI_status+0x14>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e002      	b.n	80072b2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80072ac:	4b04      	ldr	r3, [pc, #16]	@ (80072c0 <USER_SPI_status+0x28>)
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	b2db      	uxtb	r3, r3
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20000008 	.word	0x20000008

080072c4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60b9      	str	r1, [r7, #8]
 80072cc:	607a      	str	r2, [r7, #4]
 80072ce:	603b      	str	r3, [r7, #0]
 80072d0:	4603      	mov	r3, r0
 80072d2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d102      	bne.n	80072e0 <USER_SPI_read+0x1c>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d101      	bne.n	80072e4 <USER_SPI_read+0x20>
 80072e0:	2304      	movs	r3, #4
 80072e2:	e04d      	b.n	8007380 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80072e4:	4b28      	ldr	r3, [pc, #160]	@ (8007388 <USER_SPI_read+0xc4>)
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d001      	beq.n	80072f6 <USER_SPI_read+0x32>
 80072f2:	2303      	movs	r3, #3
 80072f4:	e044      	b.n	8007380 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80072f6:	4b25      	ldr	r3, [pc, #148]	@ (800738c <USER_SPI_read+0xc8>)
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	f003 0308 	and.w	r3, r3, #8
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d102      	bne.n	8007308 <USER_SPI_read+0x44>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	025b      	lsls	r3, r3, #9
 8007306:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d111      	bne.n	8007332 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800730e:	6879      	ldr	r1, [r7, #4]
 8007310:	2011      	movs	r0, #17
 8007312:	f7ff fe66 	bl	8006fe2 <send_cmd>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d129      	bne.n	8007370 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800731c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007320:	68b8      	ldr	r0, [r7, #8]
 8007322:	f7ff fe03 	bl	8006f2c <rcvr_datablock>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d021      	beq.n	8007370 <USER_SPI_read+0xac>
			count = 0;
 800732c:	2300      	movs	r3, #0
 800732e:	603b      	str	r3, [r7, #0]
 8007330:	e01e      	b.n	8007370 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007332:	6879      	ldr	r1, [r7, #4]
 8007334:	2012      	movs	r0, #18
 8007336:	f7ff fe54 	bl	8006fe2 <send_cmd>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d117      	bne.n	8007370 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007340:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007344:	68b8      	ldr	r0, [r7, #8]
 8007346:	f7ff fdf1 	bl	8006f2c <rcvr_datablock>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00a      	beq.n	8007366 <USER_SPI_read+0xa2>
				buff += 512;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007356:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	3b01      	subs	r3, #1
 800735c:	603b      	str	r3, [r7, #0]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1ed      	bne.n	8007340 <USER_SPI_read+0x7c>
 8007364:	e000      	b.n	8007368 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007366:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007368:	2100      	movs	r1, #0
 800736a:	200c      	movs	r0, #12
 800736c:	f7ff fe39 	bl	8006fe2 <send_cmd>
		}
	}
	despiselect();
 8007370:	f7ff fdb0 	bl	8006ed4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	bf14      	ite	ne
 800737a:	2301      	movne	r3, #1
 800737c:	2300      	moveq	r3, #0
 800737e:	b2db      	uxtb	r3, r3
}
 8007380:	4618      	mov	r0, r3
 8007382:	3710      	adds	r7, #16
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}
 8007388:	20000008 	.word	0x20000008
 800738c:	200028f4 	.word	0x200028f4

08007390 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	4603      	mov	r3, r0
 800739e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d102      	bne.n	80073ac <USER_SPI_write+0x1c>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <USER_SPI_write+0x20>
 80073ac:	2304      	movs	r3, #4
 80073ae:	e063      	b.n	8007478 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80073b0:	4b33      	ldr	r3, [pc, #204]	@ (8007480 <USER_SPI_write+0xf0>)
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <USER_SPI_write+0x32>
 80073be:	2303      	movs	r3, #3
 80073c0:	e05a      	b.n	8007478 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80073c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007480 <USER_SPI_write+0xf0>)
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <USER_SPI_write+0x44>
 80073d0:	2302      	movs	r3, #2
 80073d2:	e051      	b.n	8007478 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80073d4:	4b2b      	ldr	r3, [pc, #172]	@ (8007484 <USER_SPI_write+0xf4>)
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	f003 0308 	and.w	r3, r3, #8
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d102      	bne.n	80073e6 <USER_SPI_write+0x56>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	025b      	lsls	r3, r3, #9
 80073e4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d110      	bne.n	800740e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80073ec:	6879      	ldr	r1, [r7, #4]
 80073ee:	2018      	movs	r0, #24
 80073f0:	f7ff fdf7 	bl	8006fe2 <send_cmd>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d136      	bne.n	8007468 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80073fa:	21fe      	movs	r1, #254	@ 0xfe
 80073fc:	68b8      	ldr	r0, [r7, #8]
 80073fe:	f7ff fdbe 	bl	8006f7e <xmit_datablock>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d02f      	beq.n	8007468 <USER_SPI_write+0xd8>
			count = 0;
 8007408:	2300      	movs	r3, #0
 800740a:	603b      	str	r3, [r7, #0]
 800740c:	e02c      	b.n	8007468 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800740e:	4b1d      	ldr	r3, [pc, #116]	@ (8007484 <USER_SPI_write+0xf4>)
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	f003 0306 	and.w	r3, r3, #6
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <USER_SPI_write+0x92>
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	2097      	movs	r0, #151	@ 0x97
 800741e:	f7ff fde0 	bl	8006fe2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	2019      	movs	r0, #25
 8007426:	f7ff fddc 	bl	8006fe2 <send_cmd>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d11b      	bne.n	8007468 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007430:	21fc      	movs	r1, #252	@ 0xfc
 8007432:	68b8      	ldr	r0, [r7, #8]
 8007434:	f7ff fda3 	bl	8006f7e <xmit_datablock>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00a      	beq.n	8007454 <USER_SPI_write+0xc4>
				buff += 512;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007444:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	3b01      	subs	r3, #1
 800744a:	603b      	str	r3, [r7, #0]
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1ee      	bne.n	8007430 <USER_SPI_write+0xa0>
 8007452:	e000      	b.n	8007456 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007454:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007456:	21fd      	movs	r1, #253	@ 0xfd
 8007458:	2000      	movs	r0, #0
 800745a:	f7ff fd90 	bl	8006f7e <xmit_datablock>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d101      	bne.n	8007468 <USER_SPI_write+0xd8>
 8007464:	2301      	movs	r3, #1
 8007466:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007468:	f7ff fd34 	bl	8006ed4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	bf14      	ite	ne
 8007472:	2301      	movne	r3, #1
 8007474:	2300      	moveq	r3, #0
 8007476:	b2db      	uxtb	r3, r3
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20000008 	.word	0x20000008
 8007484:	200028f4 	.word	0x200028f4

08007488 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b08c      	sub	sp, #48	@ 0x30
 800748c:	af00      	add	r7, sp, #0
 800748e:	4603      	mov	r3, r0
 8007490:	603a      	str	r2, [r7, #0]
 8007492:	71fb      	strb	r3, [r7, #7]
 8007494:	460b      	mov	r3, r1
 8007496:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007498:	79fb      	ldrb	r3, [r7, #7]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <USER_SPI_ioctl+0x1a>
 800749e:	2304      	movs	r3, #4
 80074a0:	e15a      	b.n	8007758 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80074a2:	4baf      	ldr	r3, [pc, #700]	@ (8007760 <USER_SPI_ioctl+0x2d8>)
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <USER_SPI_ioctl+0x2c>
 80074b0:	2303      	movs	r3, #3
 80074b2:	e151      	b.n	8007758 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80074ba:	79bb      	ldrb	r3, [r7, #6]
 80074bc:	2b04      	cmp	r3, #4
 80074be:	f200 8136 	bhi.w	800772e <USER_SPI_ioctl+0x2a6>
 80074c2:	a201      	add	r2, pc, #4	@ (adr r2, 80074c8 <USER_SPI_ioctl+0x40>)
 80074c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c8:	080074dd 	.word	0x080074dd
 80074cc:	080074f1 	.word	0x080074f1
 80074d0:	0800772f 	.word	0x0800772f
 80074d4:	0800759d 	.word	0x0800759d
 80074d8:	08007693 	.word	0x08007693
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80074dc:	f7ff fd0a 	bl	8006ef4 <spiselect>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 8127 	beq.w	8007736 <USER_SPI_ioctl+0x2ae>
 80074e8:	2300      	movs	r3, #0
 80074ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80074ee:	e122      	b.n	8007736 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80074f0:	2100      	movs	r1, #0
 80074f2:	2009      	movs	r0, #9
 80074f4:	f7ff fd75 	bl	8006fe2 <send_cmd>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f040 811d 	bne.w	800773a <USER_SPI_ioctl+0x2b2>
 8007500:	f107 030c 	add.w	r3, r7, #12
 8007504:	2110      	movs	r1, #16
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff fd10 	bl	8006f2c <rcvr_datablock>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 8113 	beq.w	800773a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007514:	7b3b      	ldrb	r3, [r7, #12]
 8007516:	099b      	lsrs	r3, r3, #6
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b01      	cmp	r3, #1
 800751c:	d111      	bne.n	8007542 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800751e:	7d7b      	ldrb	r3, [r7, #21]
 8007520:	461a      	mov	r2, r3
 8007522:	7d3b      	ldrb	r3, [r7, #20]
 8007524:	021b      	lsls	r3, r3, #8
 8007526:	4413      	add	r3, r2
 8007528:	461a      	mov	r2, r3
 800752a:	7cfb      	ldrb	r3, [r7, #19]
 800752c:	041b      	lsls	r3, r3, #16
 800752e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007532:	4413      	add	r3, r2
 8007534:	3301      	adds	r3, #1
 8007536:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	029a      	lsls	r2, r3, #10
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	601a      	str	r2, [r3, #0]
 8007540:	e028      	b.n	8007594 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007542:	7c7b      	ldrb	r3, [r7, #17]
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	b2da      	uxtb	r2, r3
 800754a:	7dbb      	ldrb	r3, [r7, #22]
 800754c:	09db      	lsrs	r3, r3, #7
 800754e:	b2db      	uxtb	r3, r3
 8007550:	4413      	add	r3, r2
 8007552:	b2da      	uxtb	r2, r3
 8007554:	7d7b      	ldrb	r3, [r7, #21]
 8007556:	005b      	lsls	r3, r3, #1
 8007558:	b2db      	uxtb	r3, r3
 800755a:	f003 0306 	and.w	r3, r3, #6
 800755e:	b2db      	uxtb	r3, r3
 8007560:	4413      	add	r3, r2
 8007562:	b2db      	uxtb	r3, r3
 8007564:	3302      	adds	r3, #2
 8007566:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800756a:	7d3b      	ldrb	r3, [r7, #20]
 800756c:	099b      	lsrs	r3, r3, #6
 800756e:	b2db      	uxtb	r3, r3
 8007570:	461a      	mov	r2, r3
 8007572:	7cfb      	ldrb	r3, [r7, #19]
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	441a      	add	r2, r3
 8007578:	7cbb      	ldrb	r3, [r7, #18]
 800757a:	029b      	lsls	r3, r3, #10
 800757c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007580:	4413      	add	r3, r2
 8007582:	3301      	adds	r3, #1
 8007584:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007586:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800758a:	3b09      	subs	r3, #9
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	409a      	lsls	r2, r3
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007594:	2300      	movs	r3, #0
 8007596:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800759a:	e0ce      	b.n	800773a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800759c:	4b71      	ldr	r3, [pc, #452]	@ (8007764 <USER_SPI_ioctl+0x2dc>)
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	f003 0304 	and.w	r3, r3, #4
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d031      	beq.n	800760c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80075a8:	2100      	movs	r1, #0
 80075aa:	208d      	movs	r0, #141	@ 0x8d
 80075ac:	f7ff fd19 	bl	8006fe2 <send_cmd>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f040 80c3 	bne.w	800773e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80075b8:	20ff      	movs	r0, #255	@ 0xff
 80075ba:	f7ff fc21 	bl	8006e00 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80075be:	f107 030c 	add.w	r3, r7, #12
 80075c2:	2110      	movs	r1, #16
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7ff fcb1 	bl	8006f2c <rcvr_datablock>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 80b6 	beq.w	800773e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80075d2:	2330      	movs	r3, #48	@ 0x30
 80075d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80075d8:	e007      	b.n	80075ea <USER_SPI_ioctl+0x162>
 80075da:	20ff      	movs	r0, #255	@ 0xff
 80075dc:	f7ff fc10 	bl	8006e00 <xchg_spi>
 80075e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80075e4:	3b01      	subs	r3, #1
 80075e6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80075ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f3      	bne.n	80075da <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80075f2:	7dbb      	ldrb	r3, [r7, #22]
 80075f4:	091b      	lsrs	r3, r3, #4
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	461a      	mov	r2, r3
 80075fa:	2310      	movs	r3, #16
 80075fc:	fa03 f202 	lsl.w	r2, r3, r2
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800760a:	e098      	b.n	800773e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800760c:	2100      	movs	r1, #0
 800760e:	2009      	movs	r0, #9
 8007610:	f7ff fce7 	bl	8006fe2 <send_cmd>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	f040 8091 	bne.w	800773e <USER_SPI_ioctl+0x2b6>
 800761c:	f107 030c 	add.w	r3, r7, #12
 8007620:	2110      	movs	r1, #16
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff fc82 	bl	8006f2c <rcvr_datablock>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 8087 	beq.w	800773e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007630:	4b4c      	ldr	r3, [pc, #304]	@ (8007764 <USER_SPI_ioctl+0x2dc>)
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	f003 0302 	and.w	r3, r3, #2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d012      	beq.n	8007662 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800763c:	7dbb      	ldrb	r3, [r7, #22]
 800763e:	005b      	lsls	r3, r3, #1
 8007640:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007644:	7dfa      	ldrb	r2, [r7, #23]
 8007646:	09d2      	lsrs	r2, r2, #7
 8007648:	b2d2      	uxtb	r2, r2
 800764a:	4413      	add	r3, r2
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	7e7b      	ldrb	r3, [r7, #25]
 8007650:	099b      	lsrs	r3, r3, #6
 8007652:	b2db      	uxtb	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	fa02 f303 	lsl.w	r3, r2, r3
 800765a:	461a      	mov	r2, r3
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	e013      	b.n	800768a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007662:	7dbb      	ldrb	r3, [r7, #22]
 8007664:	109b      	asrs	r3, r3, #2
 8007666:	b29b      	uxth	r3, r3
 8007668:	f003 031f 	and.w	r3, r3, #31
 800766c:	3301      	adds	r3, #1
 800766e:	7dfa      	ldrb	r2, [r7, #23]
 8007670:	00d2      	lsls	r2, r2, #3
 8007672:	f002 0218 	and.w	r2, r2, #24
 8007676:	7df9      	ldrb	r1, [r7, #23]
 8007678:	0949      	lsrs	r1, r1, #5
 800767a:	b2c9      	uxtb	r1, r1
 800767c:	440a      	add	r2, r1
 800767e:	3201      	adds	r2, #1
 8007680:	fb02 f303 	mul.w	r3, r2, r3
 8007684:	461a      	mov	r2, r3
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800768a:	2300      	movs	r3, #0
 800768c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007690:	e055      	b.n	800773e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007692:	4b34      	ldr	r3, [pc, #208]	@ (8007764 <USER_SPI_ioctl+0x2dc>)
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	f003 0306 	and.w	r3, r3, #6
 800769a:	2b00      	cmp	r3, #0
 800769c:	d051      	beq.n	8007742 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800769e:	f107 020c 	add.w	r2, r7, #12
 80076a2:	79fb      	ldrb	r3, [r7, #7]
 80076a4:	210b      	movs	r1, #11
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7ff feee 	bl	8007488 <USER_SPI_ioctl>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d149      	bne.n	8007746 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80076b2:	7b3b      	ldrb	r3, [r7, #12]
 80076b4:	099b      	lsrs	r3, r3, #6
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d104      	bne.n	80076c6 <USER_SPI_ioctl+0x23e>
 80076bc:	7dbb      	ldrb	r3, [r7, #22]
 80076be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d041      	beq.n	800774a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	623b      	str	r3, [r7, #32]
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80076d6:	4b23      	ldr	r3, [pc, #140]	@ (8007764 <USER_SPI_ioctl+0x2dc>)
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	f003 0308 	and.w	r3, r3, #8
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d105      	bne.n	80076ee <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80076e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e4:	025b      	lsls	r3, r3, #9
 80076e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ea:	025b      	lsls	r3, r3, #9
 80076ec:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80076ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076f0:	2020      	movs	r0, #32
 80076f2:	f7ff fc76 	bl	8006fe2 <send_cmd>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d128      	bne.n	800774e <USER_SPI_ioctl+0x2c6>
 80076fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076fe:	2021      	movs	r0, #33	@ 0x21
 8007700:	f7ff fc6f 	bl	8006fe2 <send_cmd>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d121      	bne.n	800774e <USER_SPI_ioctl+0x2c6>
 800770a:	2100      	movs	r1, #0
 800770c:	2026      	movs	r0, #38	@ 0x26
 800770e:	f7ff fc68 	bl	8006fe2 <send_cmd>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d11a      	bne.n	800774e <USER_SPI_ioctl+0x2c6>
 8007718:	f247 5030 	movw	r0, #30000	@ 0x7530
 800771c:	f7ff fbb6 	bl	8006e8c <wait_ready>
 8007720:	4603      	mov	r3, r0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d013      	beq.n	800774e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007726:	2300      	movs	r3, #0
 8007728:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800772c:	e00f      	b.n	800774e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800772e:	2304      	movs	r3, #4
 8007730:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007734:	e00c      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		break;
 8007736:	bf00      	nop
 8007738:	e00a      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		break;
 800773a:	bf00      	nop
 800773c:	e008      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		break;
 800773e:	bf00      	nop
 8007740:	e006      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007742:	bf00      	nop
 8007744:	e004      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007746:	bf00      	nop
 8007748:	e002      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800774a:	bf00      	nop
 800774c:	e000      	b.n	8007750 <USER_SPI_ioctl+0x2c8>
		break;
 800774e:	bf00      	nop
	}

	despiselect();
 8007750:	f7ff fbc0 	bl	8006ed4 <despiselect>

	return res;
 8007754:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007758:	4618      	mov	r0, r3
 800775a:	3730      	adds	r7, #48	@ 0x30
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	20000008 	.word	0x20000008
 8007764:	200028f4 	.word	0x200028f4

08007768 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007768:	480d      	ldr	r0, [pc, #52]	@ (80077a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800776a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800776c:	f7fc fff4 	bl	8004758 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007770:	480c      	ldr	r0, [pc, #48]	@ (80077a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8007772:	490d      	ldr	r1, [pc, #52]	@ (80077a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007774:	4a0d      	ldr	r2, [pc, #52]	@ (80077ac <LoopForever+0xe>)
  movs r3, #0
 8007776:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007778:	e002      	b.n	8007780 <LoopCopyDataInit>

0800777a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800777a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800777c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800777e:	3304      	adds	r3, #4

08007780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007784:	d3f9      	bcc.n	800777a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007786:	4a0a      	ldr	r2, [pc, #40]	@ (80077b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007788:	4c0a      	ldr	r4, [pc, #40]	@ (80077b4 <LoopForever+0x16>)
  movs r3, #0
 800778a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800778c:	e001      	b.n	8007792 <LoopFillZerobss>

0800778e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800778e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007790:	3204      	adds	r2, #4

08007792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007794:	d3fb      	bcc.n	800778e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8007796:	f010 fafb 	bl	8017d90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800779a:	f7fb ff97 	bl	80036cc <main>

0800779e <LoopForever>:

LoopForever:
    b LoopForever
 800779e:	e7fe      	b.n	800779e <LoopForever>
  ldr   r0, =_estack
 80077a0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80077a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80077a8:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80077ac:	0801c55c 	.word	0x0801c55c
  ldr r2, =_sbss
 80077b0:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80077b4:	20003e58 	.word	0x20003e58

080077b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80077b8:	e7fe      	b.n	80077b8 <ADC1_2_IRQHandler>

080077ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b082      	sub	sp, #8
 80077be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077c4:	2003      	movs	r0, #3
 80077c6:	f001 fd8b 	bl	80092e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80077ca:	200f      	movs	r0, #15
 80077cc:	f000 f80e 	bl	80077ec <HAL_InitTick>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d002      	beq.n	80077dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	71fb      	strb	r3, [r7, #7]
 80077da:	e001      	b.n	80077e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80077dc:	f7fc fc28 	bl	8004030 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80077e0:	79fb      	ldrb	r3, [r7, #7]

}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
	...

080077ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b084      	sub	sp, #16
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80077f4:	2300      	movs	r3, #0
 80077f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80077f8:	4b16      	ldr	r3, [pc, #88]	@ (8007854 <HAL_InitTick+0x68>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d022      	beq.n	8007846 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007800:	4b15      	ldr	r3, [pc, #84]	@ (8007858 <HAL_InitTick+0x6c>)
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	4b13      	ldr	r3, [pc, #76]	@ (8007854 <HAL_InitTick+0x68>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800780c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007810:	fbb2 f3f3 	udiv	r3, r2, r3
 8007814:	4618      	mov	r0, r3
 8007816:	f001 fd96 	bl	8009346 <HAL_SYSTICK_Config>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d10f      	bne.n	8007840 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b0f      	cmp	r3, #15
 8007824:	d809      	bhi.n	800783a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007826:	2200      	movs	r2, #0
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	f04f 30ff 	mov.w	r0, #4294967295
 800782e:	f001 fd62 	bl	80092f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007832:	4a0a      	ldr	r2, [pc, #40]	@ (800785c <HAL_InitTick+0x70>)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6013      	str	r3, [r2, #0]
 8007838:	e007      	b.n	800784a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	73fb      	strb	r3, [r7, #15]
 800783e:	e004      	b.n	800784a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	73fb      	strb	r3, [r7, #15]
 8007844:	e001      	b.n	800784a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800784a:	7bfb      	ldrb	r3, [r7, #15]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20000010 	.word	0x20000010
 8007858:	20000004 	.word	0x20000004
 800785c:	2000000c 	.word	0x2000000c

08007860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007860:	b480      	push	{r7}
 8007862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007864:	4b05      	ldr	r3, [pc, #20]	@ (800787c <HAL_IncTick+0x1c>)
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	4b05      	ldr	r3, [pc, #20]	@ (8007880 <HAL_IncTick+0x20>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4413      	add	r3, r2
 800786e:	4a03      	ldr	r2, [pc, #12]	@ (800787c <HAL_IncTick+0x1c>)
 8007870:	6013      	str	r3, [r2, #0]
}
 8007872:	bf00      	nop
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr
 800787c:	20002900 	.word	0x20002900
 8007880:	20000010 	.word	0x20000010

08007884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007884:	b480      	push	{r7}
 8007886:	af00      	add	r7, sp, #0
  return uwTick;
 8007888:	4b03      	ldr	r3, [pc, #12]	@ (8007898 <HAL_GetTick+0x14>)
 800788a:	681b      	ldr	r3, [r3, #0]
}
 800788c:	4618      	mov	r0, r3
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	20002900 	.word	0x20002900

0800789c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80078a4:	f7ff ffee 	bl	8007884 <HAL_GetTick>
 80078a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b4:	d004      	beq.n	80078c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80078b6:	4b09      	ldr	r3, [pc, #36]	@ (80078dc <HAL_Delay+0x40>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	4413      	add	r3, r2
 80078be:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80078c0:	bf00      	nop
 80078c2:	f7ff ffdf 	bl	8007884 <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d8f7      	bhi.n	80078c2 <HAL_Delay+0x26>
  {
  }
}
 80078d2:	bf00      	nop
 80078d4:	bf00      	nop
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	20000010 	.word	0x20000010

080078e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	431a      	orrs	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	609a      	str	r2, [r3, #8]
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
 800790e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	431a      	orrs	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	609a      	str	r2, [r3, #8]
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800793c:	4618      	mov	r0, r3
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007948:	b480      	push	{r7}
 800794a:	b087      	sub	sp, #28
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	3360      	adds	r3, #96	@ 0x60
 800795a:	461a      	mov	r2, r3
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	4b08      	ldr	r3, [pc, #32]	@ (800798c <LL_ADC_SetOffset+0x44>)
 800796a:	4013      	ands	r3, r2
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	430a      	orrs	r2, r1
 8007976:	4313      	orrs	r3, r2
 8007978:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007980:	bf00      	nop
 8007982:	371c      	adds	r7, #28
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	03fff000 	.word	0x03fff000

08007990 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3360      	adds	r3, #96	@ 0x60
 800799e:	461a      	mov	r2, r3
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3714      	adds	r7, #20
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	3360      	adds	r3, #96	@ 0x60
 80079cc:	461a      	mov	r2, r3
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4413      	add	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	431a      	orrs	r2, r3
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80079e6:	bf00      	nop
 80079e8:	371c      	adds	r7, #28
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b087      	sub	sp, #28
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	60f8      	str	r0, [r7, #12]
 80079fa:	60b9      	str	r1, [r7, #8]
 80079fc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	3360      	adds	r3, #96	@ 0x60
 8007a02:	461a      	mov	r2, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	4413      	add	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	431a      	orrs	r2, r3
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007a1c:	bf00      	nop
 8007a1e:	371c      	adds	r7, #28
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	3360      	adds	r3, #96	@ 0x60
 8007a38:	461a      	mov	r2, r3
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	4413      	add	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	431a      	orrs	r2, r3
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007a52:	bf00      	nop
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr

08007a5e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007a5e:	b480      	push	{r7}
 8007a60:	b083      	sub	sp, #12
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	695b      	ldr	r3, [r3, #20]
 8007a6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	431a      	orrs	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	615a      	str	r2, [r3, #20]
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d101      	bne.n	8007a9c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e000      	b.n	8007a9e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007aaa:	b480      	push	{r7}
 8007aac:	b087      	sub	sp, #28
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	60f8      	str	r0, [r7, #12]
 8007ab2:	60b9      	str	r1, [r7, #8]
 8007ab4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	3330      	adds	r3, #48	@ 0x30
 8007aba:	461a      	mov	r2, r3
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	0a1b      	lsrs	r3, r3, #8
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	4413      	add	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f003 031f 	and.w	r3, r3, #31
 8007ad4:	211f      	movs	r1, #31
 8007ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8007ada:	43db      	mvns	r3, r3
 8007adc:	401a      	ands	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	0e9b      	lsrs	r3, r3, #26
 8007ae2:	f003 011f 	and.w	r1, r3, #31
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f003 031f 	and.w	r3, r3, #31
 8007aec:	fa01 f303 	lsl.w	r3, r1, r3
 8007af0:	431a      	orrs	r2, r3
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007af6:	bf00      	nop
 8007af8:	371c      	adds	r7, #28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr

08007b02 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b087      	sub	sp, #28
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	60f8      	str	r0, [r7, #12]
 8007b0a:	60b9      	str	r1, [r7, #8]
 8007b0c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3314      	adds	r3, #20
 8007b12:	461a      	mov	r2, r3
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	0e5b      	lsrs	r3, r3, #25
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	f003 0304 	and.w	r3, r3, #4
 8007b1e:	4413      	add	r3, r2
 8007b20:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	0d1b      	lsrs	r3, r3, #20
 8007b2a:	f003 031f 	and.w	r3, r3, #31
 8007b2e:	2107      	movs	r1, #7
 8007b30:	fa01 f303 	lsl.w	r3, r1, r3
 8007b34:	43db      	mvns	r3, r3
 8007b36:	401a      	ands	r2, r3
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	0d1b      	lsrs	r3, r3, #20
 8007b3c:	f003 031f 	and.w	r3, r3, #31
 8007b40:	6879      	ldr	r1, [r7, #4]
 8007b42:	fa01 f303 	lsl.w	r3, r1, r3
 8007b46:	431a      	orrs	r2, r3
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007b4c:	bf00      	nop
 8007b4e:	371c      	adds	r7, #28
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b70:	43db      	mvns	r3, r3
 8007b72:	401a      	ands	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f003 0318 	and.w	r3, r3, #24
 8007b7a:	4908      	ldr	r1, [pc, #32]	@ (8007b9c <LL_ADC_SetChannelSingleDiff+0x44>)
 8007b7c:	40d9      	lsrs	r1, r3
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	400b      	ands	r3, r1
 8007b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b86:	431a      	orrs	r2, r3
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007b8e:	bf00      	nop
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	0007ffff 	.word	0x0007ffff

08007ba0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f003 031f 	and.w	r3, r3, #31
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	370c      	adds	r7, #12
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007be8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	6093      	str	r3, [r2, #8]
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c10:	d101      	bne.n	8007c16 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007c34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c38:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c60:	d101      	bne.n	8007c66 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007c62:	2301      	movs	r3, #1
 8007c64:	e000      	b.n	8007c68 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c88:	f043 0201 	orr.w	r2, r3, #1
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007cb0:	f043 0202 	orr.w	r2, r3, #2
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d101      	bne.n	8007cdc <LL_ADC_IsEnabled+0x18>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e000      	b.n	8007cde <LL_ADC_IsEnabled+0x1a>
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007cea:	b480      	push	{r7}
 8007cec:	b083      	sub	sp, #12
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f003 0302 	and.w	r3, r3, #2
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d101      	bne.n	8007d02 <LL_ADC_IsDisableOngoing+0x18>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e000      	b.n	8007d04 <LL_ADC_IsDisableOngoing+0x1a>
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d24:	f043 0204 	orr.w	r2, r3, #4
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d4c:	f043 0210 	orr.w	r2, r3, #16
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 0304 	and.w	r3, r3, #4
 8007d70:	2b04      	cmp	r3, #4
 8007d72:	d101      	bne.n	8007d78 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007d74:	2301      	movs	r3, #1
 8007d76:	e000      	b.n	8007d7a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	370c      	adds	r7, #12
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d96:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d9a:	f043 0220 	orr.w	r2, r3, #32
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8007da2:	bf00      	nop
 8007da4:	370c      	adds	r7, #12
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007dae:	b480      	push	{r7}
 8007db0:	b083      	sub	sp, #12
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f003 0308 	and.w	r3, r3, #8
 8007dbe:	2b08      	cmp	r3, #8
 8007dc0:	d101      	bne.n	8007dc6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e000      	b.n	8007dc8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007dd4:	b590      	push	{r4, r7, lr}
 8007dd6:	b089      	sub	sp, #36	@ 0x24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007de0:	2300      	movs	r3, #0
 8007de2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d101      	bne.n	8007dee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e167      	b.n	80080be <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d109      	bne.n	8007e10 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7fc f93b 	bl	8004078 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff fef1 	bl	8007bfc <LL_ADC_IsDeepPowerDownEnabled>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d004      	beq.n	8007e2a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff fed7 	bl	8007bd8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7ff ff0c 	bl	8007c4c <LL_ADC_IsInternalRegulatorEnabled>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d115      	bne.n	8007e66 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7ff fef0 	bl	8007c24 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007e44:	4ba0      	ldr	r3, [pc, #640]	@ (80080c8 <HAL_ADC_Init+0x2f4>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	099b      	lsrs	r3, r3, #6
 8007e4a:	4aa0      	ldr	r2, [pc, #640]	@ (80080cc <HAL_ADC_Init+0x2f8>)
 8007e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e50:	099b      	lsrs	r3, r3, #6
 8007e52:	3301      	adds	r3, #1
 8007e54:	005b      	lsls	r3, r3, #1
 8007e56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007e58:	e002      	b.n	8007e60 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1f9      	bne.n	8007e5a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7ff feee 	bl	8007c4c <LL_ADC_IsInternalRegulatorEnabled>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10d      	bne.n	8007e92 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e7a:	f043 0210 	orr.w	r2, r3, #16
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e86:	f043 0201 	orr.w	r2, r3, #1
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7ff ff62 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 8007e9c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ea2:	f003 0310 	and.w	r3, r3, #16
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f040 8100 	bne.w	80080ac <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f040 80fc 	bne.w	80080ac <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007eb8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007ebc:	f043 0202 	orr.w	r2, r3, #2
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7ff fefb 	bl	8007cc4 <LL_ADC_IsEnabled>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d111      	bne.n	8007ef8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007ed4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007ed8:	f7ff fef4 	bl	8007cc4 <LL_ADC_IsEnabled>
 8007edc:	4604      	mov	r4, r0
 8007ede:	487c      	ldr	r0, [pc, #496]	@ (80080d0 <HAL_ADC_Init+0x2fc>)
 8007ee0:	f7ff fef0 	bl	8007cc4 <LL_ADC_IsEnabled>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	4323      	orrs	r3, r4
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d105      	bne.n	8007ef8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4878      	ldr	r0, [pc, #480]	@ (80080d4 <HAL_ADC_Init+0x300>)
 8007ef4:	f7ff fcf4 	bl	80078e0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	7f5b      	ldrb	r3, [r3, #29]
 8007efc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007f02:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007f08:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007f0e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007f16:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d106      	bne.n	8007f34 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	045b      	lsls	r3, r3, #17
 8007f2e:	69ba      	ldr	r2, [r7, #24]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d009      	beq.n	8007f50 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f40:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f48:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68da      	ldr	r2, [r3, #12]
 8007f56:	4b60      	ldr	r3, [pc, #384]	@ (80080d8 <HAL_ADC_Init+0x304>)
 8007f58:	4013      	ands	r3, r2
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	6812      	ldr	r2, [r2, #0]
 8007f5e:	69b9      	ldr	r1, [r7, #24]
 8007f60:	430b      	orrs	r3, r1
 8007f62:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	430a      	orrs	r2, r1
 8007f78:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7ff ff15 	bl	8007dae <LL_ADC_INJ_IsConversionOngoing>
 8007f84:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d16d      	bne.n	8008068 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d16a      	bne.n	8008068 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f96:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f9e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fae:	f023 0302 	bic.w	r3, r3, #2
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	6812      	ldr	r2, [r2, #0]
 8007fb6:	69b9      	ldr	r1, [r7, #24]
 8007fb8:	430b      	orrs	r3, r1
 8007fba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d017      	beq.n	8007ff4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	691a      	ldr	r2, [r3, #16]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007fd2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007fdc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007fe0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	6911      	ldr	r1, [r2, #16]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	6812      	ldr	r2, [r2, #0]
 8007fec:	430b      	orrs	r3, r1
 8007fee:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007ff2:	e013      	b.n	800801c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	691a      	ldr	r2, [r3, #16]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008002:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	6812      	ldr	r2, [r2, #0]
 8008010:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008014:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008018:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008022:	2b01      	cmp	r3, #1
 8008024:	d118      	bne.n	8008058 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008030:	f023 0304 	bic.w	r3, r3, #4
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800803c:	4311      	orrs	r1, r2
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008042:	4311      	orrs	r1, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008048:	430a      	orrs	r2, r1
 800804a:	431a      	orrs	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f042 0201 	orr.w	r2, r2, #1
 8008054:	611a      	str	r2, [r3, #16]
 8008056:	e007      	b.n	8008068 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	691a      	ldr	r2, [r3, #16]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f022 0201 	bic.w	r2, r2, #1
 8008066:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d10c      	bne.n	800808a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008076:	f023 010f 	bic.w	r1, r3, #15
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	1e5a      	subs	r2, r3, #1
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	430a      	orrs	r2, r1
 8008086:	631a      	str	r2, [r3, #48]	@ 0x30
 8008088:	e007      	b.n	800809a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f022 020f 	bic.w	r2, r2, #15
 8008098:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800809e:	f023 0303 	bic.w	r3, r3, #3
 80080a2:	f043 0201 	orr.w	r2, r3, #1
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80080aa:	e007      	b.n	80080bc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080b0:	f043 0210 	orr.w	r2, r3, #16
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80080bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3724      	adds	r7, #36	@ 0x24
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd90      	pop	{r4, r7, pc}
 80080c6:	bf00      	nop
 80080c8:	20000004 	.word	0x20000004
 80080cc:	053e2d63 	.word	0x053e2d63
 80080d0:	50000100 	.word	0x50000100
 80080d4:	50000300 	.word	0x50000300
 80080d8:	fff04007 	.word	0xfff04007

080080dc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b086      	sub	sp, #24
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80080e4:	4859      	ldr	r0, [pc, #356]	@ (800824c <HAL_ADC_Start+0x170>)
 80080e6:	f7ff fd5b 	bl	8007ba0 <LL_ADC_GetMultimode>
 80080ea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7ff fe35 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f040 809f 	bne.w	800823c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008104:	2b01      	cmp	r3, #1
 8008106:	d101      	bne.n	800810c <HAL_ADC_Start+0x30>
 8008108:	2302      	movs	r3, #2
 800810a:	e09a      	b.n	8008242 <HAL_ADC_Start+0x166>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fe63 	bl	8008de0 <ADC_Enable>
 800811a:	4603      	mov	r3, r0
 800811c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800811e:	7dfb      	ldrb	r3, [r7, #23]
 8008120:	2b00      	cmp	r3, #0
 8008122:	f040 8086 	bne.w	8008232 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800812a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800812e:	f023 0301 	bic.w	r3, r3, #1
 8008132:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a44      	ldr	r2, [pc, #272]	@ (8008250 <HAL_ADC_Start+0x174>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d002      	beq.n	800814a <HAL_ADC_Start+0x6e>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	e001      	b.n	800814e <HAL_ADC_Start+0x72>
 800814a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	6812      	ldr	r2, [r2, #0]
 8008152:	4293      	cmp	r3, r2
 8008154:	d002      	beq.n	800815c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d105      	bne.n	8008168 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008160:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800816c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008174:	d106      	bne.n	8008184 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800817a:	f023 0206 	bic.w	r2, r3, #6
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	661a      	str	r2, [r3, #96]	@ 0x60
 8008182:	e002      	b.n	800818a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	221c      	movs	r2, #28
 8008190:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a2c      	ldr	r2, [pc, #176]	@ (8008250 <HAL_ADC_Start+0x174>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d002      	beq.n	80081aa <HAL_ADC_Start+0xce>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	e001      	b.n	80081ae <HAL_ADC_Start+0xd2>
 80081aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	6812      	ldr	r2, [r2, #0]
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d008      	beq.n	80081c8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d005      	beq.n	80081c8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	2b05      	cmp	r3, #5
 80081c0:	d002      	beq.n	80081c8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	2b09      	cmp	r3, #9
 80081c6:	d114      	bne.n	80081f2 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d007      	beq.n	80081e6 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80081de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7ff fd90 	bl	8007d10 <LL_ADC_REG_StartConversion>
 80081f0:	e026      	b.n	8008240 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a13      	ldr	r2, [pc, #76]	@ (8008250 <HAL_ADC_Start+0x174>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d002      	beq.n	800820e <HAL_ADC_Start+0x132>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	e001      	b.n	8008212 <HAL_ADC_Start+0x136>
 800820e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008212:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00f      	beq.n	8008240 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008224:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008228:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008230:	e006      	b.n	8008240 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800823a:	e001      	b.n	8008240 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800823c:	2302      	movs	r3, #2
 800823e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008240:	7dfb      	ldrb	r3, [r7, #23]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	50000300 	.word	0x50000300
 8008250:	50000100 	.word	0x50000100

08008254 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008262:	2b01      	cmp	r3, #1
 8008264:	d101      	bne.n	800826a <HAL_ADC_Stop+0x16>
 8008266:	2302      	movs	r3, #2
 8008268:	e023      	b.n	80082b2 <HAL_ADC_Stop+0x5e>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008272:	2103      	movs	r1, #3
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fcf7 	bl	8008c68 <ADC_ConversionStop>
 800827a:	4603      	mov	r3, r0
 800827c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d111      	bne.n	80082a8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fe31 	bl	8008eec <ADC_Disable>
 800828a:	4603      	mov	r3, r0
 800828c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d109      	bne.n	80082a8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008298:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800829c:	f023 0301 	bic.w	r3, r3, #1
 80082a0:	f043 0201 	orr.w	r2, r3, #1
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80082b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3710      	adds	r7, #16
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
	...

080082bc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b088      	sub	sp, #32
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80082c6:	4867      	ldr	r0, [pc, #412]	@ (8008464 <HAL_ADC_PollForConversion+0x1a8>)
 80082c8:	f7ff fc6a 	bl	8007ba0 <LL_ADC_GetMultimode>
 80082cc:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d102      	bne.n	80082dc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80082d6:	2308      	movs	r3, #8
 80082d8:	61fb      	str	r3, [r7, #28]
 80082da:	e02a      	b.n	8008332 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d005      	beq.n	80082ee <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	2b05      	cmp	r3, #5
 80082e6:	d002      	beq.n	80082ee <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2b09      	cmp	r3, #9
 80082ec:	d111      	bne.n	8008312 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d007      	beq.n	800830c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008300:	f043 0220 	orr.w	r2, r3, #32
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e0a6      	b.n	800845a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800830c:	2304      	movs	r3, #4
 800830e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008310:	e00f      	b.n	8008332 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008312:	4854      	ldr	r0, [pc, #336]	@ (8008464 <HAL_ADC_PollForConversion+0x1a8>)
 8008314:	f7ff fc52 	bl	8007bbc <LL_ADC_GetMultiDMATransfer>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d007      	beq.n	800832e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008322:	f043 0220 	orr.w	r2, r3, #32
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e095      	b.n	800845a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800832e:	2304      	movs	r3, #4
 8008330:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8008332:	f7ff faa7 	bl	8007884 <HAL_GetTick>
 8008336:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008338:	e021      	b.n	800837e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008340:	d01d      	beq.n	800837e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8008342:	f7ff fa9f 	bl	8007884 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	429a      	cmp	r2, r3
 8008350:	d302      	bcc.n	8008358 <HAL_ADC_PollForConversion+0x9c>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d112      	bne.n	800837e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	4013      	ands	r3, r2
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10b      	bne.n	800837e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800836a:	f043 0204 	orr.w	r2, r3, #4
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e06d      	b.n	800845a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	4013      	ands	r3, r2
 8008388:	2b00      	cmp	r3, #0
 800838a:	d0d6      	beq.n	800833a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008390:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4618      	mov	r0, r3
 800839e:	f7ff fb71 	bl	8007a84 <LL_ADC_REG_IsTriggerSourceSWStart>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d01c      	beq.n	80083e2 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	7f5b      	ldrb	r3, [r3, #29]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d118      	bne.n	80083e2 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 0308 	and.w	r3, r3, #8
 80083ba:	2b08      	cmp	r3, #8
 80083bc:	d111      	bne.n	80083e2 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d105      	bne.n	80083e2 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083da:	f043 0201 	orr.w	r2, r3, #1
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a20      	ldr	r2, [pc, #128]	@ (8008468 <HAL_ADC_PollForConversion+0x1ac>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d002      	beq.n	80083f2 <HAL_ADC_PollForConversion+0x136>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	e001      	b.n	80083f6 <HAL_ADC_PollForConversion+0x13a>
 80083f2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	6812      	ldr	r2, [r2, #0]
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d008      	beq.n	8008410 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d005      	beq.n	8008410 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	2b05      	cmp	r3, #5
 8008408:	d002      	beq.n	8008410 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	2b09      	cmp	r3, #9
 800840e:	d104      	bne.n	800841a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	61bb      	str	r3, [r7, #24]
 8008418:	e00d      	b.n	8008436 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a12      	ldr	r2, [pc, #72]	@ (8008468 <HAL_ADC_PollForConversion+0x1ac>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d002      	beq.n	800842a <HAL_ADC_PollForConversion+0x16e>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	e001      	b.n	800842e <HAL_ADC_PollForConversion+0x172>
 800842a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800842e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	2b08      	cmp	r3, #8
 800843a:	d104      	bne.n	8008446 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2208      	movs	r2, #8
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	e008      	b.n	8008458 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d103      	bne.n	8008458 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	220c      	movs	r2, #12
 8008456:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	50000300 	.word	0x50000300
 8008468:	50000100 	.word	0x50000100

0800846c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800847a:	4618      	mov	r0, r3
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
	...

08008488 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b0b6      	sub	sp, #216	@ 0xd8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008492:	2300      	movs	r3, #0
 8008494:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008498:	2300      	movs	r3, #0
 800849a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d101      	bne.n	80084aa <HAL_ADC_ConfigChannel+0x22>
 80084a6:	2302      	movs	r3, #2
 80084a8:	e3c8      	b.n	8008c3c <HAL_ADC_ConfigChannel+0x7b4>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4618      	mov	r0, r3
 80084b8:	f7ff fc52 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f040 83ad 	bne.w	8008c1e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6818      	ldr	r0, [r3, #0]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	6859      	ldr	r1, [r3, #4]
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	f7ff faea 	bl	8007aaa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7ff fc40 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 80084e0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7ff fc60 	bl	8007dae <LL_ADC_INJ_IsConversionOngoing>
 80084ee:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80084f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f040 81d9 	bne.w	80088ae <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80084fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008500:	2b00      	cmp	r3, #0
 8008502:	f040 81d4 	bne.w	80088ae <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800850e:	d10f      	bne.n	8008530 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6818      	ldr	r0, [r3, #0]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2200      	movs	r2, #0
 800851a:	4619      	mov	r1, r3
 800851c:	f7ff faf1 	bl	8007b02 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008528:	4618      	mov	r0, r3
 800852a:	f7ff fa98 	bl	8007a5e <LL_ADC_SetSamplingTimeCommonConfig>
 800852e:	e00e      	b.n	800854e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6818      	ldr	r0, [r3, #0]
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	6819      	ldr	r1, [r3, #0]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	461a      	mov	r2, r3
 800853e:	f7ff fae0 	bl	8007b02 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2100      	movs	r1, #0
 8008548:	4618      	mov	r0, r3
 800854a:	f7ff fa88 	bl	8007a5e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	695a      	ldr	r2, [r3, #20]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	08db      	lsrs	r3, r3, #3
 800855a:	f003 0303 	and.w	r3, r3, #3
 800855e:	005b      	lsls	r3, r3, #1
 8008560:	fa02 f303 	lsl.w	r3, r2, r3
 8008564:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	2b04      	cmp	r3, #4
 800856e:	d022      	beq.n	80085b6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6818      	ldr	r0, [r3, #0]
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	6919      	ldr	r1, [r3, #16]
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008580:	f7ff f9e2 	bl	8007948 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6818      	ldr	r0, [r3, #0]
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	6919      	ldr	r1, [r3, #16]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	461a      	mov	r2, r3
 8008592:	f7ff fa2e 	bl	80079f2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6818      	ldr	r0, [r3, #0]
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d102      	bne.n	80085ac <HAL_ADC_ConfigChannel+0x124>
 80085a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80085aa:	e000      	b.n	80085ae <HAL_ADC_ConfigChannel+0x126>
 80085ac:	2300      	movs	r3, #0
 80085ae:	461a      	mov	r2, r3
 80085b0:	f7ff fa3a 	bl	8007a28 <LL_ADC_SetOffsetSaturation>
 80085b4:	e17b      	b.n	80088ae <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2100      	movs	r1, #0
 80085bc:	4618      	mov	r0, r3
 80085be:	f7ff f9e7 	bl	8007990 <LL_ADC_GetOffsetChannel>
 80085c2:	4603      	mov	r3, r0
 80085c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10a      	bne.n	80085e2 <HAL_ADC_ConfigChannel+0x15a>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2100      	movs	r1, #0
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7ff f9dc 	bl	8007990 <LL_ADC_GetOffsetChannel>
 80085d8:	4603      	mov	r3, r0
 80085da:	0e9b      	lsrs	r3, r3, #26
 80085dc:	f003 021f 	and.w	r2, r3, #31
 80085e0:	e01e      	b.n	8008620 <HAL_ADC_ConfigChannel+0x198>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2100      	movs	r1, #0
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7ff f9d1 	bl	8007990 <LL_ADC_GetOffsetChannel>
 80085ee:	4603      	mov	r3, r0
 80085f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085f8:	fa93 f3a3 	rbit	r3, r3
 80085fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008600:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008604:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008608:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800860c:	2b00      	cmp	r3, #0
 800860e:	d101      	bne.n	8008614 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8008610:	2320      	movs	r3, #32
 8008612:	e004      	b.n	800861e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8008614:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008618:	fab3 f383 	clz	r3, r3
 800861c:	b2db      	uxtb	r3, r3
 800861e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008628:	2b00      	cmp	r3, #0
 800862a:	d105      	bne.n	8008638 <HAL_ADC_ConfigChannel+0x1b0>
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	0e9b      	lsrs	r3, r3, #26
 8008632:	f003 031f 	and.w	r3, r3, #31
 8008636:	e018      	b.n	800866a <HAL_ADC_ConfigChannel+0x1e2>
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008640:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008644:	fa93 f3a3 	rbit	r3, r3
 8008648:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800864c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008650:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008654:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008658:	2b00      	cmp	r3, #0
 800865a:	d101      	bne.n	8008660 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800865c:	2320      	movs	r3, #32
 800865e:	e004      	b.n	800866a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8008660:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008664:	fab3 f383 	clz	r3, r3
 8008668:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800866a:	429a      	cmp	r2, r3
 800866c:	d106      	bne.n	800867c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2200      	movs	r2, #0
 8008674:	2100      	movs	r1, #0
 8008676:	4618      	mov	r0, r3
 8008678:	f7ff f9a0 	bl	80079bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2101      	movs	r1, #1
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff f984 	bl	8007990 <LL_ADC_GetOffsetChannel>
 8008688:	4603      	mov	r3, r0
 800868a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800868e:	2b00      	cmp	r3, #0
 8008690:	d10a      	bne.n	80086a8 <HAL_ADC_ConfigChannel+0x220>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	2101      	movs	r1, #1
 8008698:	4618      	mov	r0, r3
 800869a:	f7ff f979 	bl	8007990 <LL_ADC_GetOffsetChannel>
 800869e:	4603      	mov	r3, r0
 80086a0:	0e9b      	lsrs	r3, r3, #26
 80086a2:	f003 021f 	and.w	r2, r3, #31
 80086a6:	e01e      	b.n	80086e6 <HAL_ADC_ConfigChannel+0x25e>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2101      	movs	r1, #1
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7ff f96e 	bl	8007990 <LL_ADC_GetOffsetChannel>
 80086b4:	4603      	mov	r3, r0
 80086b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80086be:	fa93 f3a3 	rbit	r3, r3
 80086c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80086c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80086ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d101      	bne.n	80086da <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80086d6:	2320      	movs	r3, #32
 80086d8:	e004      	b.n	80086e4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80086da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80086de:	fab3 f383 	clz	r3, r3
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d105      	bne.n	80086fe <HAL_ADC_ConfigChannel+0x276>
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	0e9b      	lsrs	r3, r3, #26
 80086f8:	f003 031f 	and.w	r3, r3, #31
 80086fc:	e018      	b.n	8008730 <HAL_ADC_ConfigChannel+0x2a8>
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008706:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800870a:	fa93 f3a3 	rbit	r3, r3
 800870e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008712:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008716:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800871a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800871e:	2b00      	cmp	r3, #0
 8008720:	d101      	bne.n	8008726 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8008722:	2320      	movs	r3, #32
 8008724:	e004      	b.n	8008730 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8008726:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800872a:	fab3 f383 	clz	r3, r3
 800872e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008730:	429a      	cmp	r2, r3
 8008732:	d106      	bne.n	8008742 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2200      	movs	r2, #0
 800873a:	2101      	movs	r1, #1
 800873c:	4618      	mov	r0, r3
 800873e:	f7ff f93d 	bl	80079bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2102      	movs	r1, #2
 8008748:	4618      	mov	r0, r3
 800874a:	f7ff f921 	bl	8007990 <LL_ADC_GetOffsetChannel>
 800874e:	4603      	mov	r3, r0
 8008750:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10a      	bne.n	800876e <HAL_ADC_ConfigChannel+0x2e6>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	2102      	movs	r1, #2
 800875e:	4618      	mov	r0, r3
 8008760:	f7ff f916 	bl	8007990 <LL_ADC_GetOffsetChannel>
 8008764:	4603      	mov	r3, r0
 8008766:	0e9b      	lsrs	r3, r3, #26
 8008768:	f003 021f 	and.w	r2, r3, #31
 800876c:	e01e      	b.n	80087ac <HAL_ADC_ConfigChannel+0x324>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2102      	movs	r1, #2
 8008774:	4618      	mov	r0, r3
 8008776:	f7ff f90b 	bl	8007990 <LL_ADC_GetOffsetChannel>
 800877a:	4603      	mov	r3, r0
 800877c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008780:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008784:	fa93 f3a3 	rbit	r3, r3
 8008788:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800878c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008790:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008794:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008798:	2b00      	cmp	r3, #0
 800879a:	d101      	bne.n	80087a0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800879c:	2320      	movs	r3, #32
 800879e:	e004      	b.n	80087aa <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80087a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80087a4:	fab3 f383 	clz	r3, r3
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d105      	bne.n	80087c4 <HAL_ADC_ConfigChannel+0x33c>
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	0e9b      	lsrs	r3, r3, #26
 80087be:	f003 031f 	and.w	r3, r3, #31
 80087c2:	e016      	b.n	80087f2 <HAL_ADC_ConfigChannel+0x36a>
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087d0:	fa93 f3a3 	rbit	r3, r3
 80087d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80087d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80087d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80087dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80087e4:	2320      	movs	r3, #32
 80087e6:	e004      	b.n	80087f2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80087e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80087ec:	fab3 f383 	clz	r3, r3
 80087f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d106      	bne.n	8008804 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2200      	movs	r2, #0
 80087fc:	2102      	movs	r1, #2
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff f8dc 	bl	80079bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2103      	movs	r1, #3
 800880a:	4618      	mov	r0, r3
 800880c:	f7ff f8c0 	bl	8007990 <LL_ADC_GetOffsetChannel>
 8008810:	4603      	mov	r3, r0
 8008812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10a      	bne.n	8008830 <HAL_ADC_ConfigChannel+0x3a8>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2103      	movs	r1, #3
 8008820:	4618      	mov	r0, r3
 8008822:	f7ff f8b5 	bl	8007990 <LL_ADC_GetOffsetChannel>
 8008826:	4603      	mov	r3, r0
 8008828:	0e9b      	lsrs	r3, r3, #26
 800882a:	f003 021f 	and.w	r2, r3, #31
 800882e:	e017      	b.n	8008860 <HAL_ADC_ConfigChannel+0x3d8>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	2103      	movs	r1, #3
 8008836:	4618      	mov	r0, r3
 8008838:	f7ff f8aa 	bl	8007990 <LL_ADC_GetOffsetChannel>
 800883c:	4603      	mov	r3, r0
 800883e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008840:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008842:	fa93 f3a3 	rbit	r3, r3
 8008846:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008848:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800884a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800884c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800884e:	2b00      	cmp	r3, #0
 8008850:	d101      	bne.n	8008856 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8008852:	2320      	movs	r3, #32
 8008854:	e003      	b.n	800885e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8008856:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008858:	fab3 f383 	clz	r3, r3
 800885c:	b2db      	uxtb	r3, r3
 800885e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008868:	2b00      	cmp	r3, #0
 800886a:	d105      	bne.n	8008878 <HAL_ADC_ConfigChannel+0x3f0>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	0e9b      	lsrs	r3, r3, #26
 8008872:	f003 031f 	and.w	r3, r3, #31
 8008876:	e011      	b.n	800889c <HAL_ADC_ConfigChannel+0x414>
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800887e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008880:	fa93 f3a3 	rbit	r3, r3
 8008884:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008888:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800888a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8008890:	2320      	movs	r3, #32
 8008892:	e003      	b.n	800889c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8008894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008896:	fab3 f383 	clz	r3, r3
 800889a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800889c:	429a      	cmp	r2, r3
 800889e:	d106      	bne.n	80088ae <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2200      	movs	r2, #0
 80088a6:	2103      	movs	r1, #3
 80088a8:	4618      	mov	r0, r3
 80088aa:	f7ff f887 	bl	80079bc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff fa06 	bl	8007cc4 <LL_ADC_IsEnabled>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f040 8140 	bne.w	8008b40 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6818      	ldr	r0, [r3, #0]
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	6819      	ldr	r1, [r3, #0]
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	461a      	mov	r2, r3
 80088ce:	f7ff f943 	bl	8007b58 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	68db      	ldr	r3, [r3, #12]
 80088d6:	4a8f      	ldr	r2, [pc, #572]	@ (8008b14 <HAL_ADC_ConfigChannel+0x68c>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	f040 8131 	bne.w	8008b40 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10b      	bne.n	8008906 <HAL_ADC_ConfigChannel+0x47e>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	0e9b      	lsrs	r3, r3, #26
 80088f4:	3301      	adds	r3, #1
 80088f6:	f003 031f 	and.w	r3, r3, #31
 80088fa:	2b09      	cmp	r3, #9
 80088fc:	bf94      	ite	ls
 80088fe:	2301      	movls	r3, #1
 8008900:	2300      	movhi	r3, #0
 8008902:	b2db      	uxtb	r3, r3
 8008904:	e019      	b.n	800893a <HAL_ADC_ConfigChannel+0x4b2>
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800890c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800890e:	fa93 f3a3 	rbit	r3, r3
 8008912:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008914:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008916:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008918:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800891a:	2b00      	cmp	r3, #0
 800891c:	d101      	bne.n	8008922 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800891e:	2320      	movs	r3, #32
 8008920:	e003      	b.n	800892a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8008922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008924:	fab3 f383 	clz	r3, r3
 8008928:	b2db      	uxtb	r3, r3
 800892a:	3301      	adds	r3, #1
 800892c:	f003 031f 	and.w	r3, r3, #31
 8008930:	2b09      	cmp	r3, #9
 8008932:	bf94      	ite	ls
 8008934:	2301      	movls	r3, #1
 8008936:	2300      	movhi	r3, #0
 8008938:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800893a:	2b00      	cmp	r3, #0
 800893c:	d079      	beq.n	8008a32 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008946:	2b00      	cmp	r3, #0
 8008948:	d107      	bne.n	800895a <HAL_ADC_ConfigChannel+0x4d2>
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	0e9b      	lsrs	r3, r3, #26
 8008950:	3301      	adds	r3, #1
 8008952:	069b      	lsls	r3, r3, #26
 8008954:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008958:	e015      	b.n	8008986 <HAL_ADC_ConfigChannel+0x4fe>
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008960:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008962:	fa93 f3a3 	rbit	r3, r3
 8008966:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008968:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800896a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800896c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8008972:	2320      	movs	r3, #32
 8008974:	e003      	b.n	800897e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8008976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008978:	fab3 f383 	clz	r3, r3
 800897c:	b2db      	uxtb	r3, r3
 800897e:	3301      	adds	r3, #1
 8008980:	069b      	lsls	r3, r3, #26
 8008982:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800898e:	2b00      	cmp	r3, #0
 8008990:	d109      	bne.n	80089a6 <HAL_ADC_ConfigChannel+0x51e>
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	0e9b      	lsrs	r3, r3, #26
 8008998:	3301      	adds	r3, #1
 800899a:	f003 031f 	and.w	r3, r3, #31
 800899e:	2101      	movs	r1, #1
 80089a0:	fa01 f303 	lsl.w	r3, r1, r3
 80089a4:	e017      	b.n	80089d6 <HAL_ADC_ConfigChannel+0x54e>
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089ae:	fa93 f3a3 	rbit	r3, r3
 80089b2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80089b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80089b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80089be:	2320      	movs	r3, #32
 80089c0:	e003      	b.n	80089ca <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80089c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089c4:	fab3 f383 	clz	r3, r3
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	3301      	adds	r3, #1
 80089cc:	f003 031f 	and.w	r3, r3, #31
 80089d0:	2101      	movs	r1, #1
 80089d2:	fa01 f303 	lsl.w	r3, r1, r3
 80089d6:	ea42 0103 	orr.w	r1, r2, r3
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10a      	bne.n	80089fc <HAL_ADC_ConfigChannel+0x574>
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	0e9b      	lsrs	r3, r3, #26
 80089ec:	3301      	adds	r3, #1
 80089ee:	f003 021f 	and.w	r2, r3, #31
 80089f2:	4613      	mov	r3, r2
 80089f4:	005b      	lsls	r3, r3, #1
 80089f6:	4413      	add	r3, r2
 80089f8:	051b      	lsls	r3, r3, #20
 80089fa:	e018      	b.n	8008a2e <HAL_ADC_ConfigChannel+0x5a6>
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a04:	fa93 f3a3 	rbit	r3, r3
 8008a08:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d101      	bne.n	8008a18 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8008a14:	2320      	movs	r3, #32
 8008a16:	e003      	b.n	8008a20 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a1a:	fab3 f383 	clz	r3, r3
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	3301      	adds	r3, #1
 8008a22:	f003 021f 	and.w	r2, r3, #31
 8008a26:	4613      	mov	r3, r2
 8008a28:	005b      	lsls	r3, r3, #1
 8008a2a:	4413      	add	r3, r2
 8008a2c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008a2e:	430b      	orrs	r3, r1
 8008a30:	e081      	b.n	8008b36 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d107      	bne.n	8008a4e <HAL_ADC_ConfigChannel+0x5c6>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	0e9b      	lsrs	r3, r3, #26
 8008a44:	3301      	adds	r3, #1
 8008a46:	069b      	lsls	r3, r3, #26
 8008a48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a4c:	e015      	b.n	8008a7a <HAL_ADC_ConfigChannel+0x5f2>
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a56:	fa93 f3a3 	rbit	r3, r3
 8008a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d101      	bne.n	8008a6a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8008a66:	2320      	movs	r3, #32
 8008a68:	e003      	b.n	8008a72 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6c:	fab3 f383 	clz	r3, r3
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	3301      	adds	r3, #1
 8008a74:	069b      	lsls	r3, r3, #26
 8008a76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d109      	bne.n	8008a9a <HAL_ADC_ConfigChannel+0x612>
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	0e9b      	lsrs	r3, r3, #26
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	f003 031f 	and.w	r3, r3, #31
 8008a92:	2101      	movs	r1, #1
 8008a94:	fa01 f303 	lsl.w	r3, r1, r3
 8008a98:	e017      	b.n	8008aca <HAL_ADC_ConfigChannel+0x642>
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008aa0:	6a3b      	ldr	r3, [r7, #32]
 8008aa2:	fa93 f3a3 	rbit	r3, r3
 8008aa6:	61fb      	str	r3, [r7, #28]
  return result;
 8008aa8:	69fb      	ldr	r3, [r7, #28]
 8008aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8008ab2:	2320      	movs	r3, #32
 8008ab4:	e003      	b.n	8008abe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab8:	fab3 f383 	clz	r3, r3
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	3301      	adds	r3, #1
 8008ac0:	f003 031f 	and.w	r3, r3, #31
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aca:	ea42 0103 	orr.w	r1, r2, r3
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10d      	bne.n	8008af6 <HAL_ADC_ConfigChannel+0x66e>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	0e9b      	lsrs	r3, r3, #26
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	f003 021f 	and.w	r2, r3, #31
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	005b      	lsls	r3, r3, #1
 8008aea:	4413      	add	r3, r2
 8008aec:	3b1e      	subs	r3, #30
 8008aee:	051b      	lsls	r3, r3, #20
 8008af0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008af4:	e01e      	b.n	8008b34 <HAL_ADC_ConfigChannel+0x6ac>
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	fa93 f3a3 	rbit	r3, r3
 8008b02:	613b      	str	r3, [r7, #16]
  return result;
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d104      	bne.n	8008b18 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8008b0e:	2320      	movs	r3, #32
 8008b10:	e006      	b.n	8008b20 <HAL_ADC_ConfigChannel+0x698>
 8008b12:	bf00      	nop
 8008b14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008b18:	69bb      	ldr	r3, [r7, #24]
 8008b1a:	fab3 f383 	clz	r3, r3
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	3301      	adds	r3, #1
 8008b22:	f003 021f 	and.w	r2, r3, #31
 8008b26:	4613      	mov	r3, r2
 8008b28:	005b      	lsls	r3, r3, #1
 8008b2a:	4413      	add	r3, r2
 8008b2c:	3b1e      	subs	r3, #30
 8008b2e:	051b      	lsls	r3, r3, #20
 8008b30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b34:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	f7fe ffe1 	bl	8007b02 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	4b3f      	ldr	r3, [pc, #252]	@ (8008c44 <HAL_ADC_ConfigChannel+0x7bc>)
 8008b46:	4013      	ands	r3, r2
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d071      	beq.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008b4c:	483e      	ldr	r0, [pc, #248]	@ (8008c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8008b4e:	f7fe feed 	bl	800792c <LL_ADC_GetCommonPathInternalCh>
 8008b52:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a3c      	ldr	r2, [pc, #240]	@ (8008c4c <HAL_ADC_ConfigChannel+0x7c4>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d004      	beq.n	8008b6a <HAL_ADC_ConfigChannel+0x6e2>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a3a      	ldr	r2, [pc, #232]	@ (8008c50 <HAL_ADC_ConfigChannel+0x7c8>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d127      	bne.n	8008bba <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008b6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008b6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d121      	bne.n	8008bba <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b7e:	d157      	bne.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008b80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008b84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008b88:	4619      	mov	r1, r3
 8008b8a:	482f      	ldr	r0, [pc, #188]	@ (8008c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8008b8c:	f7fe febb 	bl	8007906 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008b90:	4b30      	ldr	r3, [pc, #192]	@ (8008c54 <HAL_ADC_ConfigChannel+0x7cc>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	099b      	lsrs	r3, r3, #6
 8008b96:	4a30      	ldr	r2, [pc, #192]	@ (8008c58 <HAL_ADC_ConfigChannel+0x7d0>)
 8008b98:	fba2 2303 	umull	r2, r3, r2, r3
 8008b9c:	099b      	lsrs	r3, r3, #6
 8008b9e:	1c5a      	adds	r2, r3, #1
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	005b      	lsls	r3, r3, #1
 8008ba4:	4413      	add	r3, r2
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008baa:	e002      	b.n	8008bb2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	3b01      	subs	r3, #1
 8008bb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1f9      	bne.n	8008bac <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008bb8:	e03a      	b.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4a27      	ldr	r2, [pc, #156]	@ (8008c5c <HAL_ADC_ConfigChannel+0x7d4>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d113      	bne.n	8008bec <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008bc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10d      	bne.n	8008bec <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a22      	ldr	r2, [pc, #136]	@ (8008c60 <HAL_ADC_ConfigChannel+0x7d8>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d02a      	beq.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008bda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008be2:	4619      	mov	r1, r3
 8008be4:	4818      	ldr	r0, [pc, #96]	@ (8008c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8008be6:	f7fe fe8e 	bl	8007906 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008bea:	e021      	b.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8008c64 <HAL_ADC_ConfigChannel+0x7dc>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d11c      	bne.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008bfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d116      	bne.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a16      	ldr	r2, [pc, #88]	@ (8008c60 <HAL_ADC_ConfigChannel+0x7d8>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d011      	beq.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008c0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c10:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008c14:	4619      	mov	r1, r3
 8008c16:	480c      	ldr	r0, [pc, #48]	@ (8008c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8008c18:	f7fe fe75 	bl	8007906 <LL_ADC_SetCommonPathInternalCh>
 8008c1c:	e008      	b.n	8008c30 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c22:	f043 0220 	orr.w	r2, r3, #32
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008c38:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	37d8      	adds	r7, #216	@ 0xd8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	80080000 	.word	0x80080000
 8008c48:	50000300 	.word	0x50000300
 8008c4c:	c3210000 	.word	0xc3210000
 8008c50:	90c00010 	.word	0x90c00010
 8008c54:	20000004 	.word	0x20000004
 8008c58:	053e2d63 	.word	0x053e2d63
 8008c5c:	c7520000 	.word	0xc7520000
 8008c60:	50000100 	.word	0x50000100
 8008c64:	cb840000 	.word	0xcb840000

08008c68 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b088      	sub	sp, #32
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8008c72:	2300      	movs	r3, #0
 8008c74:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7ff f86e 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 8008c84:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7ff f88f 	bl	8007dae <LL_ADC_INJ_IsConversionOngoing>
 8008c90:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d103      	bne.n	8008ca0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 8098 	beq.w	8008dd0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d02a      	beq.n	8008d04 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	7f5b      	ldrb	r3, [r3, #29]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d126      	bne.n	8008d04 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	7f1b      	ldrb	r3, [r3, #28]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d122      	bne.n	8008d04 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008cc2:	e014      	b.n	8008cee <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	4a45      	ldr	r2, [pc, #276]	@ (8008ddc <ADC_ConversionStop+0x174>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d90d      	bls.n	8008ce8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cd0:	f043 0210 	orr.w	r2, r3, #16
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cdc:	f043 0201 	orr.w	r2, r3, #1
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e074      	b.n	8008dd2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	3301      	adds	r3, #1
 8008cec:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cf8:	2b40      	cmp	r3, #64	@ 0x40
 8008cfa:	d1e3      	bne.n	8008cc4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2240      	movs	r2, #64	@ 0x40
 8008d02:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	d014      	beq.n	8008d34 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7ff f826 	bl	8007d60 <LL_ADC_REG_IsConversionOngoing>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d00c      	beq.n	8008d34 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7fe ffe3 	bl	8007cea <LL_ADC_IsDisableOngoing>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d104      	bne.n	8008d34 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7ff f802 	bl	8007d38 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d014      	beq.n	8008d64 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff f835 	bl	8007dae <LL_ADC_INJ_IsConversionOngoing>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00c      	beq.n	8008d64 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fe ffcb 	bl	8007cea <LL_ADC_IsDisableOngoing>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d104      	bne.n	8008d64 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7ff f811 	bl	8007d86 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d005      	beq.n	8008d76 <ADC_ConversionStop+0x10e>
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d105      	bne.n	8008d7c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8008d70:	230c      	movs	r3, #12
 8008d72:	617b      	str	r3, [r7, #20]
        break;
 8008d74:	e005      	b.n	8008d82 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8008d76:	2308      	movs	r3, #8
 8008d78:	617b      	str	r3, [r7, #20]
        break;
 8008d7a:	e002      	b.n	8008d82 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8008d7c:	2304      	movs	r3, #4
 8008d7e:	617b      	str	r3, [r7, #20]
        break;
 8008d80:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8008d82:	f7fe fd7f 	bl	8007884 <HAL_GetTick>
 8008d86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008d88:	e01b      	b.n	8008dc2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008d8a:	f7fe fd7b 	bl	8007884 <HAL_GetTick>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	2b05      	cmp	r3, #5
 8008d96:	d914      	bls.n	8008dc2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	689a      	ldr	r2, [r3, #8]
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	4013      	ands	r3, r2
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00d      	beq.n	8008dc2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008daa:	f043 0210 	orr.w	r2, r3, #16
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008db6:	f043 0201 	orr.w	r2, r3, #1
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e007      	b.n	8008dd2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	689a      	ldr	r2, [r3, #8]
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	4013      	ands	r3, r2
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1dc      	bne.n	8008d8a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3720      	adds	r7, #32
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	a33fffff 	.word	0xa33fffff

08008de0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008de8:	2300      	movs	r3, #0
 8008dea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fe ff67 	bl	8007cc4 <LL_ADC_IsEnabled>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d169      	bne.n	8008ed0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	689a      	ldr	r2, [r3, #8]
 8008e02:	4b36      	ldr	r3, [pc, #216]	@ (8008edc <ADC_Enable+0xfc>)
 8008e04:	4013      	ands	r3, r2
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00d      	beq.n	8008e26 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e0e:	f043 0210 	orr.w	r2, r3, #16
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e1a:	f043 0201 	orr.w	r2, r3, #1
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e055      	b.n	8008ed2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7fe ff22 	bl	8007c74 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008e30:	482b      	ldr	r0, [pc, #172]	@ (8008ee0 <ADC_Enable+0x100>)
 8008e32:	f7fe fd7b 	bl	800792c <LL_ADC_GetCommonPathInternalCh>
 8008e36:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008e38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d013      	beq.n	8008e68 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008e40:	4b28      	ldr	r3, [pc, #160]	@ (8008ee4 <ADC_Enable+0x104>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	099b      	lsrs	r3, r3, #6
 8008e46:	4a28      	ldr	r2, [pc, #160]	@ (8008ee8 <ADC_Enable+0x108>)
 8008e48:	fba2 2303 	umull	r2, r3, r2, r3
 8008e4c:	099b      	lsrs	r3, r3, #6
 8008e4e:	1c5a      	adds	r2, r3, #1
 8008e50:	4613      	mov	r3, r2
 8008e52:	005b      	lsls	r3, r3, #1
 8008e54:	4413      	add	r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008e5a:	e002      	b.n	8008e62 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1f9      	bne.n	8008e5c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008e68:	f7fe fd0c 	bl	8007884 <HAL_GetTick>
 8008e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008e6e:	e028      	b.n	8008ec2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f7fe ff25 	bl	8007cc4 <LL_ADC_IsEnabled>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d104      	bne.n	8008e8a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fe fef5 	bl	8007c74 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008e8a:	f7fe fcfb 	bl	8007884 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d914      	bls.n	8008ec2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d00d      	beq.n	8008ec2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eaa:	f043 0210 	orr.w	r2, r3, #16
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008eb6:	f043 0201 	orr.w	r2, r3, #1
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e007      	b.n	8008ed2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f003 0301 	and.w	r3, r3, #1
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d1cf      	bne.n	8008e70 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008ed0:	2300      	movs	r3, #0
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	8000003f 	.word	0x8000003f
 8008ee0:	50000300 	.word	0x50000300
 8008ee4:	20000004 	.word	0x20000004
 8008ee8:	053e2d63 	.word	0x053e2d63

08008eec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fe fef6 	bl	8007cea <LL_ADC_IsDisableOngoing>
 8008efe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4618      	mov	r0, r3
 8008f06:	f7fe fedd 	bl	8007cc4 <LL_ADC_IsEnabled>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d047      	beq.n	8008fa0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d144      	bne.n	8008fa0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f003 030d 	and.w	r3, r3, #13
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d10c      	bne.n	8008f3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7fe feb7 	bl	8007c9c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2203      	movs	r2, #3
 8008f34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008f36:	f7fe fca5 	bl	8007884 <HAL_GetTick>
 8008f3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008f3c:	e029      	b.n	8008f92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f42:	f043 0210 	orr.w	r2, r3, #16
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f4e:	f043 0201 	orr.w	r2, r3, #1
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e023      	b.n	8008fa2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008f5a:	f7fe fc93 	bl	8007884 <HAL_GetTick>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	1ad3      	subs	r3, r2, r3
 8008f64:	2b02      	cmp	r3, #2
 8008f66:	d914      	bls.n	8008f92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f003 0301 	and.w	r3, r3, #1
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00d      	beq.n	8008f92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f7a:	f043 0210 	orr.w	r2, r3, #16
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f86:	f043 0201 	orr.w	r2, r3, #1
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e007      	b.n	8008fa2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f003 0301 	and.w	r3, r3, #1
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1dc      	bne.n	8008f5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <LL_ADC_IsEnabled>:
{
 8008faa:	b480      	push	{r7}
 8008fac:	b083      	sub	sp, #12
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f003 0301 	and.w	r3, r3, #1
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <LL_ADC_IsEnabled+0x18>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e000      	b.n	8008fc4 <LL_ADC_IsEnabled+0x1a>
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <LL_ADC_REG_IsConversionOngoing>:
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	f003 0304 	and.w	r3, r3, #4
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d101      	bne.n	8008fe8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
	...

08008ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008ff8:	b590      	push	{r4, r7, lr}
 8008ffa:	b0a1      	sub	sp, #132	@ 0x84
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009002:	2300      	movs	r3, #0
 8009004:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009012:	2302      	movs	r3, #2
 8009014:	e08b      	b.n	800912e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800901e:	2300      	movs	r3, #0
 8009020:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009022:	2300      	movs	r3, #0
 8009024:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800902e:	d102      	bne.n	8009036 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009030:	4b41      	ldr	r3, [pc, #260]	@ (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009032:	60bb      	str	r3, [r7, #8]
 8009034:	e001      	b.n	800903a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009036:	2300      	movs	r3, #0
 8009038:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10b      	bne.n	8009058 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009044:	f043 0220 	orr.w	r2, r3, #32
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e06a      	b.n	800912e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	4618      	mov	r0, r3
 800905c:	f7ff ffb8 	bl	8008fd0 <LL_ADC_REG_IsConversionOngoing>
 8009060:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4618      	mov	r0, r3
 8009068:	f7ff ffb2 	bl	8008fd0 <LL_ADC_REG_IsConversionOngoing>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d14c      	bne.n	800910c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009074:	2b00      	cmp	r3, #0
 8009076:	d149      	bne.n	800910c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009078:	4b30      	ldr	r3, [pc, #192]	@ (800913c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800907a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d028      	beq.n	80090d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009084:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6859      	ldr	r1, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009096:	035b      	lsls	r3, r3, #13
 8009098:	430b      	orrs	r3, r1
 800909a:	431a      	orrs	r2, r3
 800909c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800909e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80090a4:	f7ff ff81 	bl	8008faa <LL_ADC_IsEnabled>
 80090a8:	4604      	mov	r4, r0
 80090aa:	4823      	ldr	r0, [pc, #140]	@ (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090ac:	f7ff ff7d 	bl	8008faa <LL_ADC_IsEnabled>
 80090b0:	4603      	mov	r3, r0
 80090b2:	4323      	orrs	r3, r4
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d133      	bne.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80090b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80090c0:	f023 030f 	bic.w	r3, r3, #15
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	6811      	ldr	r1, [r2, #0]
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	6892      	ldr	r2, [r2, #8]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	431a      	orrs	r2, r3
 80090d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090d2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80090d4:	e024      	b.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80090d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80090de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090e2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80090e6:	f7ff ff60 	bl	8008faa <LL_ADC_IsEnabled>
 80090ea:	4604      	mov	r4, r0
 80090ec:	4812      	ldr	r0, [pc, #72]	@ (8009138 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090ee:	f7ff ff5c 	bl	8008faa <LL_ADC_IsEnabled>
 80090f2:	4603      	mov	r3, r0
 80090f4:	4323      	orrs	r3, r4
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d112      	bne.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80090fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009102:	f023 030f 	bic.w	r3, r3, #15
 8009106:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009108:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800910a:	e009      	b.n	8009120 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009110:	f043 0220 	orr.w	r2, r3, #32
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800911e:	e000      	b.n	8009122 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800912a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800912e:	4618      	mov	r0, r3
 8009130:	3784      	adds	r7, #132	@ 0x84
 8009132:	46bd      	mov	sp, r7
 8009134:	bd90      	pop	{r4, r7, pc}
 8009136:	bf00      	nop
 8009138:	50000100 	.word	0x50000100
 800913c:	50000300 	.word	0x50000300

08009140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f003 0307 	and.w	r3, r3, #7
 800914e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009150:	4b0c      	ldr	r3, [pc, #48]	@ (8009184 <__NVIC_SetPriorityGrouping+0x44>)
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800915c:	4013      	ands	r3, r2
 800915e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009168:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800916c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009172:	4a04      	ldr	r2, [pc, #16]	@ (8009184 <__NVIC_SetPriorityGrouping+0x44>)
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	60d3      	str	r3, [r2, #12]
}
 8009178:	bf00      	nop
 800917a:	3714      	adds	r7, #20
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr
 8009184:	e000ed00 	.word	0xe000ed00

08009188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009188:	b480      	push	{r7}
 800918a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800918c:	4b04      	ldr	r3, [pc, #16]	@ (80091a0 <__NVIC_GetPriorityGrouping+0x18>)
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	0a1b      	lsrs	r3, r3, #8
 8009192:	f003 0307 	and.w	r3, r3, #7
}
 8009196:	4618      	mov	r0, r3
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	e000ed00 	.word	0xe000ed00

080091a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	db0b      	blt.n	80091ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091b6:	79fb      	ldrb	r3, [r7, #7]
 80091b8:	f003 021f 	and.w	r2, r3, #31
 80091bc:	4907      	ldr	r1, [pc, #28]	@ (80091dc <__NVIC_EnableIRQ+0x38>)
 80091be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091c2:	095b      	lsrs	r3, r3, #5
 80091c4:	2001      	movs	r0, #1
 80091c6:	fa00 f202 	lsl.w	r2, r0, r2
 80091ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80091ce:	bf00      	nop
 80091d0:	370c      	adds	r7, #12
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop
 80091dc:	e000e100 	.word	0xe000e100

080091e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	4603      	mov	r3, r0
 80091e8:	6039      	str	r1, [r7, #0]
 80091ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	db0a      	blt.n	800920a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	b2da      	uxtb	r2, r3
 80091f8:	490c      	ldr	r1, [pc, #48]	@ (800922c <__NVIC_SetPriority+0x4c>)
 80091fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091fe:	0112      	lsls	r2, r2, #4
 8009200:	b2d2      	uxtb	r2, r2
 8009202:	440b      	add	r3, r1
 8009204:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009208:	e00a      	b.n	8009220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	b2da      	uxtb	r2, r3
 800920e:	4908      	ldr	r1, [pc, #32]	@ (8009230 <__NVIC_SetPriority+0x50>)
 8009210:	79fb      	ldrb	r3, [r7, #7]
 8009212:	f003 030f 	and.w	r3, r3, #15
 8009216:	3b04      	subs	r3, #4
 8009218:	0112      	lsls	r2, r2, #4
 800921a:	b2d2      	uxtb	r2, r2
 800921c:	440b      	add	r3, r1
 800921e:	761a      	strb	r2, [r3, #24]
}
 8009220:	bf00      	nop
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	e000e100 	.word	0xe000e100
 8009230:	e000ed00 	.word	0xe000ed00

08009234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009234:	b480      	push	{r7}
 8009236:	b089      	sub	sp, #36	@ 0x24
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f003 0307 	and.w	r3, r3, #7
 8009246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	f1c3 0307 	rsb	r3, r3, #7
 800924e:	2b04      	cmp	r3, #4
 8009250:	bf28      	it	cs
 8009252:	2304      	movcs	r3, #4
 8009254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	3304      	adds	r3, #4
 800925a:	2b06      	cmp	r3, #6
 800925c:	d902      	bls.n	8009264 <NVIC_EncodePriority+0x30>
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	3b03      	subs	r3, #3
 8009262:	e000      	b.n	8009266 <NVIC_EncodePriority+0x32>
 8009264:	2300      	movs	r3, #0
 8009266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009268:	f04f 32ff 	mov.w	r2, #4294967295
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	fa02 f303 	lsl.w	r3, r2, r3
 8009272:	43da      	mvns	r2, r3
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	401a      	ands	r2, r3
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800927c:	f04f 31ff 	mov.w	r1, #4294967295
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	fa01 f303 	lsl.w	r3, r1, r3
 8009286:	43d9      	mvns	r1, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800928c:	4313      	orrs	r3, r2
         );
}
 800928e:	4618      	mov	r0, r3
 8009290:	3724      	adds	r7, #36	@ 0x24
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
	...

0800929c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	3b01      	subs	r3, #1
 80092a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092ac:	d301      	bcc.n	80092b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80092ae:	2301      	movs	r3, #1
 80092b0:	e00f      	b.n	80092d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80092b2:	4a0a      	ldr	r2, [pc, #40]	@ (80092dc <SysTick_Config+0x40>)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	3b01      	subs	r3, #1
 80092b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80092ba:	210f      	movs	r1, #15
 80092bc:	f04f 30ff 	mov.w	r0, #4294967295
 80092c0:	f7ff ff8e 	bl	80091e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80092c4:	4b05      	ldr	r3, [pc, #20]	@ (80092dc <SysTick_Config+0x40>)
 80092c6:	2200      	movs	r2, #0
 80092c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80092ca:	4b04      	ldr	r3, [pc, #16]	@ (80092dc <SysTick_Config+0x40>)
 80092cc:	2207      	movs	r2, #7
 80092ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	e000e010 	.word	0xe000e010

080092e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7ff ff29 	bl	8009140 <__NVIC_SetPriorityGrouping>
}
 80092ee:	bf00      	nop
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b086      	sub	sp, #24
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	4603      	mov	r3, r0
 80092fe:	60b9      	str	r1, [r7, #8]
 8009300:	607a      	str	r2, [r7, #4]
 8009302:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009304:	f7ff ff40 	bl	8009188 <__NVIC_GetPriorityGrouping>
 8009308:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	68b9      	ldr	r1, [r7, #8]
 800930e:	6978      	ldr	r0, [r7, #20]
 8009310:	f7ff ff90 	bl	8009234 <NVIC_EncodePriority>
 8009314:	4602      	mov	r2, r0
 8009316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800931a:	4611      	mov	r1, r2
 800931c:	4618      	mov	r0, r3
 800931e:	f7ff ff5f 	bl	80091e0 <__NVIC_SetPriority>
}
 8009322:	bf00      	nop
 8009324:	3718      	adds	r7, #24
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b082      	sub	sp, #8
 800932e:	af00      	add	r7, sp, #0
 8009330:	4603      	mov	r3, r0
 8009332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009338:	4618      	mov	r0, r3
 800933a:	f7ff ff33 	bl	80091a4 <__NVIC_EnableIRQ>
}
 800933e:	bf00      	nop
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b082      	sub	sp, #8
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f7ff ffa4 	bl	800929c <SysTick_Config>
 8009354:	4603      	mov	r3, r0
}
 8009356:	4618      	mov	r0, r3
 8009358:	3708      	adds	r7, #8
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b082      	sub	sp, #8
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	e014      	b.n	800939a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	791b      	ldrb	r3, [r3, #4]
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b00      	cmp	r3, #0
 8009378:	d105      	bne.n	8009386 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f7fa fee7 	bl	8004154 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2202      	movs	r2, #2
 800938a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
	...

080093a4 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e056      	b.n	8009466 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	795b      	ldrb	r3, [r3, #5]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d101      	bne.n	80093c4 <HAL_DAC_Start+0x20>
 80093c0:	2302      	movs	r3, #2
 80093c2:	e050      	b.n	8009466 <HAL_DAC_Start+0xc2>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2202      	movs	r2, #2
 80093ce:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6819      	ldr	r1, [r3, #0]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	f003 0310 	and.w	r3, r3, #16
 80093dc:	2201      	movs	r2, #1
 80093de:	409a      	lsls	r2, r3
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	430a      	orrs	r2, r1
 80093e6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80093e8:	4b22      	ldr	r3, [pc, #136]	@ (8009474 <HAL_DAC_Start+0xd0>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	099b      	lsrs	r3, r3, #6
 80093ee:	4a22      	ldr	r2, [pc, #136]	@ (8009478 <HAL_DAC_Start+0xd4>)
 80093f0:	fba2 2303 	umull	r2, r3, r2, r3
 80093f4:	099b      	lsrs	r3, r3, #6
 80093f6:	3301      	adds	r3, #1
 80093f8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80093fa:	e002      	b.n	8009402 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	3b01      	subs	r3, #1
 8009400:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1f9      	bne.n	80093fc <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d10f      	bne.n	800942e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009418:	2b02      	cmp	r3, #2
 800941a:	d11d      	bne.n	8009458 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	685a      	ldr	r2, [r3, #4]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f042 0201 	orr.w	r2, r2, #1
 800942a:	605a      	str	r2, [r3, #4]
 800942c:	e014      	b.n	8009458 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	f003 0310 	and.w	r3, r3, #16
 800943e:	2102      	movs	r1, #2
 8009440:	fa01 f303 	lsl.w	r3, r1, r3
 8009444:	429a      	cmp	r2, r3
 8009446:	d107      	bne.n	8009458 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685a      	ldr	r2, [r3, #4]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f042 0202 	orr.w	r2, r2, #2
 8009456:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2201      	movs	r2, #1
 800945c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3714      	adds	r7, #20
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
 8009472:	bf00      	nop
 8009474:	20000004 	.word	0x20000004
 8009478:	053e2d63 	.word	0x053e2d63

0800947c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800947c:	b480      	push	{r7}
 800947e:	b087      	sub	sp, #28
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	607a      	str	r2, [r7, #4]
 8009488:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800948a:	2300      	movs	r3, #0
 800948c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	e018      	b.n	80094ca <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d105      	bne.n	80094b6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80094aa:	697a      	ldr	r2, [r7, #20]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4413      	add	r3, r2
 80094b0:	3308      	adds	r3, #8
 80094b2:	617b      	str	r3, [r7, #20]
 80094b4:	e004      	b.n	80094c0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4413      	add	r3, r2
 80094bc:	3314      	adds	r3, #20
 80094be:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	461a      	mov	r2, r3
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	371c      	adds	r7, #28
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr
	...

080094d8 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b08a      	sub	sp, #40	@ 0x28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094e4:	2300      	movs	r3, #0
 80094e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d002      	beq.n	80094f4 <HAL_DAC_ConfigChannel+0x1c>
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e1a1      	b.n	800983c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	795b      	ldrb	r3, [r3, #5]
 8009502:	2b01      	cmp	r3, #1
 8009504:	d101      	bne.n	800950a <HAL_DAC_ConfigChannel+0x32>
 8009506:	2302      	movs	r3, #2
 8009508:	e198      	b.n	800983c <HAL_DAC_ConfigChannel+0x364>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2201      	movs	r2, #1
 800950e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2202      	movs	r2, #2
 8009514:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	2b04      	cmp	r3, #4
 800951c:	d17a      	bne.n	8009614 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800951e:	f7fe f9b1 	bl	8007884 <HAL_GetTick>
 8009522:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d13d      	bne.n	80095a6 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800952a:	e018      	b.n	800955e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800952c:	f7fe f9aa 	bl	8007884 <HAL_GetTick>
 8009530:	4602      	mov	r2, r0
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	2b01      	cmp	r3, #1
 8009538:	d911      	bls.n	800955e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009540:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009544:	2b00      	cmp	r3, #0
 8009546:	d00a      	beq.n	800955e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	691b      	ldr	r3, [r3, #16]
 800954c:	f043 0208 	orr.w	r2, r3, #8
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2203      	movs	r2, #3
 8009558:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e16e      	b.n	800983c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009564:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d1df      	bne.n	800952c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	68ba      	ldr	r2, [r7, #8]
 8009572:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009574:	641a      	str	r2, [r3, #64]	@ 0x40
 8009576:	e020      	b.n	80095ba <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009578:	f7fe f984 	bl	8007884 <HAL_GetTick>
 800957c:	4602      	mov	r2, r0
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	2b01      	cmp	r3, #1
 8009584:	d90f      	bls.n	80095a6 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800958c:	2b00      	cmp	r3, #0
 800958e:	da0a      	bge.n	80095a6 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	f043 0208 	orr.w	r2, r3, #8
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2203      	movs	r2, #3
 80095a0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80095a2:	2303      	movs	r3, #3
 80095a4:	e14a      	b.n	800983c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	dbe3      	blt.n	8009578 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80095b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f003 0310 	and.w	r3, r3, #16
 80095c6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80095ca:	fa01 f303 	lsl.w	r3, r1, r3
 80095ce:	43db      	mvns	r3, r3
 80095d0:	ea02 0103 	and.w	r1, r2, r3
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f003 0310 	and.w	r3, r3, #16
 80095de:	409a      	lsls	r2, r3
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	430a      	orrs	r2, r1
 80095e6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f003 0310 	and.w	r3, r3, #16
 80095f4:	21ff      	movs	r1, #255	@ 0xff
 80095f6:	fa01 f303 	lsl.w	r3, r1, r3
 80095fa:	43db      	mvns	r3, r3
 80095fc:	ea02 0103 	and.w	r1, r2, r3
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f003 0310 	and.w	r3, r3, #16
 800960a:	409a      	lsls	r2, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	430a      	orrs	r2, r1
 8009612:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	69db      	ldr	r3, [r3, #28]
 8009618:	2b01      	cmp	r3, #1
 800961a:	d11d      	bne.n	8009658 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009622:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f003 0310 	and.w	r3, r3, #16
 800962a:	221f      	movs	r2, #31
 800962c:	fa02 f303 	lsl.w	r3, r2, r3
 8009630:	43db      	mvns	r3, r3
 8009632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009634:	4013      	ands	r3, r2
 8009636:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	6a1b      	ldr	r3, [r3, #32]
 800963c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f003 0310 	and.w	r3, r3, #16
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	fa02 f303 	lsl.w	r3, r2, r3
 800964a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800964c:	4313      	orrs	r3, r2
 800964e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009656:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800965e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f003 0310 	and.w	r3, r3, #16
 8009666:	2207      	movs	r2, #7
 8009668:	fa02 f303 	lsl.w	r3, r2, r3
 800966c:	43db      	mvns	r3, r3
 800966e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009670:	4013      	ands	r3, r2
 8009672:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	2b01      	cmp	r3, #1
 800967a:	d102      	bne.n	8009682 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800967c:	2300      	movs	r3, #0
 800967e:	623b      	str	r3, [r7, #32]
 8009680:	e00f      	b.n	80096a2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	699b      	ldr	r3, [r3, #24]
 8009686:	2b02      	cmp	r3, #2
 8009688:	d102      	bne.n	8009690 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800968a:	2301      	movs	r3, #1
 800968c:	623b      	str	r3, [r7, #32]
 800968e:	e008      	b.n	80096a2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	695b      	ldr	r3, [r3, #20]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d102      	bne.n	800969e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009698:	2301      	movs	r3, #1
 800969a:	623b      	str	r3, [r7, #32]
 800969c:	e001      	b.n	80096a2 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800969e:	2300      	movs	r3, #0
 80096a0:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	689a      	ldr	r2, [r3, #8]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	695b      	ldr	r3, [r3, #20]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	6a3a      	ldr	r2, [r7, #32]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f003 0310 	and.w	r3, r3, #16
 80096b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80096bc:	fa02 f303 	lsl.w	r3, r2, r3
 80096c0:	43db      	mvns	r3, r3
 80096c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096c4:	4013      	ands	r3, r2
 80096c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	791b      	ldrb	r3, [r3, #4]
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d102      	bne.n	80096d6 <HAL_DAC_ConfigChannel+0x1fe>
 80096d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80096d4:	e000      	b.n	80096d8 <HAL_DAC_ConfigChannel+0x200>
 80096d6:	2300      	movs	r3, #0
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	4313      	orrs	r3, r2
 80096dc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f003 0310 	and.w	r3, r3, #16
 80096e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096e8:	fa02 f303 	lsl.w	r3, r2, r3
 80096ec:	43db      	mvns	r3, r3
 80096ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096f0:	4013      	ands	r3, r2
 80096f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	795b      	ldrb	r3, [r3, #5]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d102      	bne.n	8009702 <HAL_DAC_ConfigChannel+0x22a>
 80096fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009700:	e000      	b.n	8009704 <HAL_DAC_ConfigChannel+0x22c>
 8009702:	2300      	movs	r3, #0
 8009704:	697a      	ldr	r2, [r7, #20]
 8009706:	4313      	orrs	r3, r2
 8009708:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800970a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8009710:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2b02      	cmp	r3, #2
 8009718:	d114      	bne.n	8009744 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800971a:	f003 ff2f 	bl	800d57c <HAL_RCC_GetHCLKFreq>
 800971e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	4a48      	ldr	r2, [pc, #288]	@ (8009844 <HAL_DAC_ConfigChannel+0x36c>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d904      	bls.n	8009732 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800972a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800972e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009730:	e00f      	b.n	8009752 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	4a44      	ldr	r2, [pc, #272]	@ (8009848 <HAL_DAC_ConfigChannel+0x370>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d90a      	bls.n	8009750 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800973a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009740:	627b      	str	r3, [r7, #36]	@ 0x24
 8009742:	e006      	b.n	8009752 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800974a:	4313      	orrs	r3, r2
 800974c:	627b      	str	r3, [r7, #36]	@ 0x24
 800974e:	e000      	b.n	8009752 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8009750:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f003 0310 	and.w	r3, r3, #16
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	fa02 f303 	lsl.w	r3, r2, r3
 800975e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009760:	4313      	orrs	r3, r2
 8009762:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800976a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6819      	ldr	r1, [r3, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f003 0310 	and.w	r3, r3, #16
 8009778:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800977c:	fa02 f303 	lsl.w	r3, r2, r3
 8009780:	43da      	mvns	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	400a      	ands	r2, r1
 8009788:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f003 0310 	and.w	r3, r3, #16
 8009798:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800979c:	fa02 f303 	lsl.w	r3, r2, r3
 80097a0:	43db      	mvns	r3, r3
 80097a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097a4:	4013      	ands	r3, r2
 80097a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f003 0310 	and.w	r3, r3, #16
 80097b4:	697a      	ldr	r2, [r7, #20]
 80097b6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097bc:	4313      	orrs	r3, r2
 80097be:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097c6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	6819      	ldr	r1, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f003 0310 	and.w	r3, r3, #16
 80097d4:	22c0      	movs	r2, #192	@ 0xc0
 80097d6:	fa02 f303 	lsl.w	r3, r2, r3
 80097da:	43da      	mvns	r2, r3
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	400a      	ands	r2, r1
 80097e2:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	089b      	lsrs	r3, r3, #2
 80097ea:	f003 030f 	and.w	r3, r3, #15
 80097ee:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	691b      	ldr	r3, [r3, #16]
 80097f4:	089b      	lsrs	r3, r3, #2
 80097f6:	021b      	lsls	r3, r3, #8
 80097f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80097fc:	697a      	ldr	r2, [r7, #20]
 80097fe:	4313      	orrs	r3, r2
 8009800:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f003 0310 	and.w	r3, r3, #16
 800980e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8009812:	fa01 f303 	lsl.w	r3, r1, r3
 8009816:	43db      	mvns	r3, r3
 8009818:	ea02 0103 	and.w	r1, r2, r3
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f003 0310 	and.w	r3, r3, #16
 8009822:	697a      	ldr	r2, [r7, #20]
 8009824:	409a      	lsls	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	430a      	orrs	r2, r1
 800982c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2201      	movs	r2, #1
 8009832:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800983a:	7ffb      	ldrb	r3, [r7, #31]
}
 800983c:	4618      	mov	r0, r3
 800983e:	3728      	adds	r7, #40	@ 0x28
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	09896800 	.word	0x09896800
 8009848:	04c4b400 	.word	0x04c4b400

0800984c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d101      	bne.n	800985e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e08d      	b.n	800997a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	461a      	mov	r2, r3
 8009864:	4b47      	ldr	r3, [pc, #284]	@ (8009984 <HAL_DMA_Init+0x138>)
 8009866:	429a      	cmp	r2, r3
 8009868:	d80f      	bhi.n	800988a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	4b45      	ldr	r3, [pc, #276]	@ (8009988 <HAL_DMA_Init+0x13c>)
 8009872:	4413      	add	r3, r2
 8009874:	4a45      	ldr	r2, [pc, #276]	@ (800998c <HAL_DMA_Init+0x140>)
 8009876:	fba2 2303 	umull	r2, r3, r2, r3
 800987a:	091b      	lsrs	r3, r3, #4
 800987c:	009a      	lsls	r2, r3, #2
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a42      	ldr	r2, [pc, #264]	@ (8009990 <HAL_DMA_Init+0x144>)
 8009886:	641a      	str	r2, [r3, #64]	@ 0x40
 8009888:	e00e      	b.n	80098a8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	461a      	mov	r2, r3
 8009890:	4b40      	ldr	r3, [pc, #256]	@ (8009994 <HAL_DMA_Init+0x148>)
 8009892:	4413      	add	r3, r2
 8009894:	4a3d      	ldr	r2, [pc, #244]	@ (800998c <HAL_DMA_Init+0x140>)
 8009896:	fba2 2303 	umull	r2, r3, r2, r3
 800989a:	091b      	lsrs	r3, r3, #4
 800989c:	009a      	lsls	r2, r3, #2
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a3c      	ldr	r2, [pc, #240]	@ (8009998 <HAL_DMA_Init+0x14c>)
 80098a6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80098be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80098cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	699b      	ldr	r3, [r3, #24]
 80098de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a1b      	ldr	r3, [r3, #32]
 80098ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 fa76 	bl	8009dec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009908:	d102      	bne.n	8009910 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685a      	ldr	r2, [r3, #4]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009918:	b2d2      	uxtb	r2, r2
 800991a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009924:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d010      	beq.n	8009950 <HAL_DMA_Init+0x104>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	2b04      	cmp	r3, #4
 8009934:	d80c      	bhi.n	8009950 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fa96 	bl	8009e68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009940:	2200      	movs	r2, #0
 8009942:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800994c:	605a      	str	r2, [r3, #4]
 800994e:	e008      	b.n	8009962 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	40020407 	.word	0x40020407
 8009988:	bffdfff8 	.word	0xbffdfff8
 800998c:	cccccccd 	.word	0xcccccccd
 8009990:	40020000 	.word	0x40020000
 8009994:	bffdfbf8 	.word	0xbffdfbf8
 8009998:	40020400 	.word	0x40020400

0800999c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
 80099a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099aa:	2300      	movs	r3, #0
 80099ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d101      	bne.n	80099bc <HAL_DMA_Start_IT+0x20>
 80099b8:	2302      	movs	r3, #2
 80099ba:	e066      	b.n	8009a8a <HAL_DMA_Start_IT+0xee>
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80099ca:	b2db      	uxtb	r3, r3
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d155      	bne.n	8009a7c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2202      	movs	r2, #2
 80099d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2200      	movs	r2, #0
 80099dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	68b9      	ldr	r1, [r7, #8]
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 f9bb 	bl	8009d70 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d008      	beq.n	8009a14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f042 020e 	orr.w	r2, r2, #14
 8009a10:	601a      	str	r2, [r3, #0]
 8009a12:	e00f      	b.n	8009a34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f022 0204 	bic.w	r2, r2, #4
 8009a22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f042 020a 	orr.w	r2, r2, #10
 8009a32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d007      	beq.n	8009a52 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009a50:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d007      	beq.n	8009a6a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a5e:	681a      	ldr	r2, [r3, #0]
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009a68:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f042 0201 	orr.w	r2, r2, #1
 8009a78:	601a      	str	r2, [r3, #0]
 8009a7a:	e005      	b.n	8009a88 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009a84:	2302      	movs	r3, #2
 8009a86:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3718      	adds	r7, #24
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b085      	sub	sp, #20
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	d005      	beq.n	8009ab6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2204      	movs	r2, #4
 8009aae:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	73fb      	strb	r3, [r7, #15]
 8009ab4:	e037      	b.n	8009b26 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f022 020e 	bic.w	r2, r2, #14
 8009ac4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ad0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ad4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f022 0201 	bic.w	r2, r2, #1
 8009ae4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aea:	f003 021f 	and.w	r2, r3, #31
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af2:	2101      	movs	r1, #1
 8009af4:	fa01 f202 	lsl.w	r2, r1, r2
 8009af8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009b02:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00c      	beq.n	8009b26 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b16:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b1a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009b24:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8009b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3714      	adds	r7, #20
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr

08009b44 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	2b02      	cmp	r3, #2
 8009b5a:	d00d      	beq.n	8009b78 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2204      	movs	r2, #4
 8009b60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	73fb      	strb	r3, [r7, #15]
 8009b76:	e047      	b.n	8009c08 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f022 020e 	bic.w	r2, r2, #14
 8009b86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f022 0201 	bic.w	r2, r2, #1
 8009b96:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ba2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ba6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bac:	f003 021f 	and.w	r2, r3, #31
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb4:	2101      	movs	r1, #1
 8009bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8009bba:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009bc4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00c      	beq.n	8009be8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009bdc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009be6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d003      	beq.n	8009c08 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	4798      	blx	r3
    }
  }
  return status;
 8009c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3710      	adds	r7, #16
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b084      	sub	sp, #16
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c2e:	f003 031f 	and.w	r3, r3, #31
 8009c32:	2204      	movs	r2, #4
 8009c34:	409a      	lsls	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	4013      	ands	r3, r2
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d026      	beq.n	8009c8c <HAL_DMA_IRQHandler+0x7a>
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	f003 0304 	and.w	r3, r3, #4
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d021      	beq.n	8009c8c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f003 0320 	and.w	r3, r3, #32
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d107      	bne.n	8009c66 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f022 0204 	bic.w	r2, r2, #4
 8009c64:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6a:	f003 021f 	and.w	r2, r3, #31
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c72:	2104      	movs	r1, #4
 8009c74:	fa01 f202 	lsl.w	r2, r1, r2
 8009c78:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d071      	beq.n	8009d66 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009c8a:	e06c      	b.n	8009d66 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c90:	f003 031f 	and.w	r3, r3, #31
 8009c94:	2202      	movs	r2, #2
 8009c96:	409a      	lsls	r2, r3
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d02e      	beq.n	8009cfe <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	f003 0302 	and.w	r3, r3, #2
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d029      	beq.n	8009cfe <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f003 0320 	and.w	r3, r3, #32
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10b      	bne.n	8009cd0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f022 020a 	bic.w	r2, r2, #10
 8009cc6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cd4:	f003 021f 	and.w	r2, r3, #31
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cdc:	2102      	movs	r1, #2
 8009cde:	fa01 f202 	lsl.w	r2, r1, r2
 8009ce2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d038      	beq.n	8009d66 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009cfc:	e033      	b.n	8009d66 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d02:	f003 031f 	and.w	r3, r3, #31
 8009d06:	2208      	movs	r2, #8
 8009d08:	409a      	lsls	r2, r3
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	4013      	ands	r3, r2
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d02a      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	f003 0308 	and.w	r3, r3, #8
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d025      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	681a      	ldr	r2, [r3, #0]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f022 020e 	bic.w	r2, r2, #14
 8009d2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d30:	f003 021f 	and.w	r2, r3, #31
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d38:	2101      	movs	r1, #1
 8009d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8009d3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2201      	movs	r2, #1
 8009d44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d004      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009d66:	bf00      	nop
 8009d68:	bf00      	nop
}
 8009d6a:	3710      	adds	r7, #16
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
 8009d7c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009d86:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d004      	beq.n	8009d9a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009d98:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d9e:	f003 021f 	and.w	r2, r3, #31
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009da6:	2101      	movs	r1, #1
 8009da8:	fa01 f202 	lsl.w	r2, r1, r2
 8009dac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	683a      	ldr	r2, [r7, #0]
 8009db4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	2b10      	cmp	r3, #16
 8009dbc:	d108      	bne.n	8009dd0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009dce:	e007      	b.n	8009de0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	60da      	str	r2, [r3, #12]
}
 8009de0:	bf00      	nop
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b087      	sub	sp, #28
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4b16      	ldr	r3, [pc, #88]	@ (8009e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d802      	bhi.n	8009e06 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009e00:	4b15      	ldr	r3, [pc, #84]	@ (8009e58 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009e02:	617b      	str	r3, [r7, #20]
 8009e04:	e001      	b.n	8009e0a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8009e06:	4b15      	ldr	r3, [pc, #84]	@ (8009e5c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009e08:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	b2db      	uxtb	r3, r3
 8009e14:	3b08      	subs	r3, #8
 8009e16:	4a12      	ldr	r2, [pc, #72]	@ (8009e60 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009e18:	fba2 2303 	umull	r2, r3, r2, r3
 8009e1c:	091b      	lsrs	r3, r3, #4
 8009e1e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e24:	089b      	lsrs	r3, r3, #2
 8009e26:	009a      	lsls	r2, r3, #2
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a0b      	ldr	r2, [pc, #44]	@ (8009e64 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009e36:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f003 031f 	and.w	r3, r3, #31
 8009e3e:	2201      	movs	r2, #1
 8009e40:	409a      	lsls	r2, r3
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8009e46:	bf00      	nop
 8009e48:	371c      	adds	r7, #28
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40020407 	.word	0x40020407
 8009e58:	40020800 	.word	0x40020800
 8009e5c:	40020820 	.word	0x40020820
 8009e60:	cccccccd 	.word	0xcccccccd
 8009e64:	40020880 	.word	0x40020880

08009e68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009e78:	68fa      	ldr	r2, [r7, #12]
 8009e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009e7c:	4413      	add	r3, r2
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	461a      	mov	r2, r3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a08      	ldr	r2, [pc, #32]	@ (8009eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009e8a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	f003 031f 	and.w	r3, r3, #31
 8009e94:	2201      	movs	r2, #1
 8009e96:	409a      	lsls	r2, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8009e9c:	bf00      	nop
 8009e9e:	3714      	adds	r7, #20
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr
 8009ea8:	1000823f 	.word	0x1000823f
 8009eac:	40020940 	.word	0x40020940

08009eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b087      	sub	sp, #28
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009ebe:	e15a      	b.n	800a176 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	2101      	movs	r1, #1
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8009ecc:	4013      	ands	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	f000 814c 	beq.w	800a170 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	f003 0303 	and.w	r3, r3, #3
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d005      	beq.n	8009ef0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d130      	bne.n	8009f52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	005b      	lsls	r3, r3, #1
 8009efa:	2203      	movs	r2, #3
 8009efc:	fa02 f303 	lsl.w	r3, r2, r3
 8009f00:	43db      	mvns	r3, r3
 8009f02:	693a      	ldr	r2, [r7, #16]
 8009f04:	4013      	ands	r3, r2
 8009f06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	68da      	ldr	r2, [r3, #12]
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	005b      	lsls	r3, r3, #1
 8009f10:	fa02 f303 	lsl.w	r3, r2, r3
 8009f14:	693a      	ldr	r2, [r7, #16]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009f26:	2201      	movs	r2, #1
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2e:	43db      	mvns	r3, r3
 8009f30:	693a      	ldr	r2, [r7, #16]
 8009f32:	4013      	ands	r3, r2
 8009f34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	091b      	lsrs	r3, r3, #4
 8009f3c:	f003 0201 	and.w	r2, r3, #1
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	fa02 f303 	lsl.w	r3, r2, r3
 8009f46:	693a      	ldr	r2, [r7, #16]
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	693a      	ldr	r2, [r7, #16]
 8009f50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f003 0303 	and.w	r3, r3, #3
 8009f5a:	2b03      	cmp	r3, #3
 8009f5c:	d017      	beq.n	8009f8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	68db      	ldr	r3, [r3, #12]
 8009f62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	005b      	lsls	r3, r3, #1
 8009f68:	2203      	movs	r2, #3
 8009f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f6e:	43db      	mvns	r3, r3
 8009f70:	693a      	ldr	r2, [r7, #16]
 8009f72:	4013      	ands	r3, r2
 8009f74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	689a      	ldr	r2, [r3, #8]
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	005b      	lsls	r3, r3, #1
 8009f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f82:	693a      	ldr	r2, [r7, #16]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	f003 0303 	and.w	r3, r3, #3
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d123      	bne.n	8009fe2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	08da      	lsrs	r2, r3, #3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	3208      	adds	r2, #8
 8009fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	f003 0307 	and.w	r3, r3, #7
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	220f      	movs	r2, #15
 8009fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8009fb6:	43db      	mvns	r3, r3
 8009fb8:	693a      	ldr	r2, [r7, #16]
 8009fba:	4013      	ands	r3, r2
 8009fbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	691a      	ldr	r2, [r3, #16]
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f003 0307 	and.w	r3, r3, #7
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	fa02 f303 	lsl.w	r3, r2, r3
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	08da      	lsrs	r2, r3, #3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	3208      	adds	r2, #8
 8009fdc:	6939      	ldr	r1, [r7, #16]
 8009fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	005b      	lsls	r3, r3, #1
 8009fec:	2203      	movs	r2, #3
 8009fee:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff2:	43db      	mvns	r3, r3
 8009ff4:	693a      	ldr	r2, [r7, #16]
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	f003 0203 	and.w	r2, r3, #3
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	005b      	lsls	r3, r3, #1
 800a006:	fa02 f303 	lsl.w	r3, r2, r3
 800a00a:	693a      	ldr	r2, [r7, #16]
 800a00c:	4313      	orrs	r3, r2
 800a00e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	693a      	ldr	r2, [r7, #16]
 800a014:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a01e:	2b00      	cmp	r3, #0
 800a020:	f000 80a6 	beq.w	800a170 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a024:	4b5b      	ldr	r3, [pc, #364]	@ (800a194 <HAL_GPIO_Init+0x2e4>)
 800a026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a028:	4a5a      	ldr	r2, [pc, #360]	@ (800a194 <HAL_GPIO_Init+0x2e4>)
 800a02a:	f043 0301 	orr.w	r3, r3, #1
 800a02e:	6613      	str	r3, [r2, #96]	@ 0x60
 800a030:	4b58      	ldr	r3, [pc, #352]	@ (800a194 <HAL_GPIO_Init+0x2e4>)
 800a032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a034:	f003 0301 	and.w	r3, r3, #1
 800a038:	60bb      	str	r3, [r7, #8]
 800a03a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a03c:	4a56      	ldr	r2, [pc, #344]	@ (800a198 <HAL_GPIO_Init+0x2e8>)
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	089b      	lsrs	r3, r3, #2
 800a042:	3302      	adds	r3, #2
 800a044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a048:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	f003 0303 	and.w	r3, r3, #3
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	220f      	movs	r2, #15
 800a054:	fa02 f303 	lsl.w	r3, r2, r3
 800a058:	43db      	mvns	r3, r3
 800a05a:	693a      	ldr	r2, [r7, #16]
 800a05c:	4013      	ands	r3, r2
 800a05e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a066:	d01f      	beq.n	800a0a8 <HAL_GPIO_Init+0x1f8>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a4c      	ldr	r2, [pc, #304]	@ (800a19c <HAL_GPIO_Init+0x2ec>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d019      	beq.n	800a0a4 <HAL_GPIO_Init+0x1f4>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a4b      	ldr	r2, [pc, #300]	@ (800a1a0 <HAL_GPIO_Init+0x2f0>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d013      	beq.n	800a0a0 <HAL_GPIO_Init+0x1f0>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a4a      	ldr	r2, [pc, #296]	@ (800a1a4 <HAL_GPIO_Init+0x2f4>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d00d      	beq.n	800a09c <HAL_GPIO_Init+0x1ec>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a49      	ldr	r2, [pc, #292]	@ (800a1a8 <HAL_GPIO_Init+0x2f8>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d007      	beq.n	800a098 <HAL_GPIO_Init+0x1e8>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	4a48      	ldr	r2, [pc, #288]	@ (800a1ac <HAL_GPIO_Init+0x2fc>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d101      	bne.n	800a094 <HAL_GPIO_Init+0x1e4>
 800a090:	2305      	movs	r3, #5
 800a092:	e00a      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a094:	2306      	movs	r3, #6
 800a096:	e008      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a098:	2304      	movs	r3, #4
 800a09a:	e006      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a09c:	2303      	movs	r3, #3
 800a09e:	e004      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e002      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e000      	b.n	800a0aa <HAL_GPIO_Init+0x1fa>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	f002 0203 	and.w	r2, r2, #3
 800a0b0:	0092      	lsls	r2, r2, #2
 800a0b2:	4093      	lsls	r3, r2
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0ba:	4937      	ldr	r1, [pc, #220]	@ (800a198 <HAL_GPIO_Init+0x2e8>)
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	089b      	lsrs	r3, r3, #2
 800a0c0:	3302      	adds	r3, #2
 800a0c2:	693a      	ldr	r2, [r7, #16]
 800a0c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a0c8:	4b39      	ldr	r3, [pc, #228]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	43db      	mvns	r3, r3
 800a0d2:	693a      	ldr	r2, [r7, #16]
 800a0d4:	4013      	ands	r3, r2
 800a0d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d003      	beq.n	800a0ec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a0e4:	693a      	ldr	r2, [r7, #16]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a0ec:	4a30      	ldr	r2, [pc, #192]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a0f2:	4b2f      	ldr	r3, [pc, #188]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a0f4:	68db      	ldr	r3, [r3, #12]
 800a0f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	43db      	mvns	r3, r3
 800a0fc:	693a      	ldr	r2, [r7, #16]
 800a0fe:	4013      	ands	r3, r2
 800a100:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d003      	beq.n	800a116 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a10e:	693a      	ldr	r2, [r7, #16]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4313      	orrs	r3, r2
 800a114:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a116:	4a26      	ldr	r2, [pc, #152]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a11c:	4b24      	ldr	r3, [pc, #144]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	43db      	mvns	r3, r3
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	4013      	ands	r3, r2
 800a12a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a134:	2b00      	cmp	r3, #0
 800a136:	d003      	beq.n	800a140 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a140:	4a1b      	ldr	r2, [pc, #108]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a146:	4b1a      	ldr	r3, [pc, #104]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	43db      	mvns	r3, r3
 800a150:	693a      	ldr	r2, [r7, #16]
 800a152:	4013      	ands	r3, r2
 800a154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d003      	beq.n	800a16a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a162:	693a      	ldr	r2, [r7, #16]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	4313      	orrs	r3, r2
 800a168:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a16a:	4a11      	ldr	r2, [pc, #68]	@ (800a1b0 <HAL_GPIO_Init+0x300>)
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	3301      	adds	r3, #1
 800a174:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	681a      	ldr	r2, [r3, #0]
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	fa22 f303 	lsr.w	r3, r2, r3
 800a180:	2b00      	cmp	r3, #0
 800a182:	f47f ae9d 	bne.w	8009ec0 <HAL_GPIO_Init+0x10>
  }
}
 800a186:	bf00      	nop
 800a188:	bf00      	nop
 800a18a:	371c      	adds	r7, #28
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	40021000 	.word	0x40021000
 800a198:	40010000 	.word	0x40010000
 800a19c:	48000400 	.word	0x48000400
 800a1a0:	48000800 	.word	0x48000800
 800a1a4:	48000c00 	.word	0x48000c00
 800a1a8:	48001000 	.word	0x48001000
 800a1ac:	48001400 	.word	0x48001400
 800a1b0:	40010400 	.word	0x40010400

0800a1b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b085      	sub	sp, #20
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	460b      	mov	r3, r1
 800a1be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	691a      	ldr	r2, [r3, #16]
 800a1c4:	887b      	ldrh	r3, [r7, #2]
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d002      	beq.n	800a1d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	73fb      	strb	r3, [r7, #15]
 800a1d0:	e001      	b.n	800a1d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a1d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3714      	adds	r7, #20
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	807b      	strh	r3, [r7, #2]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a1f4:	787b      	ldrb	r3, [r7, #1]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a1fa:	887a      	ldrh	r2, [r7, #2]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a200:	e002      	b.n	800a208 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a202:	887a      	ldrh	r2, [r7, #2]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a208:	bf00      	nop
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d101      	bne.n	800a226 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a222:	2301      	movs	r3, #1
 800a224:	e08d      	b.n	800a342 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d106      	bne.n	800a240 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f7f9 ffc8 	bl	80041d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2224      	movs	r2, #36	@ 0x24
 800a244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	681a      	ldr	r2, [r3, #0]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f022 0201 	bic.w	r2, r2, #1
 800a256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685a      	ldr	r2, [r3, #4]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a264:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	689a      	ldr	r2, [r3, #8]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a274:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d107      	bne.n	800a28e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	689a      	ldr	r2, [r3, #8]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a28a:	609a      	str	r2, [r3, #8]
 800a28c:	e006      	b.n	800a29c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	689a      	ldr	r2, [r3, #8]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a29a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	2b02      	cmp	r3, #2
 800a2a2:	d108      	bne.n	800a2b6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2b2:	605a      	str	r2, [r3, #4]
 800a2b4:	e007      	b.n	800a2c6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	685a      	ldr	r2, [r3, #4]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a2c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	6812      	ldr	r2, [r2, #0]
 800a2d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a2d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	68da      	ldr	r2, [r3, #12]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691a      	ldr	r2, [r3, #16]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	695b      	ldr	r3, [r3, #20]
 800a2f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	699b      	ldr	r3, [r3, #24]
 800a2fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	69d9      	ldr	r1, [r3, #28]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6a1a      	ldr	r2, [r3, #32]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	430a      	orrs	r2, r1
 800a312:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f042 0201 	orr.w	r2, r2, #1
 800a322:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2220      	movs	r2, #32
 800a32e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3708      	adds	r7, #8
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
	...

0800a34c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b088      	sub	sp, #32
 800a350:	af02      	add	r7, sp, #8
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	607a      	str	r2, [r7, #4]
 800a356:	461a      	mov	r2, r3
 800a358:	460b      	mov	r3, r1
 800a35a:	817b      	strh	r3, [r7, #10]
 800a35c:	4613      	mov	r3, r2
 800a35e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b20      	cmp	r3, #32
 800a36a:	f040 80fd 	bne.w	800a568 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a374:	2b01      	cmp	r3, #1
 800a376:	d101      	bne.n	800a37c <HAL_I2C_Master_Transmit+0x30>
 800a378:	2302      	movs	r3, #2
 800a37a:	e0f6      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a384:	f7fd fa7e 	bl	8007884 <HAL_GetTick>
 800a388:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	9300      	str	r3, [sp, #0]
 800a38e:	2319      	movs	r3, #25
 800a390:	2201      	movs	r2, #1
 800a392:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a396:	68f8      	ldr	r0, [r7, #12]
 800a398:	f000 fb72 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a39c:	4603      	mov	r3, r0
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d001      	beq.n	800a3a6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e0e1      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2221      	movs	r2, #33	@ 0x21
 800a3aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2210      	movs	r2, #16
 800a3b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	893a      	ldrh	r2, [r7, #8]
 800a3c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	2bff      	cmp	r3, #255	@ 0xff
 800a3d6:	d906      	bls.n	800a3e6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	22ff      	movs	r2, #255	@ 0xff
 800a3dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800a3de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a3e2:	617b      	str	r3, [r7, #20]
 800a3e4:	e007      	b.n	800a3f6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3ea:	b29a      	uxth	r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800a3f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3f4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d024      	beq.n	800a448 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a402:	781a      	ldrb	r2, [r3, #0]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a40e:	1c5a      	adds	r2, r3, #1
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a418:	b29b      	uxth	r3, r3
 800a41a:	3b01      	subs	r3, #1
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a426:	3b01      	subs	r3, #1
 800a428:	b29a      	uxth	r2, r3
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a432:	b2db      	uxtb	r3, r3
 800a434:	3301      	adds	r3, #1
 800a436:	b2da      	uxtb	r2, r3
 800a438:	8979      	ldrh	r1, [r7, #10]
 800a43a:	4b4e      	ldr	r3, [pc, #312]	@ (800a574 <HAL_I2C_Master_Transmit+0x228>)
 800a43c:	9300      	str	r3, [sp, #0]
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f000 fd6d 	bl	800af20 <I2C_TransferConfig>
 800a446:	e066      	b.n	800a516 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a44c:	b2da      	uxtb	r2, r3
 800a44e:	8979      	ldrh	r1, [r7, #10]
 800a450:	4b48      	ldr	r3, [pc, #288]	@ (800a574 <HAL_I2C_Master_Transmit+0x228>)
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 fd62 	bl	800af20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800a45c:	e05b      	b.n	800a516 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a45e:	693a      	ldr	r2, [r7, #16]
 800a460:	6a39      	ldr	r1, [r7, #32]
 800a462:	68f8      	ldr	r0, [r7, #12]
 800a464:	f000 fb65 	bl	800ab32 <I2C_WaitOnTXISFlagUntilTimeout>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d001      	beq.n	800a472 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e07b      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a476:	781a      	ldrb	r2, [r3, #0]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	3b01      	subs	r3, #1
 800a490:	b29a      	uxth	r2, r3
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a49a:	3b01      	subs	r3, #1
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d034      	beq.n	800a516 <HAL_I2C_Master_Transmit+0x1ca>
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d130      	bne.n	800a516 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2180      	movs	r1, #128	@ 0x80
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 fade 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d001      	beq.n	800a4ce <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e04d      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	2bff      	cmp	r3, #255	@ 0xff
 800a4d6:	d90e      	bls.n	800a4f6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	22ff      	movs	r2, #255	@ 0xff
 800a4dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4e2:	b2da      	uxtb	r2, r3
 800a4e4:	8979      	ldrh	r1, [r7, #10]
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a4ee:	68f8      	ldr	r0, [r7, #12]
 800a4f0:	f000 fd16 	bl	800af20 <I2C_TransferConfig>
 800a4f4:	e00f      	b.n	800a516 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4fa:	b29a      	uxth	r2, r3
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a504:	b2da      	uxtb	r2, r3
 800a506:	8979      	ldrh	r1, [r7, #10]
 800a508:	2300      	movs	r3, #0
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f000 fd05 	bl	800af20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d19e      	bne.n	800a45e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	6a39      	ldr	r1, [r7, #32]
 800a524:	68f8      	ldr	r0, [r7, #12]
 800a526:	f000 fb4b 	bl	800abc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d001      	beq.n	800a534 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800a530:	2301      	movs	r3, #1
 800a532:	e01a      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2220      	movs	r2, #32
 800a53a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6859      	ldr	r1, [r3, #4]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	4b0c      	ldr	r3, [pc, #48]	@ (800a578 <HAL_I2C_Master_Transmit+0x22c>)
 800a548:	400b      	ands	r3, r1
 800a54a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2220      	movs	r2, #32
 800a550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2200      	movs	r2, #0
 800a560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a564:	2300      	movs	r3, #0
 800a566:	e000      	b.n	800a56a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800a568:	2302      	movs	r3, #2
  }
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3718      	adds	r7, #24
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	80002000 	.word	0x80002000
 800a578:	fe00e800 	.word	0xfe00e800

0800a57c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af02      	add	r7, sp, #8
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	607a      	str	r2, [r7, #4]
 800a586:	461a      	mov	r2, r3
 800a588:	460b      	mov	r3, r1
 800a58a:	817b      	strh	r3, [r7, #10]
 800a58c:	4613      	mov	r3, r2
 800a58e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b20      	cmp	r3, #32
 800a59a:	f040 80db 	bne.w	800a754 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d101      	bne.n	800a5ac <HAL_I2C_Master_Receive+0x30>
 800a5a8:	2302      	movs	r3, #2
 800a5aa:	e0d4      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a5b4:	f7fd f966 	bl	8007884 <HAL_GetTick>
 800a5b8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	9300      	str	r3, [sp, #0]
 800a5be:	2319      	movs	r3, #25
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a5c6:	68f8      	ldr	r0, [r7, #12]
 800a5c8:	f000 fa5a 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d001      	beq.n	800a5d6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e0bf      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2222      	movs	r2, #34	@ 0x22
 800a5da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2210      	movs	r2, #16
 800a5e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	893a      	ldrh	r2, [r7, #8]
 800a5f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a602:	b29b      	uxth	r3, r3
 800a604:	2bff      	cmp	r3, #255	@ 0xff
 800a606:	d90e      	bls.n	800a626 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	22ff      	movs	r2, #255	@ 0xff
 800a60c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a612:	b2da      	uxtb	r2, r3
 800a614:	8979      	ldrh	r1, [r7, #10]
 800a616:	4b52      	ldr	r3, [pc, #328]	@ (800a760 <HAL_I2C_Master_Receive+0x1e4>)
 800a618:	9300      	str	r3, [sp, #0]
 800a61a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	f000 fc7e 	bl	800af20 <I2C_TransferConfig>
 800a624:	e06d      	b.n	800a702 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a62a:	b29a      	uxth	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a634:	b2da      	uxtb	r2, r3
 800a636:	8979      	ldrh	r1, [r7, #10]
 800a638:	4b49      	ldr	r3, [pc, #292]	@ (800a760 <HAL_I2C_Master_Receive+0x1e4>)
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 fc6d 	bl	800af20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800a646:	e05c      	b.n	800a702 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a648:	697a      	ldr	r2, [r7, #20]
 800a64a:	6a39      	ldr	r1, [r7, #32]
 800a64c:	68f8      	ldr	r0, [r7, #12]
 800a64e:	f000 fafb 	bl	800ac48 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d001      	beq.n	800a65c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800a658:	2301      	movs	r3, #1
 800a65a:	e07c      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a666:	b2d2      	uxtb	r2, r2
 800a668:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a66e:	1c5a      	adds	r2, r3, #1
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a678:	3b01      	subs	r3, #1
 800a67a:	b29a      	uxth	r2, r3
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a684:	b29b      	uxth	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a692:	b29b      	uxth	r3, r3
 800a694:	2b00      	cmp	r3, #0
 800a696:	d034      	beq.n	800a702 <HAL_I2C_Master_Receive+0x186>
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d130      	bne.n	800a702 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	9300      	str	r3, [sp, #0]
 800a6a4:	6a3b      	ldr	r3, [r7, #32]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	2180      	movs	r1, #128	@ 0x80
 800a6aa:	68f8      	ldr	r0, [r7, #12]
 800a6ac:	f000 f9e8 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d001      	beq.n	800a6ba <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	e04d      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	2bff      	cmp	r3, #255	@ 0xff
 800a6c2:	d90e      	bls.n	800a6e2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	22ff      	movs	r2, #255	@ 0xff
 800a6c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6ce:	b2da      	uxtb	r2, r3
 800a6d0:	8979      	ldrh	r1, [r7, #10]
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 fc20 	bl	800af20 <I2C_TransferConfig>
 800a6e0:	e00f      	b.n	800a702 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6e6:	b29a      	uxth	r2, r3
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6f0:	b2da      	uxtb	r2, r3
 800a6f2:	8979      	ldrh	r1, [r7, #10]
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a6fc:	68f8      	ldr	r0, [r7, #12]
 800a6fe:	f000 fc0f 	bl	800af20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a706:	b29b      	uxth	r3, r3
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d19d      	bne.n	800a648 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a70c:	697a      	ldr	r2, [r7, #20]
 800a70e:	6a39      	ldr	r1, [r7, #32]
 800a710:	68f8      	ldr	r0, [r7, #12]
 800a712:	f000 fa55 	bl	800abc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d001      	beq.n	800a720 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800a71c:	2301      	movs	r3, #1
 800a71e:	e01a      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2220      	movs	r2, #32
 800a726:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	6859      	ldr	r1, [r3, #4]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681a      	ldr	r2, [r3, #0]
 800a732:	4b0c      	ldr	r3, [pc, #48]	@ (800a764 <HAL_I2C_Master_Receive+0x1e8>)
 800a734:	400b      	ands	r3, r1
 800a736:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2220      	movs	r2, #32
 800a73c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2200      	movs	r2, #0
 800a74c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a750:	2300      	movs	r3, #0
 800a752:	e000      	b.n	800a756 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800a754:	2302      	movs	r3, #2
  }
}
 800a756:	4618      	mov	r0, r3
 800a758:	3718      	adds	r7, #24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	80002400 	.word	0x80002400
 800a764:	fe00e800 	.word	0xfe00e800

0800a768 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b088      	sub	sp, #32
 800a76c:	af02      	add	r7, sp, #8
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	4608      	mov	r0, r1
 800a772:	4611      	mov	r1, r2
 800a774:	461a      	mov	r2, r3
 800a776:	4603      	mov	r3, r0
 800a778:	817b      	strh	r3, [r7, #10]
 800a77a:	460b      	mov	r3, r1
 800a77c:	813b      	strh	r3, [r7, #8]
 800a77e:	4613      	mov	r3, r2
 800a780:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b20      	cmp	r3, #32
 800a78c:	f040 80f9 	bne.w	800a982 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a790:	6a3b      	ldr	r3, [r7, #32]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <HAL_I2C_Mem_Write+0x34>
 800a796:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d105      	bne.n	800a7a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	e0ed      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d101      	bne.n	800a7b6 <HAL_I2C_Mem_Write+0x4e>
 800a7b2:	2302      	movs	r3, #2
 800a7b4:	e0e6      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a7be:	f7fd f861 	bl	8007884 <HAL_GetTick>
 800a7c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	2319      	movs	r3, #25
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a7d0:	68f8      	ldr	r0, [r7, #12]
 800a7d2:	f000 f955 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d001      	beq.n	800a7e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a7dc:	2301      	movs	r3, #1
 800a7de:	e0d1      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2221      	movs	r2, #33	@ 0x21
 800a7e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2240      	movs	r2, #64	@ 0x40
 800a7ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	6a3a      	ldr	r2, [r7, #32]
 800a7fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a800:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2200      	movs	r2, #0
 800a806:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a808:	88f8      	ldrh	r0, [r7, #6]
 800a80a:	893a      	ldrh	r2, [r7, #8]
 800a80c:	8979      	ldrh	r1, [r7, #10]
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a814:	9300      	str	r3, [sp, #0]
 800a816:	4603      	mov	r3, r0
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f000 f8b9 	bl	800a990 <I2C_RequestMemoryWrite>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d005      	beq.n	800a830 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	e0a9      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a834:	b29b      	uxth	r3, r3
 800a836:	2bff      	cmp	r3, #255	@ 0xff
 800a838:	d90e      	bls.n	800a858 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	22ff      	movs	r2, #255	@ 0xff
 800a83e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a844:	b2da      	uxtb	r2, r3
 800a846:	8979      	ldrh	r1, [r7, #10]
 800a848:	2300      	movs	r3, #0
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a850:	68f8      	ldr	r0, [r7, #12]
 800a852:	f000 fb65 	bl	800af20 <I2C_TransferConfig>
 800a856:	e00f      	b.n	800a878 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a85c:	b29a      	uxth	r2, r3
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a866:	b2da      	uxtb	r2, r3
 800a868:	8979      	ldrh	r1, [r7, #10]
 800a86a:	2300      	movs	r3, #0
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a872:	68f8      	ldr	r0, [r7, #12]
 800a874:	f000 fb54 	bl	800af20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a878:	697a      	ldr	r2, [r7, #20]
 800a87a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 f958 	bl	800ab32 <I2C_WaitOnTXISFlagUntilTimeout>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d001      	beq.n	800a88c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	e07b      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a890:	781a      	ldrb	r2, [r3, #0]
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a89c:	1c5a      	adds	r2, r3, #1
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	b29a      	uxth	r2, r3
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	b29a      	uxth	r2, r3
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d034      	beq.n	800a930 <HAL_I2C_Mem_Write+0x1c8>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d130      	bne.n	800a930 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	2180      	movs	r1, #128	@ 0x80
 800a8d8:	68f8      	ldr	r0, [r7, #12]
 800a8da:	f000 f8d1 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d001      	beq.n	800a8e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e04d      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	2bff      	cmp	r3, #255	@ 0xff
 800a8f0:	d90e      	bls.n	800a910 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	22ff      	movs	r2, #255	@ 0xff
 800a8f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8fc:	b2da      	uxtb	r2, r3
 800a8fe:	8979      	ldrh	r1, [r7, #10]
 800a900:	2300      	movs	r3, #0
 800a902:	9300      	str	r3, [sp, #0]
 800a904:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f000 fb09 	bl	800af20 <I2C_TransferConfig>
 800a90e:	e00f      	b.n	800a930 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a914:	b29a      	uxth	r2, r3
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	8979      	ldrh	r1, [r7, #10]
 800a922:	2300      	movs	r3, #0
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f000 faf8 	bl	800af20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a934:	b29b      	uxth	r3, r3
 800a936:	2b00      	cmp	r3, #0
 800a938:	d19e      	bne.n	800a878 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a93e:	68f8      	ldr	r0, [r7, #12]
 800a940:	f000 f93e 	bl	800abc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a944:	4603      	mov	r3, r0
 800a946:	2b00      	cmp	r3, #0
 800a948:	d001      	beq.n	800a94e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a94a:	2301      	movs	r3, #1
 800a94c:	e01a      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2220      	movs	r2, #32
 800a954:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	6859      	ldr	r1, [r3, #4]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	4b0a      	ldr	r3, [pc, #40]	@ (800a98c <HAL_I2C_Mem_Write+0x224>)
 800a962:	400b      	ands	r3, r1
 800a964:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2220      	movs	r2, #32
 800a96a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2200      	movs	r2, #0
 800a972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2200      	movs	r2, #0
 800a97a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a97e:	2300      	movs	r3, #0
 800a980:	e000      	b.n	800a984 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a982:	2302      	movs	r3, #2
  }
}
 800a984:	4618      	mov	r0, r3
 800a986:	3718      	adds	r7, #24
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}
 800a98c:	fe00e800 	.word	0xfe00e800

0800a990 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af02      	add	r7, sp, #8
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	4608      	mov	r0, r1
 800a99a:	4611      	mov	r1, r2
 800a99c:	461a      	mov	r2, r3
 800a99e:	4603      	mov	r3, r0
 800a9a0:	817b      	strh	r3, [r7, #10]
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	813b      	strh	r3, [r7, #8]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a9aa:	88fb      	ldrh	r3, [r7, #6]
 800a9ac:	b2da      	uxtb	r2, r3
 800a9ae:	8979      	ldrh	r1, [r7, #10]
 800a9b0:	4b20      	ldr	r3, [pc, #128]	@ (800aa34 <I2C_RequestMemoryWrite+0xa4>)
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 fab1 	bl	800af20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9be:	69fa      	ldr	r2, [r7, #28]
 800a9c0:	69b9      	ldr	r1, [r7, #24]
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f000 f8b5 	bl	800ab32 <I2C_WaitOnTXISFlagUntilTimeout>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d001      	beq.n	800a9d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e02c      	b.n	800aa2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a9d2:	88fb      	ldrh	r3, [r7, #6]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d105      	bne.n	800a9e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a9d8:	893b      	ldrh	r3, [r7, #8]
 800a9da:	b2da      	uxtb	r2, r3
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a9e2:	e015      	b.n	800aa10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a9e4:	893b      	ldrh	r3, [r7, #8]
 800a9e6:	0a1b      	lsrs	r3, r3, #8
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9f2:	69fa      	ldr	r2, [r7, #28]
 800a9f4:	69b9      	ldr	r1, [r7, #24]
 800a9f6:	68f8      	ldr	r0, [r7, #12]
 800a9f8:	f000 f89b 	bl	800ab32 <I2C_WaitOnTXISFlagUntilTimeout>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d001      	beq.n	800aa06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800aa02:	2301      	movs	r3, #1
 800aa04:	e012      	b.n	800aa2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aa06:	893b      	ldrh	r3, [r7, #8]
 800aa08:	b2da      	uxtb	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800aa10:	69fb      	ldr	r3, [r7, #28]
 800aa12:	9300      	str	r3, [sp, #0]
 800aa14:	69bb      	ldr	r3, [r7, #24]
 800aa16:	2200      	movs	r2, #0
 800aa18:	2180      	movs	r1, #128	@ 0x80
 800aa1a:	68f8      	ldr	r0, [r7, #12]
 800aa1c:	f000 f830 	bl	800aa80 <I2C_WaitOnFlagUntilTimeout>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d001      	beq.n	800aa2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800aa26:	2301      	movs	r3, #1
 800aa28:	e000      	b.n	800aa2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800aa2a:	2300      	movs	r3, #0
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3710      	adds	r7, #16
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	80002000 	.word	0x80002000

0800aa38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	699b      	ldr	r3, [r3, #24]
 800aa46:	f003 0302 	and.w	r3, r3, #2
 800aa4a:	2b02      	cmp	r3, #2
 800aa4c:	d103      	bne.n	800aa56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2200      	movs	r2, #0
 800aa54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	f003 0301 	and.w	r3, r3, #1
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d007      	beq.n	800aa74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	699a      	ldr	r2, [r3, #24]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f042 0201 	orr.w	r2, r2, #1
 800aa72:	619a      	str	r2, [r3, #24]
  }
}
 800aa74:	bf00      	nop
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	603b      	str	r3, [r7, #0]
 800aa8c:	4613      	mov	r3, r2
 800aa8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aa90:	e03b      	b.n	800ab0a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa92:	69ba      	ldr	r2, [r7, #24]
 800aa94:	6839      	ldr	r1, [r7, #0]
 800aa96:	68f8      	ldr	r0, [r7, #12]
 800aa98:	f000 f962 	bl	800ad60 <I2C_IsErrorOccurred>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d001      	beq.n	800aaa6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	e041      	b.n	800ab2a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaac:	d02d      	beq.n	800ab0a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaae:	f7fc fee9 	bl	8007884 <HAL_GetTick>
 800aab2:	4602      	mov	r2, r0
 800aab4:	69bb      	ldr	r3, [r7, #24]
 800aab6:	1ad3      	subs	r3, r2, r3
 800aab8:	683a      	ldr	r2, [r7, #0]
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d302      	bcc.n	800aac4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d122      	bne.n	800ab0a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	699a      	ldr	r2, [r3, #24]
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	4013      	ands	r3, r2
 800aace:	68ba      	ldr	r2, [r7, #8]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	bf0c      	ite	eq
 800aad4:	2301      	moveq	r3, #1
 800aad6:	2300      	movne	r3, #0
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	461a      	mov	r2, r3
 800aadc:	79fb      	ldrb	r3, [r7, #7]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d113      	bne.n	800ab0a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aae6:	f043 0220 	orr.w	r2, r3, #32
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2220      	movs	r2, #32
 800aaf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2200      	movs	r2, #0
 800ab02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	e00f      	b.n	800ab2a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	699a      	ldr	r2, [r3, #24]
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	4013      	ands	r3, r2
 800ab14:	68ba      	ldr	r2, [r7, #8]
 800ab16:	429a      	cmp	r2, r3
 800ab18:	bf0c      	ite	eq
 800ab1a:	2301      	moveq	r3, #1
 800ab1c:	2300      	movne	r3, #0
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	461a      	mov	r2, r3
 800ab22:	79fb      	ldrb	r3, [r7, #7]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d0b4      	beq.n	800aa92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab28:	2300      	movs	r3, #0
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b084      	sub	sp, #16
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	60f8      	str	r0, [r7, #12]
 800ab3a:	60b9      	str	r1, [r7, #8]
 800ab3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ab3e:	e033      	b.n	800aba8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab40:	687a      	ldr	r2, [r7, #4]
 800ab42:	68b9      	ldr	r1, [r7, #8]
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 f90b 	bl	800ad60 <I2C_IsErrorOccurred>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d001      	beq.n	800ab54 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	e031      	b.n	800abb8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab5a:	d025      	beq.n	800aba8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab5c:	f7fc fe92 	bl	8007884 <HAL_GetTick>
 800ab60:	4602      	mov	r2, r0
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	1ad3      	subs	r3, r2, r3
 800ab66:	68ba      	ldr	r2, [r7, #8]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d302      	bcc.n	800ab72 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d11a      	bne.n	800aba8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	699b      	ldr	r3, [r3, #24]
 800ab78:	f003 0302 	and.w	r3, r3, #2
 800ab7c:	2b02      	cmp	r3, #2
 800ab7e:	d013      	beq.n	800aba8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab84:	f043 0220 	orr.w	r2, r3, #32
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2220      	movs	r2, #32
 800ab90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2200      	movs	r2, #0
 800ab98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	e007      	b.n	800abb8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	699b      	ldr	r3, [r3, #24]
 800abae:	f003 0302 	and.w	r3, r3, #2
 800abb2:	2b02      	cmp	r3, #2
 800abb4:	d1c4      	bne.n	800ab40 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3710      	adds	r7, #16
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800abcc:	e02f      	b.n	800ac2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	68b9      	ldr	r1, [r7, #8]
 800abd2:	68f8      	ldr	r0, [r7, #12]
 800abd4:	f000 f8c4 	bl	800ad60 <I2C_IsErrorOccurred>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d001      	beq.n	800abe2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	e02d      	b.n	800ac3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abe2:	f7fc fe4f 	bl	8007884 <HAL_GetTick>
 800abe6:	4602      	mov	r2, r0
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	1ad3      	subs	r3, r2, r3
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	429a      	cmp	r2, r3
 800abf0:	d302      	bcc.n	800abf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d11a      	bne.n	800ac2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	699b      	ldr	r3, [r3, #24]
 800abfe:	f003 0320 	and.w	r3, r3, #32
 800ac02:	2b20      	cmp	r3, #32
 800ac04:	d013      	beq.n	800ac2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac0a:	f043 0220 	orr.w	r2, r3, #32
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2220      	movs	r2, #32
 800ac16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2200      	movs	r2, #0
 800ac26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e007      	b.n	800ac3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	699b      	ldr	r3, [r3, #24]
 800ac34:	f003 0320 	and.w	r3, r3, #32
 800ac38:	2b20      	cmp	r3, #32
 800ac3a:	d1c8      	bne.n	800abce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3710      	adds	r7, #16
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
	...

0800ac48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac54:	2300      	movs	r3, #0
 800ac56:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800ac58:	e071      	b.n	800ad3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	68b9      	ldr	r1, [r7, #8]
 800ac5e:	68f8      	ldr	r0, [r7, #12]
 800ac60:	f000 f87e 	bl	800ad60 <I2C_IsErrorOccurred>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d001      	beq.n	800ac6e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	699b      	ldr	r3, [r3, #24]
 800ac74:	f003 0320 	and.w	r3, r3, #32
 800ac78:	2b20      	cmp	r3, #32
 800ac7a:	d13b      	bne.n	800acf4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800ac7c:	7dfb      	ldrb	r3, [r7, #23]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d138      	bne.n	800acf4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	f003 0304 	and.w	r3, r3, #4
 800ac8c:	2b04      	cmp	r3, #4
 800ac8e:	d105      	bne.n	800ac9c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d001      	beq.n	800ac9c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	699b      	ldr	r3, [r3, #24]
 800aca2:	f003 0310 	and.w	r3, r3, #16
 800aca6:	2b10      	cmp	r3, #16
 800aca8:	d121      	bne.n	800acee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	2210      	movs	r2, #16
 800acb0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	2204      	movs	r2, #4
 800acb6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	2220      	movs	r2, #32
 800acbe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	6859      	ldr	r1, [r3, #4]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	4b24      	ldr	r3, [pc, #144]	@ (800ad5c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800accc:	400b      	ands	r3, r1
 800acce:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2220      	movs	r2, #32
 800acd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2200      	movs	r2, #0
 800acdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2200      	movs	r2, #0
 800ace4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800ace8:	2301      	movs	r3, #1
 800acea:	75fb      	strb	r3, [r7, #23]
 800acec:	e002      	b.n	800acf4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800acf4:	f7fc fdc6 	bl	8007884 <HAL_GetTick>
 800acf8:	4602      	mov	r2, r0
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	1ad3      	subs	r3, r2, r3
 800acfe:	68ba      	ldr	r2, [r7, #8]
 800ad00:	429a      	cmp	r2, r3
 800ad02:	d302      	bcc.n	800ad0a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d119      	bne.n	800ad3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800ad0a:	7dfb      	ldrb	r3, [r7, #23]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d116      	bne.n	800ad3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	699b      	ldr	r3, [r3, #24]
 800ad16:	f003 0304 	and.w	r3, r3, #4
 800ad1a:	2b04      	cmp	r3, #4
 800ad1c:	d00f      	beq.n	800ad3e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad22:	f043 0220 	orr.w	r2, r3, #32
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2220      	movs	r2, #32
 800ad2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2200      	movs	r2, #0
 800ad36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	f003 0304 	and.w	r3, r3, #4
 800ad48:	2b04      	cmp	r3, #4
 800ad4a:	d002      	beq.n	800ad52 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800ad4c:	7dfb      	ldrb	r3, [r7, #23]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d083      	beq.n	800ac5a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800ad52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3718      	adds	r7, #24
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	fe00e800 	.word	0xfe00e800

0800ad60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08a      	sub	sp, #40	@ 0x28
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	60f8      	str	r0, [r7, #12]
 800ad68:	60b9      	str	r1, [r7, #8]
 800ad6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	699b      	ldr	r3, [r3, #24]
 800ad78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	f003 0310 	and.w	r3, r3, #16
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d068      	beq.n	800ae5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2210      	movs	r2, #16
 800ad92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ad94:	e049      	b.n	800ae2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad9c:	d045      	beq.n	800ae2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ad9e:	f7fc fd71 	bl	8007884 <HAL_GetTick>
 800ada2:	4602      	mov	r2, r0
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	1ad3      	subs	r3, r2, r3
 800ada8:	68ba      	ldr	r2, [r7, #8]
 800adaa:	429a      	cmp	r2, r3
 800adac:	d302      	bcc.n	800adb4 <I2C_IsErrorOccurred+0x54>
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d13a      	bne.n	800ae2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800adc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	699b      	ldr	r3, [r3, #24]
 800adce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800add2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800add6:	d121      	bne.n	800ae1c <I2C_IsErrorOccurred+0xbc>
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800adde:	d01d      	beq.n	800ae1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800ade0:	7cfb      	ldrb	r3, [r7, #19]
 800ade2:	2b20      	cmp	r3, #32
 800ade4:	d01a      	beq.n	800ae1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	685a      	ldr	r2, [r3, #4]
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800adf4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800adf6:	f7fc fd45 	bl	8007884 <HAL_GetTick>
 800adfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800adfc:	e00e      	b.n	800ae1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800adfe:	f7fc fd41 	bl	8007884 <HAL_GetTick>
 800ae02:	4602      	mov	r2, r0
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	1ad3      	subs	r3, r2, r3
 800ae08:	2b19      	cmp	r3, #25
 800ae0a:	d907      	bls.n	800ae1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	f043 0320 	orr.w	r3, r3, #32
 800ae12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800ae14:	2301      	movs	r3, #1
 800ae16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800ae1a:	e006      	b.n	800ae2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	699b      	ldr	r3, [r3, #24]
 800ae22:	f003 0320 	and.w	r3, r3, #32
 800ae26:	2b20      	cmp	r3, #32
 800ae28:	d1e9      	bne.n	800adfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	f003 0320 	and.w	r3, r3, #32
 800ae34:	2b20      	cmp	r3, #32
 800ae36:	d003      	beq.n	800ae40 <I2C_IsErrorOccurred+0xe0>
 800ae38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d0aa      	beq.n	800ad96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ae40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d103      	bne.n	800ae50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2220      	movs	r2, #32
 800ae4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ae50:	6a3b      	ldr	r3, [r7, #32]
 800ae52:	f043 0304 	orr.w	r3, r3, #4
 800ae56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800ae58:	2301      	movs	r3, #1
 800ae5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	699b      	ldr	r3, [r3, #24]
 800ae64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00b      	beq.n	800ae88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ae70:	6a3b      	ldr	r3, [r7, #32]
 800ae72:	f043 0301 	orr.w	r3, r3, #1
 800ae76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ae80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ae88:	69bb      	ldr	r3, [r7, #24]
 800ae8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00b      	beq.n	800aeaa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ae92:	6a3b      	ldr	r3, [r7, #32]
 800ae94:	f043 0308 	orr.w	r3, r3, #8
 800ae98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800aea2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d00b      	beq.n	800aecc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	f043 0302 	orr.w	r3, r3, #2
 800aeba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aec4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aec6:	2301      	movs	r3, #1
 800aec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800aecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d01c      	beq.n	800af0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aed4:	68f8      	ldr	r0, [r7, #12]
 800aed6:	f7ff fdaf 	bl	800aa38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	6859      	ldr	r1, [r3, #4]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681a      	ldr	r2, [r3, #0]
 800aee4:	4b0d      	ldr	r3, [pc, #52]	@ (800af1c <I2C_IsErrorOccurred+0x1bc>)
 800aee6:	400b      	ands	r3, r1
 800aee8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aeee:	6a3b      	ldr	r3, [r7, #32]
 800aef0:	431a      	orrs	r2, r3
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2220      	movs	r2, #32
 800aefa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2200      	movs	r2, #0
 800af02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2200      	movs	r2, #0
 800af0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800af0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800af12:	4618      	mov	r0, r3
 800af14:	3728      	adds	r7, #40	@ 0x28
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop
 800af1c:	fe00e800 	.word	0xfe00e800

0800af20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800af20:	b480      	push	{r7}
 800af22:	b087      	sub	sp, #28
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	607b      	str	r3, [r7, #4]
 800af2a:	460b      	mov	r3, r1
 800af2c:	817b      	strh	r3, [r7, #10]
 800af2e:	4613      	mov	r3, r2
 800af30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af32:	897b      	ldrh	r3, [r7, #10]
 800af34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800af38:	7a7b      	ldrb	r3, [r7, #9]
 800af3a:	041b      	lsls	r3, r3, #16
 800af3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af46:	6a3b      	ldr	r3, [r7, #32]
 800af48:	4313      	orrs	r3, r2
 800af4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	685a      	ldr	r2, [r3, #4]
 800af56:	6a3b      	ldr	r3, [r7, #32]
 800af58:	0d5b      	lsrs	r3, r3, #21
 800af5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800af5e:	4b08      	ldr	r3, [pc, #32]	@ (800af80 <I2C_TransferConfig+0x60>)
 800af60:	430b      	orrs	r3, r1
 800af62:	43db      	mvns	r3, r3
 800af64:	ea02 0103 	and.w	r1, r2, r3
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	697a      	ldr	r2, [r7, #20]
 800af6e:	430a      	orrs	r2, r1
 800af70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800af72:	bf00      	nop
 800af74:	371c      	adds	r7, #28
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	03ff63ff 	.word	0x03ff63ff

0800af84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800af84:	b480      	push	{r7}
 800af86:	b083      	sub	sp, #12
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af94:	b2db      	uxtb	r3, r3
 800af96:	2b20      	cmp	r3, #32
 800af98:	d138      	bne.n	800b00c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d101      	bne.n	800afa8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800afa4:	2302      	movs	r3, #2
 800afa6:	e032      	b.n	800b00e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2224      	movs	r2, #36	@ 0x24
 800afb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f022 0201 	bic.w	r2, r2, #1
 800afc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800afd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	6819      	ldr	r1, [r3, #0]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	683a      	ldr	r2, [r7, #0]
 800afe4:	430a      	orrs	r2, r1
 800afe6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f042 0201 	orr.w	r2, r2, #1
 800aff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2220      	movs	r2, #32
 800affc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2200      	movs	r2, #0
 800b004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b008:	2300      	movs	r3, #0
 800b00a:	e000      	b.n	800b00e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b00c:	2302      	movs	r3, #2
  }
}
 800b00e:	4618      	mov	r0, r3
 800b010:	370c      	adds	r7, #12
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr

0800b01a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b01a:	b480      	push	{r7}
 800b01c:	b085      	sub	sp, #20
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
 800b022:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	2b20      	cmp	r3, #32
 800b02e:	d139      	bne.n	800b0a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b036:	2b01      	cmp	r3, #1
 800b038:	d101      	bne.n	800b03e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b03a:	2302      	movs	r3, #2
 800b03c:	e033      	b.n	800b0a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2201      	movs	r2, #1
 800b042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2224      	movs	r2, #36	@ 0x24
 800b04a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	681a      	ldr	r2, [r3, #0]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f022 0201 	bic.w	r2, r2, #1
 800b05c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b06c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	021b      	lsls	r3, r3, #8
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	4313      	orrs	r3, r2
 800b076:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	68fa      	ldr	r2, [r7, #12]
 800b07e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f042 0201 	orr.w	r2, r2, #1
 800b08e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2220      	movs	r2, #32
 800b094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2200      	movs	r2, #0
 800b09c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	e000      	b.n	800b0a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b0a4:	2302      	movs	r3, #2
  }
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3714      	adds	r7, #20
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr

0800b0b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b0b2:	b580      	push	{r7, lr}
 800b0b4:	b084      	sub	sp, #16
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d101      	bne.n	800b0c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e0c0      	b.n	800b246 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d106      	bne.n	800b0de <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f00b fd2f 	bl	8016b3c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2203      	movs	r2, #3
 800b0e2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f004 ff7f 	bl	800ffee <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	73fb      	strb	r3, [r7, #15]
 800b0f4:	e03e      	b.n	800b174 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b0f6:	7bfa      	ldrb	r2, [r7, #15]
 800b0f8:	6879      	ldr	r1, [r7, #4]
 800b0fa:	4613      	mov	r3, r2
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	4413      	add	r3, r2
 800b100:	00db      	lsls	r3, r3, #3
 800b102:	440b      	add	r3, r1
 800b104:	3311      	adds	r3, #17
 800b106:	2201      	movs	r2, #1
 800b108:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b10a:	7bfa      	ldrb	r2, [r7, #15]
 800b10c:	6879      	ldr	r1, [r7, #4]
 800b10e:	4613      	mov	r3, r2
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	4413      	add	r3, r2
 800b114:	00db      	lsls	r3, r3, #3
 800b116:	440b      	add	r3, r1
 800b118:	3310      	adds	r3, #16
 800b11a:	7bfa      	ldrb	r2, [r7, #15]
 800b11c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b11e:	7bfa      	ldrb	r2, [r7, #15]
 800b120:	6879      	ldr	r1, [r7, #4]
 800b122:	4613      	mov	r3, r2
 800b124:	009b      	lsls	r3, r3, #2
 800b126:	4413      	add	r3, r2
 800b128:	00db      	lsls	r3, r3, #3
 800b12a:	440b      	add	r3, r1
 800b12c:	3313      	adds	r3, #19
 800b12e:	2200      	movs	r2, #0
 800b130:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b132:	7bfa      	ldrb	r2, [r7, #15]
 800b134:	6879      	ldr	r1, [r7, #4]
 800b136:	4613      	mov	r3, r2
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	4413      	add	r3, r2
 800b13c:	00db      	lsls	r3, r3, #3
 800b13e:	440b      	add	r3, r1
 800b140:	3320      	adds	r3, #32
 800b142:	2200      	movs	r2, #0
 800b144:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b146:	7bfa      	ldrb	r2, [r7, #15]
 800b148:	6879      	ldr	r1, [r7, #4]
 800b14a:	4613      	mov	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	4413      	add	r3, r2
 800b150:	00db      	lsls	r3, r3, #3
 800b152:	440b      	add	r3, r1
 800b154:	3324      	adds	r3, #36	@ 0x24
 800b156:	2200      	movs	r2, #0
 800b158:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b15a:	7bfb      	ldrb	r3, [r7, #15]
 800b15c:	6879      	ldr	r1, [r7, #4]
 800b15e:	1c5a      	adds	r2, r3, #1
 800b160:	4613      	mov	r3, r2
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	4413      	add	r3, r2
 800b166:	00db      	lsls	r3, r3, #3
 800b168:	440b      	add	r3, r1
 800b16a:	2200      	movs	r2, #0
 800b16c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b16e:	7bfb      	ldrb	r3, [r7, #15]
 800b170:	3301      	adds	r3, #1
 800b172:	73fb      	strb	r3, [r7, #15]
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	791b      	ldrb	r3, [r3, #4]
 800b178:	7bfa      	ldrb	r2, [r7, #15]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d3bb      	bcc.n	800b0f6 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b17e:	2300      	movs	r3, #0
 800b180:	73fb      	strb	r3, [r7, #15]
 800b182:	e044      	b.n	800b20e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b184:	7bfa      	ldrb	r2, [r7, #15]
 800b186:	6879      	ldr	r1, [r7, #4]
 800b188:	4613      	mov	r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	4413      	add	r3, r2
 800b18e:	00db      	lsls	r3, r3, #3
 800b190:	440b      	add	r3, r1
 800b192:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800b196:	2200      	movs	r2, #0
 800b198:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b19a:	7bfa      	ldrb	r2, [r7, #15]
 800b19c:	6879      	ldr	r1, [r7, #4]
 800b19e:	4613      	mov	r3, r2
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	4413      	add	r3, r2
 800b1a4:	00db      	lsls	r3, r3, #3
 800b1a6:	440b      	add	r3, r1
 800b1a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b1ac:	7bfa      	ldrb	r2, [r7, #15]
 800b1ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b1b0:	7bfa      	ldrb	r2, [r7, #15]
 800b1b2:	6879      	ldr	r1, [r7, #4]
 800b1b4:	4613      	mov	r3, r2
 800b1b6:	009b      	lsls	r3, r3, #2
 800b1b8:	4413      	add	r3, r2
 800b1ba:	00db      	lsls	r3, r3, #3
 800b1bc:	440b      	add	r3, r1
 800b1be:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b1c6:	7bfa      	ldrb	r2, [r7, #15]
 800b1c8:	6879      	ldr	r1, [r7, #4]
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	00db      	lsls	r3, r3, #3
 800b1d2:	440b      	add	r3, r1
 800b1d4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800b1d8:	2200      	movs	r2, #0
 800b1da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b1dc:	7bfa      	ldrb	r2, [r7, #15]
 800b1de:	6879      	ldr	r1, [r7, #4]
 800b1e0:	4613      	mov	r3, r2
 800b1e2:	009b      	lsls	r3, r3, #2
 800b1e4:	4413      	add	r3, r2
 800b1e6:	00db      	lsls	r3, r3, #3
 800b1e8:	440b      	add	r3, r1
 800b1ea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b1f2:	7bfa      	ldrb	r2, [r7, #15]
 800b1f4:	6879      	ldr	r1, [r7, #4]
 800b1f6:	4613      	mov	r3, r2
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	4413      	add	r3, r2
 800b1fc:	00db      	lsls	r3, r3, #3
 800b1fe:	440b      	add	r3, r1
 800b200:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800b204:	2200      	movs	r2, #0
 800b206:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b208:	7bfb      	ldrb	r3, [r7, #15]
 800b20a:	3301      	adds	r3, #1
 800b20c:	73fb      	strb	r3, [r7, #15]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	791b      	ldrb	r3, [r3, #4]
 800b212:	7bfa      	ldrb	r2, [r7, #15]
 800b214:	429a      	cmp	r2, r3
 800b216:	d3b5      	bcc.n	800b184 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6818      	ldr	r0, [r3, #0]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	3304      	adds	r3, #4
 800b220:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b224:	f004 fefe 	bl	8010024 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2201      	movs	r2, #1
 800b232:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	7a9b      	ldrb	r3, [r3, #10]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d102      	bne.n	800b244 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f001 fc0e 	bl	800ca60 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800b244:	2300      	movs	r3, #0
}
 800b246:	4618      	mov	r0, r3
 800b248:	3710      	adds	r7, #16
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}

0800b24e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b24e:	b580      	push	{r7, lr}
 800b250:	b082      	sub	sp, #8
 800b252:	af00      	add	r7, sp, #0
 800b254:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d101      	bne.n	800b264 <HAL_PCD_Start+0x16>
 800b260:	2302      	movs	r3, #2
 800b262:	e012      	b.n	800b28a <HAL_PCD_Start+0x3c>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	4618      	mov	r0, r3
 800b272:	f004 fea5 	bl	800ffc0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4618      	mov	r0, r3
 800b27c:	f006 fc82 	bl	8011b84 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2200      	movs	r2, #0
 800b284:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3708      	adds	r7, #8
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b084      	sub	sp, #16
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f006 fc87 	bl	8011bb2 <USB_ReadInterrupts>
 800b2a4:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d003      	beq.n	800b2b8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 fb06 	bl	800b8c2 <PCD_EP_ISR_Handler>

    return;
 800b2b6:	e110      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d013      	beq.n	800b2ea <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b2ca:	b29a      	uxth	r2, r3
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b2d4:	b292      	uxth	r2, r2
 800b2d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f00b fcbf 	bl	8016c5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 f8fc 	bl	800b4e0 <HAL_PCD_SetAddress>

    return;
 800b2e8:	e0f7      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d00c      	beq.n	800b30e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b2fc:	b29a      	uxth	r2, r3
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b306:	b292      	uxth	r2, r2
 800b308:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b30c:	e0e5      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b314:	2b00      	cmp	r3, #0
 800b316:	d00c      	beq.n	800b332 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b320:	b29a      	uxth	r2, r3
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b32a:	b292      	uxth	r2, r2
 800b32c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b330:	e0d3      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d034      	beq.n	800b3a6 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b344:	b29a      	uxth	r2, r3
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f022 0204 	bic.w	r2, r2, #4
 800b34e:	b292      	uxth	r2, r2
 800b350:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b35c:	b29a      	uxth	r2, r3
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f022 0208 	bic.w	r2, r2, #8
 800b366:	b292      	uxth	r2, r2
 800b368:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b372:	2b01      	cmp	r3, #1
 800b374:	d107      	bne.n	800b386 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2200      	movs	r2, #0
 800b37a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b37e:	2100      	movs	r1, #0
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f00b fe5f 	bl	8017044 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f00b fca2 	bl	8016cd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b394:	b29a      	uxth	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b39e:	b292      	uxth	r2, r2
 800b3a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b3a4:	e099      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d027      	beq.n	800b400 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b3b8:	b29a      	uxth	r2, r3
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f042 0208 	orr.w	r2, r2, #8
 800b3c2:	b292      	uxth	r2, r2
 800b3c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b3d0:	b29a      	uxth	r2, r3
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b3da:	b292      	uxth	r2, r2
 800b3dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b3e8:	b29a      	uxth	r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f042 0204 	orr.w	r2, r2, #4
 800b3f2:	b292      	uxth	r2, r2
 800b3f4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f00b fc4f 	bl	8016c9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b3fe:	e06c      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b406:	2b00      	cmp	r3, #0
 800b408:	d040      	beq.n	800b48c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b412:	b29a      	uxth	r2, r3
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b41c:	b292      	uxth	r2, r2
 800b41e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d12b      	bne.n	800b484 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b434:	b29a      	uxth	r2, r3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f042 0204 	orr.w	r2, r2, #4
 800b43e:	b292      	uxth	r2, r2
 800b440:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b44c:	b29a      	uxth	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f042 0208 	orr.w	r2, r2, #8
 800b456:	b292      	uxth	r2, r2
 800b458:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	089b      	lsrs	r3, r3, #2
 800b470:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b47a:	2101      	movs	r1, #1
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f00b fde1 	bl	8017044 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800b482:	e02a      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f00b fc09 	bl	8016c9c <HAL_PCD_SuspendCallback>
    return;
 800b48a:	e026      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00f      	beq.n	800b4b6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b49e:	b29a      	uxth	r2, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f00b fbc7 	bl	8016c42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b4b4:	e011      	b.n	800b4da <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d00c      	beq.n	800b4da <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b4d2:	b292      	uxth	r2, r2
 800b4d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b4d8:	bf00      	nop
  }
}
 800b4da:	3710      	adds	r7, #16
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d101      	bne.n	800b4fa <HAL_PCD_SetAddress+0x1a>
 800b4f6:	2302      	movs	r3, #2
 800b4f8:	e012      	b.n	800b520 <HAL_PCD_SetAddress+0x40>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2201      	movs	r2, #1
 800b4fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	78fa      	ldrb	r2, [r7, #3]
 800b506:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	78fa      	ldrb	r2, [r7, #3]
 800b50e:	4611      	mov	r1, r2
 800b510:	4618      	mov	r0, r3
 800b512:	f006 fb23 	bl	8011b5c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b51e:	2300      	movs	r3, #0
}
 800b520:	4618      	mov	r0, r3
 800b522:	3708      	adds	r7, #8
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b084      	sub	sp, #16
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	4608      	mov	r0, r1
 800b532:	4611      	mov	r1, r2
 800b534:	461a      	mov	r2, r3
 800b536:	4603      	mov	r3, r0
 800b538:	70fb      	strb	r3, [r7, #3]
 800b53a:	460b      	mov	r3, r1
 800b53c:	803b      	strh	r3, [r7, #0]
 800b53e:	4613      	mov	r3, r2
 800b540:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800b542:	2300      	movs	r3, #0
 800b544:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b546:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	da0e      	bge.n	800b56c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b54e:	78fb      	ldrb	r3, [r7, #3]
 800b550:	f003 0207 	and.w	r2, r3, #7
 800b554:	4613      	mov	r3, r2
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4413      	add	r3, r2
 800b55a:	00db      	lsls	r3, r3, #3
 800b55c:	3310      	adds	r3, #16
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	4413      	add	r3, r2
 800b562:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2201      	movs	r2, #1
 800b568:	705a      	strb	r2, [r3, #1]
 800b56a:	e00e      	b.n	800b58a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b56c:	78fb      	ldrb	r3, [r7, #3]
 800b56e:	f003 0207 	and.w	r2, r3, #7
 800b572:	4613      	mov	r3, r2
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	4413      	add	r3, r2
 800b578:	00db      	lsls	r3, r3, #3
 800b57a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	4413      	add	r3, r2
 800b582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b58a:	78fb      	ldrb	r3, [r7, #3]
 800b58c:	f003 0307 	and.w	r3, r3, #7
 800b590:	b2da      	uxtb	r2, r3
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800b596:	883b      	ldrh	r3, [r7, #0]
 800b598:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	78ba      	ldrb	r2, [r7, #2]
 800b5a4:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b5a6:	78bb      	ldrb	r3, [r7, #2]
 800b5a8:	2b02      	cmp	r3, #2
 800b5aa:	d102      	bne.n	800b5b2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d101      	bne.n	800b5c0 <HAL_PCD_EP_Open+0x98>
 800b5bc:	2302      	movs	r3, #2
 800b5be:	e00e      	b.n	800b5de <HAL_PCD_EP_Open+0xb6>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	68f9      	ldr	r1, [r7, #12]
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f004 fd46 	bl	8010060 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800b5dc:	7afb      	ldrb	r3, [r7, #11]
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b084      	sub	sp, #16
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
 800b5ee:	460b      	mov	r3, r1
 800b5f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b5f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	da0e      	bge.n	800b618 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b5fa:	78fb      	ldrb	r3, [r7, #3]
 800b5fc:	f003 0207 	and.w	r2, r3, #7
 800b600:	4613      	mov	r3, r2
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	4413      	add	r3, r2
 800b606:	00db      	lsls	r3, r3, #3
 800b608:	3310      	adds	r3, #16
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	4413      	add	r3, r2
 800b60e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	2201      	movs	r2, #1
 800b614:	705a      	strb	r2, [r3, #1]
 800b616:	e00e      	b.n	800b636 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b618:	78fb      	ldrb	r3, [r7, #3]
 800b61a:	f003 0207 	and.w	r2, r3, #7
 800b61e:	4613      	mov	r3, r2
 800b620:	009b      	lsls	r3, r3, #2
 800b622:	4413      	add	r3, r2
 800b624:	00db      	lsls	r3, r3, #3
 800b626:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	4413      	add	r3, r2
 800b62e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2200      	movs	r2, #0
 800b634:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800b636:	78fb      	ldrb	r3, [r7, #3]
 800b638:	f003 0307 	and.w	r3, r3, #7
 800b63c:	b2da      	uxtb	r2, r3
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d101      	bne.n	800b650 <HAL_PCD_EP_Close+0x6a>
 800b64c:	2302      	movs	r3, #2
 800b64e:	e00e      	b.n	800b66e <HAL_PCD_EP_Close+0x88>
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2201      	movs	r2, #1
 800b654:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	68f9      	ldr	r1, [r7, #12]
 800b65e:	4618      	mov	r0, r3
 800b660:	f005 f9e6 	bl	8010a30 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2200      	movs	r2, #0
 800b668:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3710      	adds	r7, #16
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}

0800b676 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b676:	b580      	push	{r7, lr}
 800b678:	b086      	sub	sp, #24
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	60f8      	str	r0, [r7, #12]
 800b67e:	607a      	str	r2, [r7, #4]
 800b680:	603b      	str	r3, [r7, #0]
 800b682:	460b      	mov	r3, r1
 800b684:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b686:	7afb      	ldrb	r3, [r7, #11]
 800b688:	f003 0207 	and.w	r2, r3, #7
 800b68c:	4613      	mov	r3, r2
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	4413      	add	r3, r2
 800b692:	00db      	lsls	r3, r3, #3
 800b694:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	4413      	add	r3, r2
 800b69c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b6b6:	7afb      	ldrb	r3, [r7, #11]
 800b6b8:	f003 0307 	and.w	r3, r3, #7
 800b6bc:	b2da      	uxtb	r2, r3
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	6979      	ldr	r1, [r7, #20]
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f005 fb9e 	bl	8010e0a <USB_EPStartXfer>

  return HAL_OK;
 800b6ce:	2300      	movs	r3, #0
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3718      	adds	r7, #24
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b6e4:	78fb      	ldrb	r3, [r7, #3]
 800b6e6:	f003 0207 	and.w	r2, r3, #7
 800b6ea:	6879      	ldr	r1, [r7, #4]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	00db      	lsls	r3, r3, #3
 800b6f4:	440b      	add	r3, r1
 800b6f6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800b6fa:	681b      	ldr	r3, [r3, #0]
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	370c      	adds	r7, #12
 800b700:	46bd      	mov	sp, r7
 800b702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b706:	4770      	bx	lr

0800b708 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b086      	sub	sp, #24
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	60f8      	str	r0, [r7, #12]
 800b710:	607a      	str	r2, [r7, #4]
 800b712:	603b      	str	r3, [r7, #0]
 800b714:	460b      	mov	r3, r1
 800b716:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b718:	7afb      	ldrb	r3, [r7, #11]
 800b71a:	f003 0207 	and.w	r2, r3, #7
 800b71e:	4613      	mov	r3, r2
 800b720:	009b      	lsls	r3, r3, #2
 800b722:	4413      	add	r3, r2
 800b724:	00db      	lsls	r3, r3, #3
 800b726:	3310      	adds	r3, #16
 800b728:	68fa      	ldr	r2, [r7, #12]
 800b72a:	4413      	add	r3, r2
 800b72c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	683a      	ldr	r2, [r7, #0]
 800b738:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	683a      	ldr	r2, [r7, #0]
 800b746:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	2200      	movs	r2, #0
 800b74c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	2201      	movs	r2, #1
 800b752:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b754:	7afb      	ldrb	r3, [r7, #11]
 800b756:	f003 0307 	and.w	r3, r3, #7
 800b75a:	b2da      	uxtb	r2, r3
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	6979      	ldr	r1, [r7, #20]
 800b766:	4618      	mov	r0, r3
 800b768:	f005 fb4f 	bl	8010e0a <USB_EPStartXfer>

  return HAL_OK;
 800b76c:	2300      	movs	r3, #0
}
 800b76e:	4618      	mov	r0, r3
 800b770:	3718      	adds	r7, #24
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b776:	b580      	push	{r7, lr}
 800b778:	b084      	sub	sp, #16
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
 800b77e:	460b      	mov	r3, r1
 800b780:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b782:	78fb      	ldrb	r3, [r7, #3]
 800b784:	f003 0307 	and.w	r3, r3, #7
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	7912      	ldrb	r2, [r2, #4]
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d901      	bls.n	800b794 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	e03e      	b.n	800b812 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b794:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	da0e      	bge.n	800b7ba <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b79c:	78fb      	ldrb	r3, [r7, #3]
 800b79e:	f003 0207 	and.w	r2, r3, #7
 800b7a2:	4613      	mov	r3, r2
 800b7a4:	009b      	lsls	r3, r3, #2
 800b7a6:	4413      	add	r3, r2
 800b7a8:	00db      	lsls	r3, r3, #3
 800b7aa:	3310      	adds	r3, #16
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2201      	movs	r2, #1
 800b7b6:	705a      	strb	r2, [r3, #1]
 800b7b8:	e00c      	b.n	800b7d4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b7ba:	78fa      	ldrb	r2, [r7, #3]
 800b7bc:	4613      	mov	r3, r2
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	4413      	add	r3, r2
 800b7c2:	00db      	lsls	r3, r3, #3
 800b7c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7c8:	687a      	ldr	r2, [r7, #4]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b7da:	78fb      	ldrb	r3, [r7, #3]
 800b7dc:	f003 0307 	and.w	r3, r3, #7
 800b7e0:	b2da      	uxtb	r2, r3
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d101      	bne.n	800b7f4 <HAL_PCD_EP_SetStall+0x7e>
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	e00e      	b.n	800b812 <HAL_PCD_EP_SetStall+0x9c>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	68f9      	ldr	r1, [r7, #12]
 800b802:	4618      	mov	r0, r3
 800b804:	f006 f8b0 	bl	8011968 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b810:	2300      	movs	r3, #0
}
 800b812:	4618      	mov	r0, r3
 800b814:	3710      	adds	r7, #16
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}

0800b81a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b81a:	b580      	push	{r7, lr}
 800b81c:	b084      	sub	sp, #16
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
 800b822:	460b      	mov	r3, r1
 800b824:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b826:	78fb      	ldrb	r3, [r7, #3]
 800b828:	f003 030f 	and.w	r3, r3, #15
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	7912      	ldrb	r2, [r2, #4]
 800b830:	4293      	cmp	r3, r2
 800b832:	d901      	bls.n	800b838 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	e040      	b.n	800b8ba <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b838:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	da0e      	bge.n	800b85e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b840:	78fb      	ldrb	r3, [r7, #3]
 800b842:	f003 0207 	and.w	r2, r3, #7
 800b846:	4613      	mov	r3, r2
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	4413      	add	r3, r2
 800b84c:	00db      	lsls	r3, r3, #3
 800b84e:	3310      	adds	r3, #16
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	4413      	add	r3, r2
 800b854:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2201      	movs	r2, #1
 800b85a:	705a      	strb	r2, [r3, #1]
 800b85c:	e00e      	b.n	800b87c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b85e:	78fb      	ldrb	r3, [r7, #3]
 800b860:	f003 0207 	and.w	r2, r3, #7
 800b864:	4613      	mov	r3, r2
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	4413      	add	r3, r2
 800b86a:	00db      	lsls	r3, r3, #3
 800b86c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	4413      	add	r3, r2
 800b874:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2200      	movs	r2, #0
 800b87a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	2200      	movs	r2, #0
 800b880:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b882:	78fb      	ldrb	r3, [r7, #3]
 800b884:	f003 0307 	and.w	r3, r3, #7
 800b888:	b2da      	uxtb	r2, r3
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b894:	2b01      	cmp	r3, #1
 800b896:	d101      	bne.n	800b89c <HAL_PCD_EP_ClrStall+0x82>
 800b898:	2302      	movs	r3, #2
 800b89a:	e00e      	b.n	800b8ba <HAL_PCD_EP_ClrStall+0xa0>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2201      	movs	r2, #1
 800b8a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	68f9      	ldr	r1, [r7, #12]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f006 f8ad 	bl	8011a0a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b092      	sub	sp, #72	@ 0x48
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b8ca:	e333      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b8d4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800b8d6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	f003 030f 	and.w	r3, r3, #15
 800b8de:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800b8e2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	f040 8108 	bne.w	800bafc <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800b8ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b8ee:	f003 0310 	and.w	r3, r3, #16
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d14c      	bne.n	800b990 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	881b      	ldrh	r3, [r3, #0]
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800b902:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b906:	813b      	strh	r3, [r7, #8]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	893b      	ldrh	r3, [r7, #8]
 800b90e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b912:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b916:	b29b      	uxth	r3, r3
 800b918:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	3310      	adds	r3, #16
 800b91e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b928:	b29b      	uxth	r3, r3
 800b92a:	461a      	mov	r2, r3
 800b92c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	00db      	lsls	r3, r3, #3
 800b932:	4413      	add	r3, r2
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	6812      	ldr	r2, [r2, #0]
 800b938:	4413      	add	r3, r2
 800b93a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b93e:	881b      	ldrh	r3, [r3, #0]
 800b940:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b946:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800b948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b94a:	695a      	ldr	r2, [r3, #20]
 800b94c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b94e:	69db      	ldr	r3, [r3, #28]
 800b950:	441a      	add	r2, r3
 800b952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b954:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800b956:	2100      	movs	r1, #0
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f00b f958 	bl	8016c0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	7b1b      	ldrb	r3, [r3, #12]
 800b962:	b2db      	uxtb	r3, r3
 800b964:	2b00      	cmp	r3, #0
 800b966:	f000 82e5 	beq.w	800bf34 <PCD_EP_ISR_Handler+0x672>
 800b96a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b96c:	699b      	ldr	r3, [r3, #24]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f040 82e0 	bne.w	800bf34 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	7b1b      	ldrb	r3, [r3, #12]
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b97e:	b2da      	uxtb	r2, r3
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2200      	movs	r2, #0
 800b98c:	731a      	strb	r2, [r3, #12]
 800b98e:	e2d1      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b996:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	881b      	ldrh	r3, [r3, #0]
 800b99e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800b9a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b9a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d032      	beq.n	800ba10 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9b8:	781b      	ldrb	r3, [r3, #0]
 800b9ba:	00db      	lsls	r3, r3, #3
 800b9bc:	4413      	add	r3, r2
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	6812      	ldr	r2, [r2, #0]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9c8:	881b      	ldrh	r3, [r3, #0]
 800b9ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b9ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9d0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6818      	ldr	r0, [r3, #0]
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800b9dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9de:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800b9e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9e2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	f006 f937 	bl	8011c58 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	881b      	ldrh	r3, [r3, #0]
 800b9f0:	b29a      	uxth	r2, r3
 800b9f2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800b9f6:	4013      	ands	r3, r2
 800b9f8:	817b      	strh	r3, [r7, #10]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	897a      	ldrh	r2, [r7, #10]
 800ba00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ba04:	b292      	uxth	r2, r2
 800ba06:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f00b f8d3 	bl	8016bb4 <HAL_PCD_SetupStageCallback>
 800ba0e:	e291      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800ba10:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f280 828d 	bge.w	800bf34 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	881b      	ldrh	r3, [r3, #0]
 800ba20:	b29a      	uxth	r2, r3
 800ba22:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ba26:	4013      	ands	r3, r2
 800ba28:	81fb      	strh	r3, [r7, #14]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	89fa      	ldrh	r2, [r7, #14]
 800ba30:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ba34:	b292      	uxth	r2, r2
 800ba36:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	461a      	mov	r2, r3
 800ba44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba46:	781b      	ldrb	r3, [r3, #0]
 800ba48:	00db      	lsls	r3, r3, #3
 800ba4a:	4413      	add	r3, r2
 800ba4c:	687a      	ldr	r2, [r7, #4]
 800ba4e:	6812      	ldr	r2, [r2, #0]
 800ba50:	4413      	add	r3, r2
 800ba52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba56:	881b      	ldrh	r3, [r3, #0]
 800ba58:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ba5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba5e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ba60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba62:	69db      	ldr	r3, [r3, #28]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d019      	beq.n	800ba9c <PCD_EP_ISR_Handler+0x1da>
 800ba68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba6a:	695b      	ldr	r3, [r3, #20]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d015      	beq.n	800ba9c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6818      	ldr	r0, [r3, #0]
 800ba74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba76:	6959      	ldr	r1, [r3, #20]
 800ba78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba7a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ba7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba7e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	f006 f8e9 	bl	8011c58 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ba86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba88:	695a      	ldr	r2, [r3, #20]
 800ba8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba8c:	69db      	ldr	r3, [r3, #28]
 800ba8e:	441a      	add	r2, r3
 800ba90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba92:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ba94:	2100      	movs	r1, #0
 800ba96:	6878      	ldr	r0, [r7, #4]
 800ba98:	f00b f89e 	bl	8016bd8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	881b      	ldrh	r3, [r3, #0]
 800baa2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800baa4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800baa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f040 8242 	bne.w	800bf34 <PCD_EP_ISR_Handler+0x672>
 800bab0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bab2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800bab6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800baba:	f000 823b 	beq.w	800bf34 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	881b      	ldrh	r3, [r3, #0]
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800baca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bace:	81bb      	strh	r3, [r7, #12]
 800bad0:	89bb      	ldrh	r3, [r7, #12]
 800bad2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bad6:	81bb      	strh	r3, [r7, #12]
 800bad8:	89bb      	ldrh	r3, [r7, #12]
 800bada:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bade:	81bb      	strh	r3, [r7, #12]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681a      	ldr	r2, [r3, #0]
 800bae4:	89bb      	ldrh	r3, [r7, #12]
 800bae6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800baea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800baee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800baf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	8013      	strh	r3, [r2, #0]
 800bafa:	e21b      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	461a      	mov	r2, r3
 800bb02:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	4413      	add	r3, r2
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800bb0e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	f280 80f1 	bge.w	800bcfa <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	4413      	add	r3, r2
 800bb26:	881b      	ldrh	r3, [r3, #0]
 800bb28:	b29a      	uxth	r2, r3
 800bb2a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800bb2e:	4013      	ands	r3, r2
 800bb30:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	461a      	mov	r2, r3
 800bb38:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800bb42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bb46:	b292      	uxth	r2, r2
 800bb48:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800bb4a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800bb4e:	4613      	mov	r3, r2
 800bb50:	009b      	lsls	r3, r3, #2
 800bb52:	4413      	add	r3, r2
 800bb54:	00db      	lsls	r3, r3, #3
 800bb56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	4413      	add	r3, r2
 800bb5e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800bb60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb62:	7b1b      	ldrb	r3, [r3, #12]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d123      	bne.n	800bbb0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb70:	b29b      	uxth	r3, r3
 800bb72:	461a      	mov	r2, r3
 800bb74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	00db      	lsls	r3, r3, #3
 800bb7a:	4413      	add	r3, r2
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	6812      	ldr	r2, [r2, #0]
 800bb80:	4413      	add	r3, r2
 800bb82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb86:	881b      	ldrh	r3, [r3, #0]
 800bb88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb8c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800bb90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f000 808b 	beq.w	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6818      	ldr	r0, [r3, #0]
 800bb9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bba0:	6959      	ldr	r1, [r3, #20]
 800bba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bba4:	88da      	ldrh	r2, [r3, #6]
 800bba6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bbaa:	f006 f855 	bl	8011c58 <USB_ReadPMA>
 800bbae:	e07f      	b.n	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800bbb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbb2:	78db      	ldrb	r3, [r3, #3]
 800bbb4:	2b02      	cmp	r3, #2
 800bbb6:	d109      	bne.n	800bbcc <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800bbb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bbba:	461a      	mov	r2, r3
 800bbbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f000 f9c6 	bl	800bf50 <HAL_PCD_EP_DB_Receive>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bbca:	e071      	b.n	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbd4:	781b      	ldrb	r3, [r3, #0]
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	4413      	add	r3, r2
 800bbda:	881b      	ldrh	r3, [r3, #0]
 800bbdc:	b29b      	uxth	r3, r3
 800bbde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbe6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	461a      	mov	r2, r3
 800bbee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	009b      	lsls	r3, r3, #2
 800bbf4:	441a      	add	r2, r3
 800bbf6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bbf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	461a      	mov	r2, r3
 800bc12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	009b      	lsls	r3, r3, #2
 800bc18:	4413      	add	r3, r2
 800bc1a:	881b      	ldrh	r3, [r3, #0]
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d022      	beq.n	800bc6c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	461a      	mov	r2, r3
 800bc32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	4413      	add	r3, r2
 800bc3a:	687a      	ldr	r2, [r7, #4]
 800bc3c:	6812      	ldr	r2, [r2, #0]
 800bc3e:	4413      	add	r3, r2
 800bc40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc44:	881b      	ldrh	r3, [r3, #0]
 800bc46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc4a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800bc4e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d02c      	beq.n	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6818      	ldr	r0, [r3, #0]
 800bc5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc5c:	6959      	ldr	r1, [r3, #20]
 800bc5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc60:	891a      	ldrh	r2, [r3, #8]
 800bc62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc66:	f005 fff7 	bl	8011c58 <USB_ReadPMA>
 800bc6a:	e021      	b.n	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	461a      	mov	r2, r3
 800bc78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	00db      	lsls	r3, r3, #3
 800bc7e:	4413      	add	r3, r2
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	6812      	ldr	r2, [r2, #0]
 800bc84:	4413      	add	r3, r2
 800bc86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bc8a:	881b      	ldrh	r3, [r3, #0]
 800bc8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc90:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800bc94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d009      	beq.n	800bcb0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6818      	ldr	r0, [r3, #0]
 800bca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bca2:	6959      	ldr	r1, [r3, #20]
 800bca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bca6:	895a      	ldrh	r2, [r3, #10]
 800bca8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bcac:	f005 ffd4 	bl	8011c58 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800bcb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcb2:	69da      	ldr	r2, [r3, #28]
 800bcb4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bcb8:	441a      	add	r2, r3
 800bcba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcbc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800bcbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc0:	695a      	ldr	r2, [r3, #20]
 800bcc2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bcc6:	441a      	add	r2, r3
 800bcc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcca:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800bccc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcce:	699b      	ldr	r3, [r3, #24]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d005      	beq.n	800bce0 <PCD_EP_ISR_Handler+0x41e>
 800bcd4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bcd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcda:	691b      	ldr	r3, [r3, #16]
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d206      	bcs.n	800bcee <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800bce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	4619      	mov	r1, r3
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f00a ff76 	bl	8016bd8 <HAL_PCD_DataOutStageCallback>
 800bcec:	e005      	b.n	800bcfa <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	f005 f888 	bl	8010e0a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800bcfa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bcfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f000 8117 	beq.w	800bf34 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800bd06:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	4413      	add	r3, r2
 800bd10:	00db      	lsls	r3, r3, #3
 800bd12:	3310      	adds	r3, #16
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	4413      	add	r3, r2
 800bd18:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	461a      	mov	r2, r3
 800bd20:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	4413      	add	r3, r2
 800bd28:	881b      	ldrh	r3, [r3, #0]
 800bd2a:	b29b      	uxth	r3, r3
 800bd2c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800bd30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd34:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bd40:	009b      	lsls	r3, r3, #2
 800bd42:	441a      	add	r2, r3
 800bd44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bd46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800bd52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd54:	78db      	ldrb	r3, [r3, #3]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	f040 80a1 	bne.w	800be9e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800bd5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd5e:	2200      	movs	r2, #0
 800bd60:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800bd62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd64:	7b1b      	ldrb	r3, [r3, #12]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	f000 8092 	beq.w	800be90 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800bd6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d046      	beq.n	800be04 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800bd76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd78:	785b      	ldrb	r3, [r3, #1]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d126      	bne.n	800bdcc <PCD_EP_ISR_Handler+0x50a>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	617b      	str	r3, [r7, #20]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	461a      	mov	r2, r3
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	4413      	add	r3, r2
 800bd94:	617b      	str	r3, [r7, #20]
 800bd96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	00da      	lsls	r2, r3, #3
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	4413      	add	r3, r2
 800bda0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bda4:	613b      	str	r3, [r7, #16]
 800bda6:	693b      	ldr	r3, [r7, #16]
 800bda8:	881b      	ldrh	r3, [r3, #0]
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bdb0:	b29a      	uxth	r2, r3
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	801a      	strh	r2, [r3, #0]
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	881b      	ldrh	r3, [r3, #0]
 800bdba:	b29b      	uxth	r3, r3
 800bdbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdc4:	b29a      	uxth	r2, r3
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	801a      	strh	r2, [r3, #0]
 800bdca:	e061      	b.n	800be90 <PCD_EP_ISR_Handler+0x5ce>
 800bdcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdce:	785b      	ldrb	r3, [r3, #1]
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d15d      	bne.n	800be90 <PCD_EP_ISR_Handler+0x5ce>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	61fb      	str	r3, [r7, #28]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	461a      	mov	r2, r3
 800bde6:	69fb      	ldr	r3, [r7, #28]
 800bde8:	4413      	add	r3, r2
 800bdea:	61fb      	str	r3, [r7, #28]
 800bdec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	00da      	lsls	r2, r3, #3
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bdfa:	61bb      	str	r3, [r7, #24]
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	2200      	movs	r2, #0
 800be00:	801a      	strh	r2, [r3, #0]
 800be02:	e045      	b.n	800be90 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be0c:	785b      	ldrb	r3, [r3, #1]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d126      	bne.n	800be60 <PCD_EP_ISR_Handler+0x59e>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	627b      	str	r3, [r7, #36]	@ 0x24
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be20:	b29b      	uxth	r3, r3
 800be22:	461a      	mov	r2, r3
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	4413      	add	r3, r2
 800be28:	627b      	str	r3, [r7, #36]	@ 0x24
 800be2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	00da      	lsls	r2, r3, #3
 800be30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be32:	4413      	add	r3, r2
 800be34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be38:	623b      	str	r3, [r7, #32]
 800be3a:	6a3b      	ldr	r3, [r7, #32]
 800be3c:	881b      	ldrh	r3, [r3, #0]
 800be3e:	b29b      	uxth	r3, r3
 800be40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be44:	b29a      	uxth	r2, r3
 800be46:	6a3b      	ldr	r3, [r7, #32]
 800be48:	801a      	strh	r2, [r3, #0]
 800be4a:	6a3b      	ldr	r3, [r7, #32]
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be58:	b29a      	uxth	r2, r3
 800be5a:	6a3b      	ldr	r3, [r7, #32]
 800be5c:	801a      	strh	r2, [r3, #0]
 800be5e:	e017      	b.n	800be90 <PCD_EP_ISR_Handler+0x5ce>
 800be60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be62:	785b      	ldrb	r3, [r3, #1]
 800be64:	2b01      	cmp	r3, #1
 800be66:	d113      	bne.n	800be90 <PCD_EP_ISR_Handler+0x5ce>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be70:	b29b      	uxth	r3, r3
 800be72:	461a      	mov	r2, r3
 800be74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be76:	4413      	add	r3, r2
 800be78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	00da      	lsls	r2, r3, #3
 800be80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be82:	4413      	add	r3, r2
 800be84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be88:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8c:	2200      	movs	r2, #0
 800be8e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800be90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	4619      	mov	r1, r3
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f00a feb9 	bl	8016c0e <HAL_PCD_DataInStageCallback>
 800be9c:	e04a      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800be9e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d13f      	bne.n	800bf28 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	461a      	mov	r2, r3
 800beb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	00db      	lsls	r3, r3, #3
 800beba:	4413      	add	r3, r2
 800bebc:	687a      	ldr	r2, [r7, #4]
 800bebe:	6812      	ldr	r2, [r2, #0]
 800bec0:	4413      	add	r3, r2
 800bec2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bec6:	881b      	ldrh	r3, [r3, #0]
 800bec8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800becc:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800bece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bed0:	699a      	ldr	r2, [r3, #24]
 800bed2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d906      	bls.n	800bee6 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800bed8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800beda:	699a      	ldr	r2, [r3, #24]
 800bedc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bede:	1ad2      	subs	r2, r2, r3
 800bee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bee2:	619a      	str	r2, [r3, #24]
 800bee4:	e002      	b.n	800beec <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800bee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bee8:	2200      	movs	r2, #0
 800beea:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800beec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800beee:	699b      	ldr	r3, [r3, #24]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d106      	bne.n	800bf02 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	4619      	mov	r1, r3
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f00a fe87 	bl	8016c0e <HAL_PCD_DataInStageCallback>
 800bf00:	e018      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800bf02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf04:	695a      	ldr	r2, [r3, #20]
 800bf06:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bf08:	441a      	add	r2, r3
 800bf0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf0c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800bf0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf10:	69da      	ldr	r2, [r3, #28]
 800bf12:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bf14:	441a      	add	r2, r3
 800bf16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf18:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf20:	4618      	mov	r0, r3
 800bf22:	f004 ff72 	bl	8010e0a <USB_EPStartXfer>
 800bf26:	e005      	b.n	800bf34 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800bf28:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 f917 	bl	800c162 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bf3c:	b29b      	uxth	r3, r3
 800bf3e:	b21b      	sxth	r3, r3
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	f6ff acc3 	blt.w	800b8cc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800bf46:	2300      	movs	r3, #0
}
 800bf48:	4618      	mov	r0, r3
 800bf4a:	3748      	adds	r7, #72	@ 0x48
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}

0800bf50 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b088      	sub	sp, #32
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	60f8      	str	r0, [r7, #12]
 800bf58:	60b9      	str	r1, [r7, #8]
 800bf5a:	4613      	mov	r3, r2
 800bf5c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bf5e:	88fb      	ldrh	r3, [r7, #6]
 800bf60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d07c      	beq.n	800c062 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	461a      	mov	r2, r3
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	781b      	ldrb	r3, [r3, #0]
 800bf78:	00db      	lsls	r3, r3, #3
 800bf7a:	4413      	add	r3, r2
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	6812      	ldr	r2, [r2, #0]
 800bf80:	4413      	add	r3, r2
 800bf82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf86:	881b      	ldrh	r3, [r3, #0]
 800bf88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf8c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	699a      	ldr	r2, [r3, #24]
 800bf92:	8b7b      	ldrh	r3, [r7, #26]
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d306      	bcc.n	800bfa6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	699a      	ldr	r2, [r3, #24]
 800bf9c:	8b7b      	ldrh	r3, [r7, #26]
 800bf9e:	1ad2      	subs	r2, r2, r3
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	619a      	str	r2, [r3, #24]
 800bfa4:	e002      	b.n	800bfac <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	699b      	ldr	r3, [r3, #24]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d123      	bne.n	800bffc <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	461a      	mov	r2, r3
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bfca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfce:	833b      	strh	r3, [r7, #24]
 800bfd0:	8b3b      	ldrh	r3, [r7, #24]
 800bfd2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bfd6:	833b      	strh	r3, [r7, #24]
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	461a      	mov	r2, r3
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	009b      	lsls	r3, r3, #2
 800bfe4:	441a      	add	r2, r3
 800bfe6:	8b3b      	ldrh	r3, [r7, #24]
 800bfe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800bffc:	88fb      	ldrh	r3, [r7, #6]
 800bffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c002:	2b00      	cmp	r3, #0
 800c004:	d01f      	beq.n	800c046 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	461a      	mov	r2, r3
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	781b      	ldrb	r3, [r3, #0]
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	4413      	add	r3, r2
 800c014:	881b      	ldrh	r3, [r3, #0]
 800c016:	b29b      	uxth	r3, r3
 800c018:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c01c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c020:	82fb      	strh	r3, [r7, #22]
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	009b      	lsls	r3, r3, #2
 800c02e:	441a      	add	r2, r3
 800c030:	8afb      	ldrh	r3, [r7, #22]
 800c032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c03a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c03e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c042:	b29b      	uxth	r3, r3
 800c044:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c046:	8b7b      	ldrh	r3, [r7, #26]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f000 8085 	beq.w	800c158 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6818      	ldr	r0, [r3, #0]
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	6959      	ldr	r1, [r3, #20]
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	891a      	ldrh	r2, [r3, #8]
 800c05a:	8b7b      	ldrh	r3, [r7, #26]
 800c05c:	f005 fdfc 	bl	8011c58 <USB_ReadPMA>
 800c060:	e07a      	b.n	800c158 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	461a      	mov	r2, r3
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	00db      	lsls	r3, r3, #3
 800c074:	4413      	add	r3, r2
 800c076:	68fa      	ldr	r2, [r7, #12]
 800c078:	6812      	ldr	r2, [r2, #0]
 800c07a:	4413      	add	r3, r2
 800c07c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c080:	881b      	ldrh	r3, [r3, #0]
 800c082:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c086:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	699a      	ldr	r2, [r3, #24]
 800c08c:	8b7b      	ldrh	r3, [r7, #26]
 800c08e:	429a      	cmp	r2, r3
 800c090:	d306      	bcc.n	800c0a0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	699a      	ldr	r2, [r3, #24]
 800c096:	8b7b      	ldrh	r3, [r7, #26]
 800c098:	1ad2      	subs	r2, r2, r3
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	619a      	str	r2, [r3, #24]
 800c09e:	e002      	b.n	800c0a6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	699b      	ldr	r3, [r3, #24]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d123      	bne.n	800c0f6 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	009b      	lsls	r3, r3, #2
 800c0ba:	4413      	add	r3, r2
 800c0bc:	881b      	ldrh	r3, [r3, #0]
 800c0be:	b29b      	uxth	r3, r3
 800c0c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c0c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0c8:	83fb      	strh	r3, [r7, #30]
 800c0ca:	8bfb      	ldrh	r3, [r7, #30]
 800c0cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c0d0:	83fb      	strh	r3, [r7, #30]
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	441a      	add	r2, r3
 800c0e0:	8bfb      	ldrh	r3, [r7, #30]
 800c0e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c0f6:	88fb      	ldrh	r3, [r7, #6]
 800c0f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d11f      	bne.n	800c140 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	461a      	mov	r2, r3
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	4413      	add	r3, r2
 800c10e:	881b      	ldrh	r3, [r3, #0]
 800c110:	b29b      	uxth	r3, r3
 800c112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c11a:	83bb      	strh	r3, [r7, #28]
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	461a      	mov	r2, r3
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	009b      	lsls	r3, r3, #2
 800c128:	441a      	add	r2, r3
 800c12a:	8bbb      	ldrh	r3, [r7, #28]
 800c12c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c130:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c134:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c138:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c140:	8b7b      	ldrh	r3, [r7, #26]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d008      	beq.n	800c158 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	6818      	ldr	r0, [r3, #0]
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	6959      	ldr	r1, [r3, #20]
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	895a      	ldrh	r2, [r3, #10]
 800c152:	8b7b      	ldrh	r3, [r7, #26]
 800c154:	f005 fd80 	bl	8011c58 <USB_ReadPMA>
    }
  }

  return count;
 800c158:	8b7b      	ldrh	r3, [r7, #26]
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3720      	adds	r7, #32
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}

0800c162 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c162:	b580      	push	{r7, lr}
 800c164:	b0a6      	sub	sp, #152	@ 0x98
 800c166:	af00      	add	r7, sp, #0
 800c168:	60f8      	str	r0, [r7, #12]
 800c16a:	60b9      	str	r1, [r7, #8]
 800c16c:	4613      	mov	r3, r2
 800c16e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c170:	88fb      	ldrh	r3, [r7, #6]
 800c172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c176:	2b00      	cmp	r3, #0
 800c178:	f000 81f7 	beq.w	800c56a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c184:	b29b      	uxth	r3, r3
 800c186:	461a      	mov	r2, r3
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	00db      	lsls	r3, r3, #3
 800c18e:	4413      	add	r3, r2
 800c190:	68fa      	ldr	r2, [r7, #12]
 800c192:	6812      	ldr	r2, [r2, #0]
 800c194:	4413      	add	r3, r2
 800c196:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c19a:	881b      	ldrh	r3, [r3, #0]
 800c19c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c1a0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	699a      	ldr	r2, [r3, #24]
 800c1a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d907      	bls.n	800c1c0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	699a      	ldr	r2, [r3, #24]
 800c1b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c1b8:	1ad2      	subs	r2, r2, r3
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	619a      	str	r2, [r3, #24]
 800c1be:	e002      	b.n	800c1c6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	699b      	ldr	r3, [r3, #24]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	f040 80e1 	bne.w	800c392 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	785b      	ldrb	r3, [r3, #1]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d126      	bne.n	800c226 <HAL_PCD_EP_DB_Transmit+0xc4>
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c1e6:	b29b      	uxth	r3, r3
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ec:	4413      	add	r3, r2
 800c1ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	00da      	lsls	r2, r3, #3
 800c1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1f8:	4413      	add	r3, r2
 800c1fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c1fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c202:	881b      	ldrh	r3, [r3, #0]
 800c204:	b29b      	uxth	r3, r3
 800c206:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c20a:	b29a      	uxth	r2, r3
 800c20c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20e:	801a      	strh	r2, [r3, #0]
 800c210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c212:	881b      	ldrh	r3, [r3, #0]
 800c214:	b29b      	uxth	r3, r3
 800c216:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c21a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c21e:	b29a      	uxth	r2, r3
 800c220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c222:	801a      	strh	r2, [r3, #0]
 800c224:	e01a      	b.n	800c25c <HAL_PCD_EP_DB_Transmit+0xfa>
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	785b      	ldrb	r3, [r3, #1]
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d116      	bne.n	800c25c <HAL_PCD_EP_DB_Transmit+0xfa>
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	461a      	mov	r2, r3
 800c240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c242:	4413      	add	r3, r2
 800c244:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	00da      	lsls	r2, r3, #3
 800c24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24e:	4413      	add	r3, r2
 800c250:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c254:	637b      	str	r3, [r7, #52]	@ 0x34
 800c256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c258:	2200      	movs	r2, #0
 800c25a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	785b      	ldrb	r3, [r3, #1]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d126      	bne.n	800c2b8 <HAL_PCD_EP_DB_Transmit+0x156>
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	623b      	str	r3, [r7, #32]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c278:	b29b      	uxth	r3, r3
 800c27a:	461a      	mov	r2, r3
 800c27c:	6a3b      	ldr	r3, [r7, #32]
 800c27e:	4413      	add	r3, r2
 800c280:	623b      	str	r3, [r7, #32]
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	00da      	lsls	r2, r3, #3
 800c288:	6a3b      	ldr	r3, [r7, #32]
 800c28a:	4413      	add	r3, r2
 800c28c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c290:	61fb      	str	r3, [r7, #28]
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	881b      	ldrh	r3, [r3, #0]
 800c296:	b29b      	uxth	r3, r3
 800c298:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c29c:	b29a      	uxth	r2, r3
 800c29e:	69fb      	ldr	r3, [r7, #28]
 800c2a0:	801a      	strh	r2, [r3, #0]
 800c2a2:	69fb      	ldr	r3, [r7, #28]
 800c2a4:	881b      	ldrh	r3, [r3, #0]
 800c2a6:	b29b      	uxth	r3, r3
 800c2a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c2ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c2b0:	b29a      	uxth	r2, r3
 800c2b2:	69fb      	ldr	r3, [r7, #28]
 800c2b4:	801a      	strh	r2, [r3, #0]
 800c2b6:	e017      	b.n	800c2e8 <HAL_PCD_EP_DB_Transmit+0x186>
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	785b      	ldrb	r3, [r3, #1]
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	d113      	bne.n	800c2e8 <HAL_PCD_EP_DB_Transmit+0x186>
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ce:	4413      	add	r3, r2
 800c2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	00da      	lsls	r2, r3, #3
 800c2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2da:	4413      	add	r3, r2
 800c2dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c2e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	78db      	ldrb	r3, [r3, #3]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d123      	bne.n	800c338 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	461a      	mov	r2, r3
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	781b      	ldrb	r3, [r3, #0]
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	4413      	add	r3, r2
 800c2fe:	881b      	ldrh	r3, [r3, #0]
 800c300:	b29b      	uxth	r3, r3
 800c302:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c30a:	837b      	strh	r3, [r7, #26]
 800c30c:	8b7b      	ldrh	r3, [r7, #26]
 800c30e:	f083 0320 	eor.w	r3, r3, #32
 800c312:	837b      	strh	r3, [r7, #26]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	461a      	mov	r2, r3
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	441a      	add	r2, r3
 800c322:	8b7b      	ldrh	r3, [r7, #26]
 800c324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c32c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c334:	b29b      	uxth	r3, r3
 800c336:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	4619      	mov	r1, r3
 800c33e:	68f8      	ldr	r0, [r7, #12]
 800c340:	f00a fc65 	bl	8016c0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c344:	88fb      	ldrh	r3, [r7, #6]
 800c346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d01f      	beq.n	800c38e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	461a      	mov	r2, r3
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	4413      	add	r3, r2
 800c35c:	881b      	ldrh	r3, [r3, #0]
 800c35e:	b29b      	uxth	r3, r3
 800c360:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c368:	833b      	strh	r3, [r7, #24]
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	461a      	mov	r2, r3
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	009b      	lsls	r3, r3, #2
 800c376:	441a      	add	r2, r3
 800c378:	8b3b      	ldrh	r3, [r7, #24]
 800c37a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c37e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c382:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c38a:	b29b      	uxth	r3, r3
 800c38c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800c38e:	2300      	movs	r3, #0
 800c390:	e31f      	b.n	800c9d2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c392:	88fb      	ldrh	r3, [r7, #6]
 800c394:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d021      	beq.n	800c3e0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	461a      	mov	r2, r3
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	781b      	ldrb	r3, [r3, #0]
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	4413      	add	r3, r2
 800c3aa:	881b      	ldrh	r3, [r3, #0]
 800c3ac:	b29b      	uxth	r3, r3
 800c3ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3b6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	441a      	add	r2, r3
 800c3c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c3cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c3d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3dc:	b29b      	uxth	r3, r3
 800c3de:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	f040 82ca 	bne.w	800c980 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	695a      	ldr	r2, [r3, #20]
 800c3f0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c3f4:	441a      	add	r2, r3
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	69da      	ldr	r2, [r3, #28]
 800c3fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c402:	441a      	add	r2, r3
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	6a1a      	ldr	r2, [r3, #32]
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	691b      	ldr	r3, [r3, #16]
 800c410:	429a      	cmp	r2, r3
 800c412:	d309      	bcc.n	800c428 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	691b      	ldr	r3, [r3, #16]
 800c418:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	6a1a      	ldr	r2, [r3, #32]
 800c41e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c420:	1ad2      	subs	r2, r2, r3
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	621a      	str	r2, [r3, #32]
 800c426:	e015      	b.n	800c454 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	6a1b      	ldr	r3, [r3, #32]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d107      	bne.n	800c440 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800c430:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c434:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	2200      	movs	r2, #0
 800c43a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800c43e:	e009      	b.n	800c454 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	2200      	movs	r2, #0
 800c444:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	6a1b      	ldr	r3, [r3, #32]
 800c44c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	2200      	movs	r2, #0
 800c452:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	785b      	ldrb	r3, [r3, #1]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d15f      	bne.n	800c51c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	643b      	str	r3, [r7, #64]	@ 0x40
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	461a      	mov	r2, r3
 800c46e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c470:	4413      	add	r3, r2
 800c472:	643b      	str	r3, [r7, #64]	@ 0x40
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	781b      	ldrb	r3, [r3, #0]
 800c478:	00da      	lsls	r2, r3, #3
 800c47a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c47c:	4413      	add	r3, r2
 800c47e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c482:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c486:	881b      	ldrh	r3, [r3, #0]
 800c488:	b29b      	uxth	r3, r3
 800c48a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c48e:	b29a      	uxth	r2, r3
 800c490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c492:	801a      	strh	r2, [r3, #0]
 800c494:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c496:	2b00      	cmp	r3, #0
 800c498:	d10a      	bne.n	800c4b0 <HAL_PCD_EP_DB_Transmit+0x34e>
 800c49a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c49c:	881b      	ldrh	r3, [r3, #0]
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c4a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c4a8:	b29a      	uxth	r2, r3
 800c4aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ac:	801a      	strh	r2, [r3, #0]
 800c4ae:	e051      	b.n	800c554 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c4b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4b2:	2b3e      	cmp	r3, #62	@ 0x3e
 800c4b4:	d816      	bhi.n	800c4e4 <HAL_PCD_EP_DB_Transmit+0x382>
 800c4b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4b8:	085b      	lsrs	r3, r3, #1
 800c4ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4be:	f003 0301 	and.w	r3, r3, #1
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d002      	beq.n	800c4cc <HAL_PCD_EP_DB_Transmit+0x36a>
 800c4c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4c8:	3301      	adds	r3, #1
 800c4ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ce:	881b      	ldrh	r3, [r3, #0]
 800c4d0:	b29a      	uxth	r2, r3
 800c4d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	029b      	lsls	r3, r3, #10
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	b29a      	uxth	r2, r3
 800c4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4e0:	801a      	strh	r2, [r3, #0]
 800c4e2:	e037      	b.n	800c554 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c4e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4e6:	095b      	lsrs	r3, r3, #5
 800c4e8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4ec:	f003 031f 	and.w	r3, r3, #31
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d102      	bne.n	800c4fa <HAL_PCD_EP_DB_Transmit+0x398>
 800c4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4fc:	881b      	ldrh	r3, [r3, #0]
 800c4fe:	b29a      	uxth	r2, r3
 800c500:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c502:	b29b      	uxth	r3, r3
 800c504:	029b      	lsls	r3, r3, #10
 800c506:	b29b      	uxth	r3, r3
 800c508:	4313      	orrs	r3, r2
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c514:	b29a      	uxth	r2, r3
 800c516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c518:	801a      	strh	r2, [r3, #0]
 800c51a:	e01b      	b.n	800c554 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	785b      	ldrb	r3, [r3, #1]
 800c520:	2b01      	cmp	r3, #1
 800c522:	d117      	bne.n	800c554 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c532:	b29b      	uxth	r3, r3
 800c534:	461a      	mov	r2, r3
 800c536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c538:	4413      	add	r3, r2
 800c53a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	781b      	ldrb	r3, [r3, #0]
 800c540:	00da      	lsls	r2, r3, #3
 800c542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c544:	4413      	add	r3, r2
 800c546:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c54a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c54c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c54e:	b29a      	uxth	r2, r3
 800c550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c552:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	6818      	ldr	r0, [r3, #0]
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	6959      	ldr	r1, [r3, #20]
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	891a      	ldrh	r2, [r3, #8]
 800c560:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c562:	b29b      	uxth	r3, r3
 800c564:	f005 fb35 	bl	8011bd2 <USB_WritePMA>
 800c568:	e20a      	b.n	800c980 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c572:	b29b      	uxth	r3, r3
 800c574:	461a      	mov	r2, r3
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	00db      	lsls	r3, r3, #3
 800c57c:	4413      	add	r3, r2
 800c57e:	68fa      	ldr	r2, [r7, #12]
 800c580:	6812      	ldr	r2, [r2, #0]
 800c582:	4413      	add	r3, r2
 800c584:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c588:	881b      	ldrh	r3, [r3, #0]
 800c58a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c58e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	699a      	ldr	r2, [r3, #24]
 800c596:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d307      	bcc.n	800c5ae <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	699a      	ldr	r2, [r3, #24]
 800c5a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c5a6:	1ad2      	subs	r2, r2, r3
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	619a      	str	r2, [r3, #24]
 800c5ac:	e002      	b.n	800c5b4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	699b      	ldr	r3, [r3, #24]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f040 80f6 	bne.w	800c7aa <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	785b      	ldrb	r3, [r3, #1]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d126      	bne.n	800c614 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	677b      	str	r3, [r7, #116]	@ 0x74
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5d4:	b29b      	uxth	r3, r3
 800c5d6:	461a      	mov	r2, r3
 800c5d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5da:	4413      	add	r3, r2
 800c5dc:	677b      	str	r3, [r7, #116]	@ 0x74
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	00da      	lsls	r2, r3, #3
 800c5e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c5ec:	673b      	str	r3, [r7, #112]	@ 0x70
 800c5ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5f0:	881b      	ldrh	r3, [r3, #0]
 800c5f2:	b29b      	uxth	r3, r3
 800c5f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5f8:	b29a      	uxth	r2, r3
 800c5fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5fc:	801a      	strh	r2, [r3, #0]
 800c5fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c600:	881b      	ldrh	r3, [r3, #0]
 800c602:	b29b      	uxth	r3, r3
 800c604:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c608:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c60c:	b29a      	uxth	r2, r3
 800c60e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c610:	801a      	strh	r2, [r3, #0]
 800c612:	e01a      	b.n	800c64a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	785b      	ldrb	r3, [r3, #1]
 800c618:	2b01      	cmp	r3, #1
 800c61a:	d116      	bne.n	800c64a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	461a      	mov	r2, r3
 800c62e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c630:	4413      	add	r3, r2
 800c632:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	00da      	lsls	r2, r3, #3
 800c63a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c63c:	4413      	add	r3, r2
 800c63e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c642:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c646:	2200      	movs	r2, #0
 800c648:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	785b      	ldrb	r3, [r3, #1]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d12f      	bne.n	800c6ba <HAL_PCD_EP_DB_Transmit+0x558>
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	461a      	mov	r2, r3
 800c66e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c672:	4413      	add	r3, r2
 800c674:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	00da      	lsls	r2, r3, #3
 800c67e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c682:	4413      	add	r3, r2
 800c684:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c688:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c68c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c690:	881b      	ldrh	r3, [r3, #0]
 800c692:	b29b      	uxth	r3, r3
 800c694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c698:	b29a      	uxth	r2, r3
 800c69a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c69e:	801a      	strh	r2, [r3, #0]
 800c6a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c6a4:	881b      	ldrh	r3, [r3, #0]
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6b0:	b29a      	uxth	r2, r3
 800c6b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c6b6:	801a      	strh	r2, [r3, #0]
 800c6b8:	e01c      	b.n	800c6f4 <HAL_PCD_EP_DB_Transmit+0x592>
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	785b      	ldrb	r3, [r3, #1]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d118      	bne.n	800c6f4 <HAL_PCD_EP_DB_Transmit+0x592>
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6ca:	b29b      	uxth	r3, r3
 800c6cc:	461a      	mov	r2, r3
 800c6ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c6d2:	4413      	add	r3, r2
 800c6d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	00da      	lsls	r2, r3, #3
 800c6de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c6e2:	4413      	add	r3, r2
 800c6e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c6e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c6ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	78db      	ldrb	r3, [r3, #3]
 800c6f8:	2b02      	cmp	r3, #2
 800c6fa:	d127      	bne.n	800c74c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	461a      	mov	r2, r3
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	4413      	add	r3, r2
 800c70a:	881b      	ldrh	r3, [r3, #0]
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c712:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c716:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800c71a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c71e:	f083 0320 	eor.w	r3, r3, #32
 800c722:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	461a      	mov	r2, r3
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	441a      	add	r2, r3
 800c734:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c73c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c748:	b29b      	uxth	r3, r3
 800c74a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	4619      	mov	r1, r3
 800c752:	68f8      	ldr	r0, [r7, #12]
 800c754:	f00a fa5b 	bl	8016c0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c758:	88fb      	ldrh	r3, [r7, #6]
 800c75a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d121      	bne.n	800c7a6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	461a      	mov	r2, r3
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	781b      	ldrb	r3, [r3, #0]
 800c76c:	009b      	lsls	r3, r3, #2
 800c76e:	4413      	add	r3, r2
 800c770:	881b      	ldrh	r3, [r3, #0]
 800c772:	b29b      	uxth	r3, r3
 800c774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c77c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	461a      	mov	r2, r3
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	009b      	lsls	r3, r3, #2
 800c78c:	441a      	add	r2, r3
 800c78e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c79a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	e113      	b.n	800c9d2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800c7aa:	88fb      	ldrh	r3, [r7, #6]
 800c7ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d121      	bne.n	800c7f8 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	4413      	add	r3, r2
 800c7c2:	881b      	ldrh	r3, [r3, #0]
 800c7c4:	b29b      	uxth	r3, r3
 800c7c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ce:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	009b      	lsls	r3, r3, #2
 800c7de:	441a      	add	r2, r3
 800c7e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c7e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c7f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f4:	b29b      	uxth	r3, r3
 800c7f6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	f040 80be 	bne.w	800c980 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	695a      	ldr	r2, [r3, #20]
 800c808:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c80c:	441a      	add	r2, r3
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	69da      	ldr	r2, [r3, #28]
 800c816:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c81a:	441a      	add	r2, r3
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	6a1a      	ldr	r2, [r3, #32]
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	691b      	ldr	r3, [r3, #16]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d309      	bcc.n	800c840 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	691b      	ldr	r3, [r3, #16]
 800c830:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	6a1a      	ldr	r2, [r3, #32]
 800c836:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c838:	1ad2      	subs	r2, r2, r3
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	621a      	str	r2, [r3, #32]
 800c83e:	e015      	b.n	800c86c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	6a1b      	ldr	r3, [r3, #32]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d107      	bne.n	800c858 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800c848:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c84c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	2200      	movs	r2, #0
 800c852:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800c856:	e009      	b.n	800c86c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	6a1b      	ldr	r3, [r3, #32]
 800c85c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	2200      	movs	r2, #0
 800c862:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	2200      	movs	r2, #0
 800c868:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	785b      	ldrb	r3, [r3, #1]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d15f      	bne.n	800c93a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c888:	b29b      	uxth	r3, r3
 800c88a:	461a      	mov	r2, r3
 800c88c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c88e:	4413      	add	r3, r2
 800c890:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	00da      	lsls	r2, r3, #3
 800c898:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c89a:	4413      	add	r3, r2
 800c89c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c8a0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c8a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8a4:	881b      	ldrh	r3, [r3, #0]
 800c8a6:	b29b      	uxth	r3, r3
 800c8a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8ac:	b29a      	uxth	r2, r3
 800c8ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8b0:	801a      	strh	r2, [r3, #0]
 800c8b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d10a      	bne.n	800c8ce <HAL_PCD_EP_DB_Transmit+0x76c>
 800c8b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8ba:	881b      	ldrh	r3, [r3, #0]
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8c6:	b29a      	uxth	r2, r3
 800c8c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8ca:	801a      	strh	r2, [r3, #0]
 800c8cc:	e04e      	b.n	800c96c <HAL_PCD_EP_DB_Transmit+0x80a>
 800c8ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8d0:	2b3e      	cmp	r3, #62	@ 0x3e
 800c8d2:	d816      	bhi.n	800c902 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800c8d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8d6:	085b      	lsrs	r3, r3, #1
 800c8d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c8da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8dc:	f003 0301 	and.w	r3, r3, #1
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d002      	beq.n	800c8ea <HAL_PCD_EP_DB_Transmit+0x788>
 800c8e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c8ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8ec:	881b      	ldrh	r3, [r3, #0]
 800c8ee:	b29a      	uxth	r2, r3
 800c8f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	029b      	lsls	r3, r3, #10
 800c8f6:	b29b      	uxth	r3, r3
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	b29a      	uxth	r2, r3
 800c8fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8fe:	801a      	strh	r2, [r3, #0]
 800c900:	e034      	b.n	800c96c <HAL_PCD_EP_DB_Transmit+0x80a>
 800c902:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c904:	095b      	lsrs	r3, r3, #5
 800c906:	663b      	str	r3, [r7, #96]	@ 0x60
 800c908:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c90a:	f003 031f 	and.w	r3, r3, #31
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d102      	bne.n	800c918 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800c912:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c914:	3b01      	subs	r3, #1
 800c916:	663b      	str	r3, [r7, #96]	@ 0x60
 800c918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c91a:	881b      	ldrh	r3, [r3, #0]
 800c91c:	b29a      	uxth	r2, r3
 800c91e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c920:	b29b      	uxth	r3, r3
 800c922:	029b      	lsls	r3, r3, #10
 800c924:	b29b      	uxth	r3, r3
 800c926:	4313      	orrs	r3, r2
 800c928:	b29b      	uxth	r3, r3
 800c92a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c92e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c932:	b29a      	uxth	r2, r3
 800c934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c936:	801a      	strh	r2, [r3, #0]
 800c938:	e018      	b.n	800c96c <HAL_PCD_EP_DB_Transmit+0x80a>
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	785b      	ldrb	r3, [r3, #1]
 800c93e:	2b01      	cmp	r3, #1
 800c940:	d114      	bne.n	800c96c <HAL_PCD_EP_DB_Transmit+0x80a>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c94a:	b29b      	uxth	r3, r3
 800c94c:	461a      	mov	r2, r3
 800c94e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c950:	4413      	add	r3, r2
 800c952:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	781b      	ldrb	r3, [r3, #0]
 800c958:	00da      	lsls	r2, r3, #3
 800c95a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c95c:	4413      	add	r3, r2
 800c95e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c962:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c966:	b29a      	uxth	r2, r3
 800c968:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c96a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	6818      	ldr	r0, [r3, #0]
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	6959      	ldr	r1, [r3, #20]
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	895a      	ldrh	r2, [r3, #10]
 800c978:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	f005 f929 	bl	8011bd2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	461a      	mov	r2, r3
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	009b      	lsls	r3, r3, #2
 800c98c:	4413      	add	r3, r2
 800c98e:	881b      	ldrh	r3, [r3, #0]
 800c990:	b29b      	uxth	r3, r3
 800c992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c996:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c99a:	82fb      	strh	r3, [r7, #22]
 800c99c:	8afb      	ldrh	r3, [r7, #22]
 800c99e:	f083 0310 	eor.w	r3, r3, #16
 800c9a2:	82fb      	strh	r3, [r7, #22]
 800c9a4:	8afb      	ldrh	r3, [r7, #22]
 800c9a6:	f083 0320 	eor.w	r3, r3, #32
 800c9aa:	82fb      	strh	r3, [r7, #22]
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	441a      	add	r2, r3
 800c9ba:	8afb      	ldrh	r3, [r7, #22]
 800c9bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9cc:	b29b      	uxth	r3, r3
 800c9ce:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800c9d0:	2300      	movs	r3, #0
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3798      	adds	r7, #152	@ 0x98
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}

0800c9da <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800c9da:	b480      	push	{r7}
 800c9dc:	b087      	sub	sp, #28
 800c9de:	af00      	add	r7, sp, #0
 800c9e0:	60f8      	str	r0, [r7, #12]
 800c9e2:	607b      	str	r3, [r7, #4]
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	817b      	strh	r3, [r7, #10]
 800c9e8:	4613      	mov	r3, r2
 800c9ea:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800c9ec:	897b      	ldrh	r3, [r7, #10]
 800c9ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9f2:	b29b      	uxth	r3, r3
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d00b      	beq.n	800ca10 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9f8:	897b      	ldrh	r3, [r7, #10]
 800c9fa:	f003 0207 	and.w	r2, r3, #7
 800c9fe:	4613      	mov	r3, r2
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	4413      	add	r3, r2
 800ca04:	00db      	lsls	r3, r3, #3
 800ca06:	3310      	adds	r3, #16
 800ca08:	68fa      	ldr	r2, [r7, #12]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	617b      	str	r3, [r7, #20]
 800ca0e:	e009      	b.n	800ca24 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ca10:	897a      	ldrh	r2, [r7, #10]
 800ca12:	4613      	mov	r3, r2
 800ca14:	009b      	lsls	r3, r3, #2
 800ca16:	4413      	add	r3, r2
 800ca18:	00db      	lsls	r3, r3, #3
 800ca1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca1e:	68fa      	ldr	r2, [r7, #12]
 800ca20:	4413      	add	r3, r2
 800ca22:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800ca24:	893b      	ldrh	r3, [r7, #8]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d107      	bne.n	800ca3a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	b29a      	uxth	r2, r3
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	80da      	strh	r2, [r3, #6]
 800ca38:	e00b      	b.n	800ca52 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	2201      	movs	r2, #1
 800ca3e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	0c1b      	lsrs	r3, r3, #16
 800ca4c:	b29a      	uxth	r2, r3
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ca52:	2300      	movs	r3, #0
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	371c      	adds	r7, #28
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr

0800ca60 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b085      	sub	sp, #20
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2201      	movs	r2, #1
 800ca72:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	f043 0301 	orr.w	r3, r3, #1
 800ca8a:	b29a      	uxth	r2, r3
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800ca98:	b29b      	uxth	r3, r3
 800ca9a:	f043 0302 	orr.w	r3, r3, #2
 800ca9e:	b29a      	uxth	r2, r3
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800caa6:	2300      	movs	r3, #0
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3714      	adds	r7, #20
 800caac:	46bd      	mov	sp, r7
 800caae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab2:	4770      	bx	lr

0800cab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d141      	bne.n	800cb46 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cac2:	4b4b      	ldr	r3, [pc, #300]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800caca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cace:	d131      	bne.n	800cb34 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cad0:	4b47      	ldr	r3, [pc, #284]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cad6:	4a46      	ldr	r2, [pc, #280]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cadc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cae0:	4b43      	ldr	r3, [pc, #268]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cae8:	4a41      	ldr	r2, [pc, #260]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800caea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800caee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800caf0:	4b40      	ldr	r3, [pc, #256]	@ (800cbf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	2232      	movs	r2, #50	@ 0x32
 800caf6:	fb02 f303 	mul.w	r3, r2, r3
 800cafa:	4a3f      	ldr	r2, [pc, #252]	@ (800cbf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cafc:	fba2 2303 	umull	r2, r3, r2, r3
 800cb00:	0c9b      	lsrs	r3, r3, #18
 800cb02:	3301      	adds	r3, #1
 800cb04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cb06:	e002      	b.n	800cb0e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cb0e:	4b38      	ldr	r3, [pc, #224]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb10:	695b      	ldr	r3, [r3, #20]
 800cb12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb1a:	d102      	bne.n	800cb22 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1f2      	bne.n	800cb08 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cb22:	4b33      	ldr	r3, [pc, #204]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb24:	695b      	ldr	r3, [r3, #20]
 800cb26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb2e:	d158      	bne.n	800cbe2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cb30:	2303      	movs	r3, #3
 800cb32:	e057      	b.n	800cbe4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cb34:	4b2e      	ldr	r3, [pc, #184]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb3a:	4a2d      	ldr	r2, [pc, #180]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cb44:	e04d      	b.n	800cbe2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb4c:	d141      	bne.n	800cbd2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cb4e:	4b28      	ldr	r3, [pc, #160]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cb56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb5a:	d131      	bne.n	800cbc0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cb5c:	4b24      	ldr	r3, [pc, #144]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb62:	4a23      	ldr	r2, [pc, #140]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cb68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cb6c:	4b20      	ldr	r3, [pc, #128]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cb74:	4a1e      	ldr	r2, [pc, #120]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cb7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cb7c:	4b1d      	ldr	r3, [pc, #116]	@ (800cbf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	2232      	movs	r2, #50	@ 0x32
 800cb82:	fb02 f303 	mul.w	r3, r2, r3
 800cb86:	4a1c      	ldr	r2, [pc, #112]	@ (800cbf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cb88:	fba2 2303 	umull	r2, r3, r2, r3
 800cb8c:	0c9b      	lsrs	r3, r3, #18
 800cb8e:	3301      	adds	r3, #1
 800cb90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cb92:	e002      	b.n	800cb9a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	3b01      	subs	r3, #1
 800cb98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cb9a:	4b15      	ldr	r3, [pc, #84]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb9c:	695b      	ldr	r3, [r3, #20]
 800cb9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cba6:	d102      	bne.n	800cbae <HAL_PWREx_ControlVoltageScaling+0xfa>
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1f2      	bne.n	800cb94 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cbae:	4b10      	ldr	r3, [pc, #64]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbb0:	695b      	ldr	r3, [r3, #20]
 800cbb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cbb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbba:	d112      	bne.n	800cbe2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	e011      	b.n	800cbe4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cbc0:	4b0b      	ldr	r3, [pc, #44]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbc6:	4a0a      	ldr	r2, [pc, #40]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cbd0:	e007      	b.n	800cbe2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cbd2:	4b07      	ldr	r3, [pc, #28]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cbda:	4a05      	ldr	r2, [pc, #20]	@ (800cbf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbdc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cbe0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3714      	adds	r7, #20
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	40007000 	.word	0x40007000
 800cbf4:	20000004 	.word	0x20000004
 800cbf8:	431bde83 	.word	0x431bde83

0800cbfc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800cc00:	4b05      	ldr	r3, [pc, #20]	@ (800cc18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800cc02:	689b      	ldr	r3, [r3, #8]
 800cc04:	4a04      	ldr	r2, [pc, #16]	@ (800cc18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800cc06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cc0a:	6093      	str	r3, [r2, #8]
}
 800cc0c:	bf00      	nop
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr
 800cc16:	bf00      	nop
 800cc18:	40007000 	.word	0x40007000

0800cc1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b088      	sub	sp, #32
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d101      	bne.n	800cc2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	e2fe      	b.n	800d22c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	f003 0301 	and.w	r3, r3, #1
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d075      	beq.n	800cd26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cc3a:	4b97      	ldr	r3, [pc, #604]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	f003 030c 	and.w	r3, r3, #12
 800cc42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cc44:	4b94      	ldr	r3, [pc, #592]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc46:	68db      	ldr	r3, [r3, #12]
 800cc48:	f003 0303 	and.w	r3, r3, #3
 800cc4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800cc4e:	69bb      	ldr	r3, [r7, #24]
 800cc50:	2b0c      	cmp	r3, #12
 800cc52:	d102      	bne.n	800cc5a <HAL_RCC_OscConfig+0x3e>
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	2b03      	cmp	r3, #3
 800cc58:	d002      	beq.n	800cc60 <HAL_RCC_OscConfig+0x44>
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	2b08      	cmp	r3, #8
 800cc5e:	d10b      	bne.n	800cc78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cc60:	4b8d      	ldr	r3, [pc, #564]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d05b      	beq.n	800cd24 <HAL_RCC_OscConfig+0x108>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	685b      	ldr	r3, [r3, #4]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d157      	bne.n	800cd24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	e2d9      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc80:	d106      	bne.n	800cc90 <HAL_RCC_OscConfig+0x74>
 800cc82:	4b85      	ldr	r3, [pc, #532]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4a84      	ldr	r2, [pc, #528]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc8c:	6013      	str	r3, [r2, #0]
 800cc8e:	e01d      	b.n	800cccc <HAL_RCC_OscConfig+0xb0>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	685b      	ldr	r3, [r3, #4]
 800cc94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cc98:	d10c      	bne.n	800ccb4 <HAL_RCC_OscConfig+0x98>
 800cc9a:	4b7f      	ldr	r3, [pc, #508]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a7e      	ldr	r2, [pc, #504]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cca4:	6013      	str	r3, [r2, #0]
 800cca6:	4b7c      	ldr	r3, [pc, #496]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	4a7b      	ldr	r2, [pc, #492]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ccb0:	6013      	str	r3, [r2, #0]
 800ccb2:	e00b      	b.n	800cccc <HAL_RCC_OscConfig+0xb0>
 800ccb4:	4b78      	ldr	r3, [pc, #480]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a77      	ldr	r2, [pc, #476]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ccbe:	6013      	str	r3, [r2, #0]
 800ccc0:	4b75      	ldr	r3, [pc, #468]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a74      	ldr	r2, [pc, #464]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ccca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d013      	beq.n	800ccfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccd4:	f7fa fdd6 	bl	8007884 <HAL_GetTick>
 800ccd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ccda:	e008      	b.n	800ccee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ccdc:	f7fa fdd2 	bl	8007884 <HAL_GetTick>
 800cce0:	4602      	mov	r2, r0
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	1ad3      	subs	r3, r2, r3
 800cce6:	2b64      	cmp	r3, #100	@ 0x64
 800cce8:	d901      	bls.n	800ccee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ccea:	2303      	movs	r3, #3
 800ccec:	e29e      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ccee:	4b6a      	ldr	r3, [pc, #424]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d0f0      	beq.n	800ccdc <HAL_RCC_OscConfig+0xc0>
 800ccfa:	e014      	b.n	800cd26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccfc:	f7fa fdc2 	bl	8007884 <HAL_GetTick>
 800cd00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cd02:	e008      	b.n	800cd16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cd04:	f7fa fdbe 	bl	8007884 <HAL_GetTick>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	1ad3      	subs	r3, r2, r3
 800cd0e:	2b64      	cmp	r3, #100	@ 0x64
 800cd10:	d901      	bls.n	800cd16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cd12:	2303      	movs	r3, #3
 800cd14:	e28a      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cd16:	4b60      	ldr	r3, [pc, #384]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d1f0      	bne.n	800cd04 <HAL_RCC_OscConfig+0xe8>
 800cd22:	e000      	b.n	800cd26 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f003 0302 	and.w	r3, r3, #2
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d075      	beq.n	800ce1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cd32:	4b59      	ldr	r3, [pc, #356]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd34:	689b      	ldr	r3, [r3, #8]
 800cd36:	f003 030c 	and.w	r3, r3, #12
 800cd3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cd3c:	4b56      	ldr	r3, [pc, #344]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	f003 0303 	and.w	r3, r3, #3
 800cd44:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800cd46:	69bb      	ldr	r3, [r7, #24]
 800cd48:	2b0c      	cmp	r3, #12
 800cd4a:	d102      	bne.n	800cd52 <HAL_RCC_OscConfig+0x136>
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d002      	beq.n	800cd58 <HAL_RCC_OscConfig+0x13c>
 800cd52:	69bb      	ldr	r3, [r7, #24]
 800cd54:	2b04      	cmp	r3, #4
 800cd56:	d11f      	bne.n	800cd98 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cd58:	4b4f      	ldr	r3, [pc, #316]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d005      	beq.n	800cd70 <HAL_RCC_OscConfig+0x154>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	68db      	ldr	r3, [r3, #12]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d101      	bne.n	800cd70 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e25d      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd70:	4b49      	ldr	r3, [pc, #292]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	691b      	ldr	r3, [r3, #16]
 800cd7c:	061b      	lsls	r3, r3, #24
 800cd7e:	4946      	ldr	r1, [pc, #280]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cd80:	4313      	orrs	r3, r2
 800cd82:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800cd84:	4b45      	ldr	r3, [pc, #276]	@ (800ce9c <HAL_RCC_OscConfig+0x280>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7fa fd2f 	bl	80077ec <HAL_InitTick>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d043      	beq.n	800ce1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800cd94:	2301      	movs	r3, #1
 800cd96:	e249      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	68db      	ldr	r3, [r3, #12]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d023      	beq.n	800cde8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cda0:	4b3d      	ldr	r3, [pc, #244]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4a3c      	ldr	r2, [pc, #240]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cda6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cdaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdac:	f7fa fd6a 	bl	8007884 <HAL_GetTick>
 800cdb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cdb2:	e008      	b.n	800cdc6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cdb4:	f7fa fd66 	bl	8007884 <HAL_GetTick>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	1ad3      	subs	r3, r2, r3
 800cdbe:	2b02      	cmp	r3, #2
 800cdc0:	d901      	bls.n	800cdc6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	e232      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cdc6:	4b34      	ldr	r3, [pc, #208]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d0f0      	beq.n	800cdb4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cdd2:	4b31      	ldr	r3, [pc, #196]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	691b      	ldr	r3, [r3, #16]
 800cdde:	061b      	lsls	r3, r3, #24
 800cde0:	492d      	ldr	r1, [pc, #180]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cde2:	4313      	orrs	r3, r2
 800cde4:	604b      	str	r3, [r1, #4]
 800cde6:	e01a      	b.n	800ce1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cde8:	4b2b      	ldr	r3, [pc, #172]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4a2a      	ldr	r2, [pc, #168]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800cdee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cdf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdf4:	f7fa fd46 	bl	8007884 <HAL_GetTick>
 800cdf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cdfa:	e008      	b.n	800ce0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cdfc:	f7fa fd42 	bl	8007884 <HAL_GetTick>
 800ce00:	4602      	mov	r2, r0
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	1ad3      	subs	r3, r2, r3
 800ce06:	2b02      	cmp	r3, #2
 800ce08:	d901      	bls.n	800ce0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ce0a:	2303      	movs	r3, #3
 800ce0c:	e20e      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ce0e:	4b22      	ldr	r3, [pc, #136]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d1f0      	bne.n	800cdfc <HAL_RCC_OscConfig+0x1e0>
 800ce1a:	e000      	b.n	800ce1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ce1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f003 0308 	and.w	r3, r3, #8
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d041      	beq.n	800ceae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	695b      	ldr	r3, [r3, #20]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d01c      	beq.n	800ce6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ce32:	4b19      	ldr	r3, [pc, #100]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce38:	4a17      	ldr	r2, [pc, #92]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce3a:	f043 0301 	orr.w	r3, r3, #1
 800ce3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce42:	f7fa fd1f 	bl	8007884 <HAL_GetTick>
 800ce46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ce48:	e008      	b.n	800ce5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce4a:	f7fa fd1b 	bl	8007884 <HAL_GetTick>
 800ce4e:	4602      	mov	r2, r0
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	1ad3      	subs	r3, r2, r3
 800ce54:	2b02      	cmp	r3, #2
 800ce56:	d901      	bls.n	800ce5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ce58:	2303      	movs	r3, #3
 800ce5a:	e1e7      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ce5c:	4b0e      	ldr	r3, [pc, #56]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce62:	f003 0302 	and.w	r3, r3, #2
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d0ef      	beq.n	800ce4a <HAL_RCC_OscConfig+0x22e>
 800ce6a:	e020      	b.n	800ceae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ce6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce72:	4a09      	ldr	r2, [pc, #36]	@ (800ce98 <HAL_RCC_OscConfig+0x27c>)
 800ce74:	f023 0301 	bic.w	r3, r3, #1
 800ce78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce7c:	f7fa fd02 	bl	8007884 <HAL_GetTick>
 800ce80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ce82:	e00d      	b.n	800cea0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce84:	f7fa fcfe 	bl	8007884 <HAL_GetTick>
 800ce88:	4602      	mov	r2, r0
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	1ad3      	subs	r3, r2, r3
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	d906      	bls.n	800cea0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ce92:	2303      	movs	r3, #3
 800ce94:	e1ca      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
 800ce96:	bf00      	nop
 800ce98:	40021000 	.word	0x40021000
 800ce9c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cea0:	4b8c      	ldr	r3, [pc, #560]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cea6:	f003 0302 	and.w	r3, r3, #2
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d1ea      	bne.n	800ce84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	f003 0304 	and.w	r3, r3, #4
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f000 80a6 	beq.w	800d008 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cebc:	2300      	movs	r3, #0
 800cebe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800cec0:	4b84      	ldr	r3, [pc, #528]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d101      	bne.n	800ced0 <HAL_RCC_OscConfig+0x2b4>
 800cecc:	2301      	movs	r3, #1
 800cece:	e000      	b.n	800ced2 <HAL_RCC_OscConfig+0x2b6>
 800ced0:	2300      	movs	r3, #0
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d00d      	beq.n	800cef2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ced6:	4b7f      	ldr	r3, [pc, #508]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800ced8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ceda:	4a7e      	ldr	r2, [pc, #504]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cedc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cee0:	6593      	str	r3, [r2, #88]	@ 0x58
 800cee2:	4b7c      	ldr	r3, [pc, #496]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ceea:	60fb      	str	r3, [r7, #12]
 800ceec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ceee:	2301      	movs	r3, #1
 800cef0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cef2:	4b79      	ldr	r3, [pc, #484]	@ (800d0d8 <HAL_RCC_OscConfig+0x4bc>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d118      	bne.n	800cf30 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cefe:	4b76      	ldr	r3, [pc, #472]	@ (800d0d8 <HAL_RCC_OscConfig+0x4bc>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	4a75      	ldr	r2, [pc, #468]	@ (800d0d8 <HAL_RCC_OscConfig+0x4bc>)
 800cf04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cf0a:	f7fa fcbb 	bl	8007884 <HAL_GetTick>
 800cf0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cf10:	e008      	b.n	800cf24 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf12:	f7fa fcb7 	bl	8007884 <HAL_GetTick>
 800cf16:	4602      	mov	r2, r0
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	1ad3      	subs	r3, r2, r3
 800cf1c:	2b02      	cmp	r3, #2
 800cf1e:	d901      	bls.n	800cf24 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800cf20:	2303      	movs	r3, #3
 800cf22:	e183      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cf24:	4b6c      	ldr	r3, [pc, #432]	@ (800d0d8 <HAL_RCC_OscConfig+0x4bc>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d0f0      	beq.n	800cf12 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d108      	bne.n	800cf4a <HAL_RCC_OscConfig+0x32e>
 800cf38:	4b66      	ldr	r3, [pc, #408]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf3e:	4a65      	ldr	r2, [pc, #404]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf40:	f043 0301 	orr.w	r3, r3, #1
 800cf44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cf48:	e024      	b.n	800cf94 <HAL_RCC_OscConfig+0x378>
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	2b05      	cmp	r3, #5
 800cf50:	d110      	bne.n	800cf74 <HAL_RCC_OscConfig+0x358>
 800cf52:	4b60      	ldr	r3, [pc, #384]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf58:	4a5e      	ldr	r2, [pc, #376]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf5a:	f043 0304 	orr.w	r3, r3, #4
 800cf5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cf62:	4b5c      	ldr	r3, [pc, #368]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf68:	4a5a      	ldr	r2, [pc, #360]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf6a:	f043 0301 	orr.w	r3, r3, #1
 800cf6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cf72:	e00f      	b.n	800cf94 <HAL_RCC_OscConfig+0x378>
 800cf74:	4b57      	ldr	r3, [pc, #348]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf7a:	4a56      	ldr	r2, [pc, #344]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf7c:	f023 0301 	bic.w	r3, r3, #1
 800cf80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800cf84:	4b53      	ldr	r3, [pc, #332]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf8a:	4a52      	ldr	r2, [pc, #328]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cf8c:	f023 0304 	bic.w	r3, r3, #4
 800cf90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	689b      	ldr	r3, [r3, #8]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d016      	beq.n	800cfca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf9c:	f7fa fc72 	bl	8007884 <HAL_GetTick>
 800cfa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfa2:	e00a      	b.n	800cfba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cfa4:	f7fa fc6e 	bl	8007884 <HAL_GetTick>
 800cfa8:	4602      	mov	r2, r0
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	1ad3      	subs	r3, r2, r3
 800cfae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d901      	bls.n	800cfba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800cfb6:	2303      	movs	r3, #3
 800cfb8:	e138      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfba:	4b46      	ldr	r3, [pc, #280]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cfbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfc0:	f003 0302 	and.w	r3, r3, #2
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d0ed      	beq.n	800cfa4 <HAL_RCC_OscConfig+0x388>
 800cfc8:	e015      	b.n	800cff6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfca:	f7fa fc5b 	bl	8007884 <HAL_GetTick>
 800cfce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cfd0:	e00a      	b.n	800cfe8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cfd2:	f7fa fc57 	bl	8007884 <HAL_GetTick>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	1ad3      	subs	r3, r2, r3
 800cfdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	d901      	bls.n	800cfe8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800cfe4:	2303      	movs	r3, #3
 800cfe6:	e121      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cfe8:	4b3a      	ldr	r3, [pc, #232]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cfea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfee:	f003 0302 	and.w	r3, r3, #2
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1ed      	bne.n	800cfd2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cff6:	7ffb      	ldrb	r3, [r7, #31]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d105      	bne.n	800d008 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cffc:	4b35      	ldr	r3, [pc, #212]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800cffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d000:	4a34      	ldr	r2, [pc, #208]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d006:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f003 0320 	and.w	r3, r3, #32
 800d010:	2b00      	cmp	r3, #0
 800d012:	d03c      	beq.n	800d08e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	699b      	ldr	r3, [r3, #24]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d01c      	beq.n	800d056 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d01c:	4b2d      	ldr	r3, [pc, #180]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d01e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d022:	4a2c      	ldr	r2, [pc, #176]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d024:	f043 0301 	orr.w	r3, r3, #1
 800d028:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d02c:	f7fa fc2a 	bl	8007884 <HAL_GetTick>
 800d030:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d032:	e008      	b.n	800d046 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d034:	f7fa fc26 	bl	8007884 <HAL_GetTick>
 800d038:	4602      	mov	r2, r0
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	1ad3      	subs	r3, r2, r3
 800d03e:	2b02      	cmp	r3, #2
 800d040:	d901      	bls.n	800d046 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d042:	2303      	movs	r3, #3
 800d044:	e0f2      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d046:	4b23      	ldr	r3, [pc, #140]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d04c:	f003 0302 	and.w	r3, r3, #2
 800d050:	2b00      	cmp	r3, #0
 800d052:	d0ef      	beq.n	800d034 <HAL_RCC_OscConfig+0x418>
 800d054:	e01b      	b.n	800d08e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d056:	4b1f      	ldr	r3, [pc, #124]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d058:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d05c:	4a1d      	ldr	r2, [pc, #116]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d05e:	f023 0301 	bic.w	r3, r3, #1
 800d062:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d066:	f7fa fc0d 	bl	8007884 <HAL_GetTick>
 800d06a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d06c:	e008      	b.n	800d080 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d06e:	f7fa fc09 	bl	8007884 <HAL_GetTick>
 800d072:	4602      	mov	r2, r0
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	2b02      	cmp	r3, #2
 800d07a:	d901      	bls.n	800d080 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d07c:	2303      	movs	r3, #3
 800d07e:	e0d5      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d080:	4b14      	ldr	r3, [pc, #80]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d086:	f003 0302 	and.w	r3, r3, #2
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1ef      	bne.n	800d06e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	69db      	ldr	r3, [r3, #28]
 800d092:	2b00      	cmp	r3, #0
 800d094:	f000 80c9 	beq.w	800d22a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d098:	4b0e      	ldr	r3, [pc, #56]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	f003 030c 	and.w	r3, r3, #12
 800d0a0:	2b0c      	cmp	r3, #12
 800d0a2:	f000 8083 	beq.w	800d1ac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	69db      	ldr	r3, [r3, #28]
 800d0aa:	2b02      	cmp	r3, #2
 800d0ac:	d15e      	bne.n	800d16c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d0ae:	4b09      	ldr	r3, [pc, #36]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	4a08      	ldr	r2, [pc, #32]	@ (800d0d4 <HAL_RCC_OscConfig+0x4b8>)
 800d0b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d0b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0ba:	f7fa fbe3 	bl	8007884 <HAL_GetTick>
 800d0be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d0c0:	e00c      	b.n	800d0dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d0c2:	f7fa fbdf 	bl	8007884 <HAL_GetTick>
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	1ad3      	subs	r3, r2, r3
 800d0cc:	2b02      	cmp	r3, #2
 800d0ce:	d905      	bls.n	800d0dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d0d0:	2303      	movs	r3, #3
 800d0d2:	e0ab      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
 800d0d4:	40021000 	.word	0x40021000
 800d0d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d0dc:	4b55      	ldr	r3, [pc, #340]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d1ec      	bne.n	800d0c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d0e8:	4b52      	ldr	r3, [pc, #328]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d0ea:	68da      	ldr	r2, [r3, #12]
 800d0ec:	4b52      	ldr	r3, [pc, #328]	@ (800d238 <HAL_RCC_OscConfig+0x61c>)
 800d0ee:	4013      	ands	r3, r2
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	6a11      	ldr	r1, [r2, #32]
 800d0f4:	687a      	ldr	r2, [r7, #4]
 800d0f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d0f8:	3a01      	subs	r2, #1
 800d0fa:	0112      	lsls	r2, r2, #4
 800d0fc:	4311      	orrs	r1, r2
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d102:	0212      	lsls	r2, r2, #8
 800d104:	4311      	orrs	r1, r2
 800d106:	687a      	ldr	r2, [r7, #4]
 800d108:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d10a:	0852      	lsrs	r2, r2, #1
 800d10c:	3a01      	subs	r2, #1
 800d10e:	0552      	lsls	r2, r2, #21
 800d110:	4311      	orrs	r1, r2
 800d112:	687a      	ldr	r2, [r7, #4]
 800d114:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d116:	0852      	lsrs	r2, r2, #1
 800d118:	3a01      	subs	r2, #1
 800d11a:	0652      	lsls	r2, r2, #25
 800d11c:	4311      	orrs	r1, r2
 800d11e:	687a      	ldr	r2, [r7, #4]
 800d120:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d122:	06d2      	lsls	r2, r2, #27
 800d124:	430a      	orrs	r2, r1
 800d126:	4943      	ldr	r1, [pc, #268]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d128:	4313      	orrs	r3, r2
 800d12a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d12c:	4b41      	ldr	r3, [pc, #260]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	4a40      	ldr	r2, [pc, #256]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d136:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d138:	4b3e      	ldr	r3, [pc, #248]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d13a:	68db      	ldr	r3, [r3, #12]
 800d13c:	4a3d      	ldr	r2, [pc, #244]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d13e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d142:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d144:	f7fa fb9e 	bl	8007884 <HAL_GetTick>
 800d148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d14a:	e008      	b.n	800d15e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d14c:	f7fa fb9a 	bl	8007884 <HAL_GetTick>
 800d150:	4602      	mov	r2, r0
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	1ad3      	subs	r3, r2, r3
 800d156:	2b02      	cmp	r3, #2
 800d158:	d901      	bls.n	800d15e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d15a:	2303      	movs	r3, #3
 800d15c:	e066      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d15e:	4b35      	ldr	r3, [pc, #212]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d166:	2b00      	cmp	r3, #0
 800d168:	d0f0      	beq.n	800d14c <HAL_RCC_OscConfig+0x530>
 800d16a:	e05e      	b.n	800d22a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d16c:	4b31      	ldr	r3, [pc, #196]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4a30      	ldr	r2, [pc, #192]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d172:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d178:	f7fa fb84 	bl	8007884 <HAL_GetTick>
 800d17c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d17e:	e008      	b.n	800d192 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d180:	f7fa fb80 	bl	8007884 <HAL_GetTick>
 800d184:	4602      	mov	r2, r0
 800d186:	693b      	ldr	r3, [r7, #16]
 800d188:	1ad3      	subs	r3, r2, r3
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	d901      	bls.n	800d192 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d18e:	2303      	movs	r3, #3
 800d190:	e04c      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d192:	4b28      	ldr	r3, [pc, #160]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d1f0      	bne.n	800d180 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d19e:	4b25      	ldr	r3, [pc, #148]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d1a0:	68da      	ldr	r2, [r3, #12]
 800d1a2:	4924      	ldr	r1, [pc, #144]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d1a4:	4b25      	ldr	r3, [pc, #148]	@ (800d23c <HAL_RCC_OscConfig+0x620>)
 800d1a6:	4013      	ands	r3, r2
 800d1a8:	60cb      	str	r3, [r1, #12]
 800d1aa:	e03e      	b.n	800d22a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	69db      	ldr	r3, [r3, #28]
 800d1b0:	2b01      	cmp	r3, #1
 800d1b2:	d101      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e039      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d1b8:	4b1e      	ldr	r3, [pc, #120]	@ (800d234 <HAL_RCC_OscConfig+0x618>)
 800d1ba:	68db      	ldr	r3, [r3, #12]
 800d1bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d1be:	697b      	ldr	r3, [r7, #20]
 800d1c0:	f003 0203 	and.w	r2, r3, #3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6a1b      	ldr	r3, [r3, #32]
 800d1c8:	429a      	cmp	r2, r3
 800d1ca:	d12c      	bne.n	800d226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d123      	bne.n	800d226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d1de:	697b      	ldr	r3, [r7, #20]
 800d1e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d11b      	bne.n	800d226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d1fa:	429a      	cmp	r2, r3
 800d1fc:	d113      	bne.n	800d226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d208:	085b      	lsrs	r3, r3, #1
 800d20a:	3b01      	subs	r3, #1
 800d20c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d20e:	429a      	cmp	r2, r3
 800d210:	d109      	bne.n	800d226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d21c:	085b      	lsrs	r3, r3, #1
 800d21e:	3b01      	subs	r3, #1
 800d220:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d222:	429a      	cmp	r2, r3
 800d224:	d001      	beq.n	800d22a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d226:	2301      	movs	r3, #1
 800d228:	e000      	b.n	800d22c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d22a:	2300      	movs	r3, #0
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3720      	adds	r7, #32
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	40021000 	.word	0x40021000
 800d238:	019f800c 	.word	0x019f800c
 800d23c:	feeefffc 	.word	0xfeeefffc

0800d240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b086      	sub	sp, #24
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d24a:	2300      	movs	r3, #0
 800d24c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d101      	bne.n	800d258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d254:	2301      	movs	r3, #1
 800d256:	e11e      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d258:	4b91      	ldr	r3, [pc, #580]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	f003 030f 	and.w	r3, r3, #15
 800d260:	683a      	ldr	r2, [r7, #0]
 800d262:	429a      	cmp	r2, r3
 800d264:	d910      	bls.n	800d288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d266:	4b8e      	ldr	r3, [pc, #568]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f023 020f 	bic.w	r2, r3, #15
 800d26e:	498c      	ldr	r1, [pc, #560]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	4313      	orrs	r3, r2
 800d274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d276:	4b8a      	ldr	r3, [pc, #552]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f003 030f 	and.w	r3, r3, #15
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	429a      	cmp	r2, r3
 800d282:	d001      	beq.n	800d288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d284:	2301      	movs	r3, #1
 800d286:	e106      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f003 0301 	and.w	r3, r3, #1
 800d290:	2b00      	cmp	r3, #0
 800d292:	d073      	beq.n	800d37c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	685b      	ldr	r3, [r3, #4]
 800d298:	2b03      	cmp	r3, #3
 800d29a:	d129      	bne.n	800d2f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d29c:	4b81      	ldr	r3, [pc, #516]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d101      	bne.n	800d2ac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e0f4      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d2ac:	f000 f99e 	bl	800d5ec <RCC_GetSysClockFreqFromPLLSource>
 800d2b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	4a7c      	ldr	r2, [pc, #496]	@ (800d4a8 <HAL_RCC_ClockConfig+0x268>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d93f      	bls.n	800d33a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d2ba:	4b7a      	ldr	r3, [pc, #488]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d2bc:	689b      	ldr	r3, [r3, #8]
 800d2be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d009      	beq.n	800d2da <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d033      	beq.n	800d33a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d12f      	bne.n	800d33a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d2da:	4b72      	ldr	r3, [pc, #456]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d2dc:	689b      	ldr	r3, [r3, #8]
 800d2de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d2e2:	4a70      	ldr	r2, [pc, #448]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d2e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d2ea:	2380      	movs	r3, #128	@ 0x80
 800d2ec:	617b      	str	r3, [r7, #20]
 800d2ee:	e024      	b.n	800d33a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d107      	bne.n	800d308 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d2f8:	4b6a      	ldr	r3, [pc, #424]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d300:	2b00      	cmp	r3, #0
 800d302:	d109      	bne.n	800d318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d304:	2301      	movs	r3, #1
 800d306:	e0c6      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d308:	4b66      	ldr	r3, [pc, #408]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d310:	2b00      	cmp	r3, #0
 800d312:	d101      	bne.n	800d318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d314:	2301      	movs	r3, #1
 800d316:	e0be      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d318:	f000 f8ce 	bl	800d4b8 <HAL_RCC_GetSysClockFreq>
 800d31c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	4a61      	ldr	r2, [pc, #388]	@ (800d4a8 <HAL_RCC_ClockConfig+0x268>)
 800d322:	4293      	cmp	r3, r2
 800d324:	d909      	bls.n	800d33a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d326:	4b5f      	ldr	r3, [pc, #380]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d328:	689b      	ldr	r3, [r3, #8]
 800d32a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d32e:	4a5d      	ldr	r2, [pc, #372]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d334:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d336:	2380      	movs	r3, #128	@ 0x80
 800d338:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d33a:	4b5a      	ldr	r3, [pc, #360]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d33c:	689b      	ldr	r3, [r3, #8]
 800d33e:	f023 0203 	bic.w	r2, r3, #3
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	685b      	ldr	r3, [r3, #4]
 800d346:	4957      	ldr	r1, [pc, #348]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d348:	4313      	orrs	r3, r2
 800d34a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d34c:	f7fa fa9a 	bl	8007884 <HAL_GetTick>
 800d350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d352:	e00a      	b.n	800d36a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d354:	f7fa fa96 	bl	8007884 <HAL_GetTick>
 800d358:	4602      	mov	r2, r0
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	1ad3      	subs	r3, r2, r3
 800d35e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d362:	4293      	cmp	r3, r2
 800d364:	d901      	bls.n	800d36a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d366:	2303      	movs	r3, #3
 800d368:	e095      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d36a:	4b4e      	ldr	r3, [pc, #312]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d36c:	689b      	ldr	r3, [r3, #8]
 800d36e:	f003 020c 	and.w	r2, r3, #12
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	685b      	ldr	r3, [r3, #4]
 800d376:	009b      	lsls	r3, r3, #2
 800d378:	429a      	cmp	r2, r3
 800d37a:	d1eb      	bne.n	800d354 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	f003 0302 	and.w	r3, r3, #2
 800d384:	2b00      	cmp	r3, #0
 800d386:	d023      	beq.n	800d3d0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f003 0304 	and.w	r3, r3, #4
 800d390:	2b00      	cmp	r3, #0
 800d392:	d005      	beq.n	800d3a0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d394:	4b43      	ldr	r3, [pc, #268]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d396:	689b      	ldr	r3, [r3, #8]
 800d398:	4a42      	ldr	r2, [pc, #264]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d39a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d39e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f003 0308 	and.w	r3, r3, #8
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d007      	beq.n	800d3bc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d3ac:	4b3d      	ldr	r3, [pc, #244]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3ae:	689b      	ldr	r3, [r3, #8]
 800d3b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d3b4:	4a3b      	ldr	r2, [pc, #236]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d3ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d3bc:	4b39      	ldr	r3, [pc, #228]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	4936      	ldr	r1, [pc, #216]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3ca:	4313      	orrs	r3, r2
 800d3cc:	608b      	str	r3, [r1, #8]
 800d3ce:	e008      	b.n	800d3e2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	2b80      	cmp	r3, #128	@ 0x80
 800d3d4:	d105      	bne.n	800d3e2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d3d6:	4b33      	ldr	r3, [pc, #204]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3d8:	689b      	ldr	r3, [r3, #8]
 800d3da:	4a32      	ldr	r2, [pc, #200]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d3dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d3e0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d3e2:	4b2f      	ldr	r3, [pc, #188]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f003 030f 	and.w	r3, r3, #15
 800d3ea:	683a      	ldr	r2, [r7, #0]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d21d      	bcs.n	800d42c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d3f0:	4b2b      	ldr	r3, [pc, #172]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f023 020f 	bic.w	r2, r3, #15
 800d3f8:	4929      	ldr	r1, [pc, #164]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	4313      	orrs	r3, r2
 800d3fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d400:	f7fa fa40 	bl	8007884 <HAL_GetTick>
 800d404:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d406:	e00a      	b.n	800d41e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d408:	f7fa fa3c 	bl	8007884 <HAL_GetTick>
 800d40c:	4602      	mov	r2, r0
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	1ad3      	subs	r3, r2, r3
 800d412:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d416:	4293      	cmp	r3, r2
 800d418:	d901      	bls.n	800d41e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d41a:	2303      	movs	r3, #3
 800d41c:	e03b      	b.n	800d496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d41e:	4b20      	ldr	r3, [pc, #128]	@ (800d4a0 <HAL_RCC_ClockConfig+0x260>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f003 030f 	and.w	r3, r3, #15
 800d426:	683a      	ldr	r2, [r7, #0]
 800d428:	429a      	cmp	r2, r3
 800d42a:	d1ed      	bne.n	800d408 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f003 0304 	and.w	r3, r3, #4
 800d434:	2b00      	cmp	r3, #0
 800d436:	d008      	beq.n	800d44a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d438:	4b1a      	ldr	r3, [pc, #104]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	68db      	ldr	r3, [r3, #12]
 800d444:	4917      	ldr	r1, [pc, #92]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d446:	4313      	orrs	r3, r2
 800d448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f003 0308 	and.w	r3, r3, #8
 800d452:	2b00      	cmp	r3, #0
 800d454:	d009      	beq.n	800d46a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d456:	4b13      	ldr	r3, [pc, #76]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d458:	689b      	ldr	r3, [r3, #8]
 800d45a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	00db      	lsls	r3, r3, #3
 800d464:	490f      	ldr	r1, [pc, #60]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d466:	4313      	orrs	r3, r2
 800d468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d46a:	f000 f825 	bl	800d4b8 <HAL_RCC_GetSysClockFreq>
 800d46e:	4602      	mov	r2, r0
 800d470:	4b0c      	ldr	r3, [pc, #48]	@ (800d4a4 <HAL_RCC_ClockConfig+0x264>)
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	091b      	lsrs	r3, r3, #4
 800d476:	f003 030f 	and.w	r3, r3, #15
 800d47a:	490c      	ldr	r1, [pc, #48]	@ (800d4ac <HAL_RCC_ClockConfig+0x26c>)
 800d47c:	5ccb      	ldrb	r3, [r1, r3]
 800d47e:	f003 031f 	and.w	r3, r3, #31
 800d482:	fa22 f303 	lsr.w	r3, r2, r3
 800d486:	4a0a      	ldr	r2, [pc, #40]	@ (800d4b0 <HAL_RCC_ClockConfig+0x270>)
 800d488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d48a:	4b0a      	ldr	r3, [pc, #40]	@ (800d4b4 <HAL_RCC_ClockConfig+0x274>)
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4618      	mov	r0, r3
 800d490:	f7fa f9ac 	bl	80077ec <HAL_InitTick>
 800d494:	4603      	mov	r3, r0
}
 800d496:	4618      	mov	r0, r3
 800d498:	3718      	adds	r7, #24
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}
 800d49e:	bf00      	nop
 800d4a0:	40022000 	.word	0x40022000
 800d4a4:	40021000 	.word	0x40021000
 800d4a8:	04c4b400 	.word	0x04c4b400
 800d4ac:	0801bd58 	.word	0x0801bd58
 800d4b0:	20000004 	.word	0x20000004
 800d4b4:	2000000c 	.word	0x2000000c

0800d4b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b087      	sub	sp, #28
 800d4bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d4be:	4b2c      	ldr	r3, [pc, #176]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d4c0:	689b      	ldr	r3, [r3, #8]
 800d4c2:	f003 030c 	and.w	r3, r3, #12
 800d4c6:	2b04      	cmp	r3, #4
 800d4c8:	d102      	bne.n	800d4d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d4ca:	4b2a      	ldr	r3, [pc, #168]	@ (800d574 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d4cc:	613b      	str	r3, [r7, #16]
 800d4ce:	e047      	b.n	800d560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d4d0:	4b27      	ldr	r3, [pc, #156]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	f003 030c 	and.w	r3, r3, #12
 800d4d8:	2b08      	cmp	r3, #8
 800d4da:	d102      	bne.n	800d4e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d4dc:	4b26      	ldr	r3, [pc, #152]	@ (800d578 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d4de:	613b      	str	r3, [r7, #16]
 800d4e0:	e03e      	b.n	800d560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d4e2:	4b23      	ldr	r3, [pc, #140]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d4e4:	689b      	ldr	r3, [r3, #8]
 800d4e6:	f003 030c 	and.w	r3, r3, #12
 800d4ea:	2b0c      	cmp	r3, #12
 800d4ec:	d136      	bne.n	800d55c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d4ee:	4b20      	ldr	r3, [pc, #128]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d4f0:	68db      	ldr	r3, [r3, #12]
 800d4f2:	f003 0303 	and.w	r3, r3, #3
 800d4f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d4f8:	4b1d      	ldr	r3, [pc, #116]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d4fa:	68db      	ldr	r3, [r3, #12]
 800d4fc:	091b      	lsrs	r3, r3, #4
 800d4fe:	f003 030f 	and.w	r3, r3, #15
 800d502:	3301      	adds	r3, #1
 800d504:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	2b03      	cmp	r3, #3
 800d50a:	d10c      	bne.n	800d526 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d50c:	4a1a      	ldr	r2, [pc, #104]	@ (800d578 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	fbb2 f3f3 	udiv	r3, r2, r3
 800d514:	4a16      	ldr	r2, [pc, #88]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d516:	68d2      	ldr	r2, [r2, #12]
 800d518:	0a12      	lsrs	r2, r2, #8
 800d51a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d51e:	fb02 f303 	mul.w	r3, r2, r3
 800d522:	617b      	str	r3, [r7, #20]
      break;
 800d524:	e00c      	b.n	800d540 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d526:	4a13      	ldr	r2, [pc, #76]	@ (800d574 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d528:	68bb      	ldr	r3, [r7, #8]
 800d52a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d52e:	4a10      	ldr	r2, [pc, #64]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d530:	68d2      	ldr	r2, [r2, #12]
 800d532:	0a12      	lsrs	r2, r2, #8
 800d534:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d538:	fb02 f303 	mul.w	r3, r2, r3
 800d53c:	617b      	str	r3, [r7, #20]
      break;
 800d53e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d540:	4b0b      	ldr	r3, [pc, #44]	@ (800d570 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d542:	68db      	ldr	r3, [r3, #12]
 800d544:	0e5b      	lsrs	r3, r3, #25
 800d546:	f003 0303 	and.w	r3, r3, #3
 800d54a:	3301      	adds	r3, #1
 800d54c:	005b      	lsls	r3, r3, #1
 800d54e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d550:	697a      	ldr	r2, [r7, #20]
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	fbb2 f3f3 	udiv	r3, r2, r3
 800d558:	613b      	str	r3, [r7, #16]
 800d55a:	e001      	b.n	800d560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d55c:	2300      	movs	r3, #0
 800d55e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d560:	693b      	ldr	r3, [r7, #16]
}
 800d562:	4618      	mov	r0, r3
 800d564:	371c      	adds	r7, #28
 800d566:	46bd      	mov	sp, r7
 800d568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56c:	4770      	bx	lr
 800d56e:	bf00      	nop
 800d570:	40021000 	.word	0x40021000
 800d574:	00f42400 	.word	0x00f42400
 800d578:	007a1200 	.word	0x007a1200

0800d57c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d57c:	b480      	push	{r7}
 800d57e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d580:	4b03      	ldr	r3, [pc, #12]	@ (800d590 <HAL_RCC_GetHCLKFreq+0x14>)
 800d582:	681b      	ldr	r3, [r3, #0]
}
 800d584:	4618      	mov	r0, r3
 800d586:	46bd      	mov	sp, r7
 800d588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	20000004 	.word	0x20000004

0800d594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d598:	f7ff fff0 	bl	800d57c <HAL_RCC_GetHCLKFreq>
 800d59c:	4602      	mov	r2, r0
 800d59e:	4b06      	ldr	r3, [pc, #24]	@ (800d5b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d5a0:	689b      	ldr	r3, [r3, #8]
 800d5a2:	0a1b      	lsrs	r3, r3, #8
 800d5a4:	f003 0307 	and.w	r3, r3, #7
 800d5a8:	4904      	ldr	r1, [pc, #16]	@ (800d5bc <HAL_RCC_GetPCLK1Freq+0x28>)
 800d5aa:	5ccb      	ldrb	r3, [r1, r3]
 800d5ac:	f003 031f 	and.w	r3, r3, #31
 800d5b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	bd80      	pop	{r7, pc}
 800d5b8:	40021000 	.word	0x40021000
 800d5bc:	0801bd68 	.word	0x0801bd68

0800d5c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d5c4:	f7ff ffda 	bl	800d57c <HAL_RCC_GetHCLKFreq>
 800d5c8:	4602      	mov	r2, r0
 800d5ca:	4b06      	ldr	r3, [pc, #24]	@ (800d5e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	0adb      	lsrs	r3, r3, #11
 800d5d0:	f003 0307 	and.w	r3, r3, #7
 800d5d4:	4904      	ldr	r1, [pc, #16]	@ (800d5e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d5d6:	5ccb      	ldrb	r3, [r1, r3]
 800d5d8:	f003 031f 	and.w	r3, r3, #31
 800d5dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	bd80      	pop	{r7, pc}
 800d5e4:	40021000 	.word	0x40021000
 800d5e8:	0801bd68 	.word	0x0801bd68

0800d5ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	b087      	sub	sp, #28
 800d5f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d5f2:	4b1e      	ldr	r3, [pc, #120]	@ (800d66c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d5f4:	68db      	ldr	r3, [r3, #12]
 800d5f6:	f003 0303 	and.w	r3, r3, #3
 800d5fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d5fc:	4b1b      	ldr	r3, [pc, #108]	@ (800d66c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d5fe:	68db      	ldr	r3, [r3, #12]
 800d600:	091b      	lsrs	r3, r3, #4
 800d602:	f003 030f 	and.w	r3, r3, #15
 800d606:	3301      	adds	r3, #1
 800d608:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d60a:	693b      	ldr	r3, [r7, #16]
 800d60c:	2b03      	cmp	r3, #3
 800d60e:	d10c      	bne.n	800d62a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d610:	4a17      	ldr	r2, [pc, #92]	@ (800d670 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	fbb2 f3f3 	udiv	r3, r2, r3
 800d618:	4a14      	ldr	r2, [pc, #80]	@ (800d66c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d61a:	68d2      	ldr	r2, [r2, #12]
 800d61c:	0a12      	lsrs	r2, r2, #8
 800d61e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d622:	fb02 f303 	mul.w	r3, r2, r3
 800d626:	617b      	str	r3, [r7, #20]
    break;
 800d628:	e00c      	b.n	800d644 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d62a:	4a12      	ldr	r2, [pc, #72]	@ (800d674 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d632:	4a0e      	ldr	r2, [pc, #56]	@ (800d66c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d634:	68d2      	ldr	r2, [r2, #12]
 800d636:	0a12      	lsrs	r2, r2, #8
 800d638:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d63c:	fb02 f303 	mul.w	r3, r2, r3
 800d640:	617b      	str	r3, [r7, #20]
    break;
 800d642:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d644:	4b09      	ldr	r3, [pc, #36]	@ (800d66c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	0e5b      	lsrs	r3, r3, #25
 800d64a:	f003 0303 	and.w	r3, r3, #3
 800d64e:	3301      	adds	r3, #1
 800d650:	005b      	lsls	r3, r3, #1
 800d652:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d654:	697a      	ldr	r2, [r7, #20]
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	fbb2 f3f3 	udiv	r3, r2, r3
 800d65c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d65e:	687b      	ldr	r3, [r7, #4]
}
 800d660:	4618      	mov	r0, r3
 800d662:	371c      	adds	r7, #28
 800d664:	46bd      	mov	sp, r7
 800d666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66a:	4770      	bx	lr
 800d66c:	40021000 	.word	0x40021000
 800d670:	007a1200 	.word	0x007a1200
 800d674:	00f42400 	.word	0x00f42400

0800d678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b086      	sub	sp, #24
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d680:	2300      	movs	r3, #0
 800d682:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d684:	2300      	movs	r3, #0
 800d686:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d690:	2b00      	cmp	r3, #0
 800d692:	f000 8098 	beq.w	800d7c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d696:	2300      	movs	r3, #0
 800d698:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d69a:	4b43      	ldr	r3, [pc, #268]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d69c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d69e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d10d      	bne.n	800d6c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d6a6:	4b40      	ldr	r3, [pc, #256]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6aa:	4a3f      	ldr	r2, [pc, #252]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d6b0:	6593      	str	r3, [r2, #88]	@ 0x58
 800d6b2:	4b3d      	ldr	r3, [pc, #244]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6ba:	60bb      	str	r3, [r7, #8]
 800d6bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d6be:	2301      	movs	r3, #1
 800d6c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d6c2:	4b3a      	ldr	r3, [pc, #232]	@ (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	4a39      	ldr	r2, [pc, #228]	@ (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d6c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d6ce:	f7fa f8d9 	bl	8007884 <HAL_GetTick>
 800d6d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d6d4:	e009      	b.n	800d6ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d6d6:	f7fa f8d5 	bl	8007884 <HAL_GetTick>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	1ad3      	subs	r3, r2, r3
 800d6e0:	2b02      	cmp	r3, #2
 800d6e2:	d902      	bls.n	800d6ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d6e4:	2303      	movs	r3, #3
 800d6e6:	74fb      	strb	r3, [r7, #19]
        break;
 800d6e8:	e005      	b.n	800d6f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d6ea:	4b30      	ldr	r3, [pc, #192]	@ (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d0ef      	beq.n	800d6d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d6f6:	7cfb      	ldrb	r3, [r7, #19]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d159      	bne.n	800d7b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d6fc:	4b2a      	ldr	r3, [pc, #168]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d706:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d708:	697b      	ldr	r3, [r7, #20]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d01e      	beq.n	800d74c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d712:	697a      	ldr	r2, [r7, #20]
 800d714:	429a      	cmp	r2, r3
 800d716:	d019      	beq.n	800d74c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d718:	4b23      	ldr	r3, [pc, #140]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d71e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d722:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d724:	4b20      	ldr	r3, [pc, #128]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d72a:	4a1f      	ldr	r2, [pc, #124]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d72c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d734:	4b1c      	ldr	r3, [pc, #112]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d73a:	4a1b      	ldr	r2, [pc, #108]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d73c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d744:	4a18      	ldr	r2, [pc, #96]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d74c:	697b      	ldr	r3, [r7, #20]
 800d74e:	f003 0301 	and.w	r3, r3, #1
 800d752:	2b00      	cmp	r3, #0
 800d754:	d016      	beq.n	800d784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d756:	f7fa f895 	bl	8007884 <HAL_GetTick>
 800d75a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d75c:	e00b      	b.n	800d776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d75e:	f7fa f891 	bl	8007884 <HAL_GetTick>
 800d762:	4602      	mov	r2, r0
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d902      	bls.n	800d776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d770:	2303      	movs	r3, #3
 800d772:	74fb      	strb	r3, [r7, #19]
            break;
 800d774:	e006      	b.n	800d784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d776:	4b0c      	ldr	r3, [pc, #48]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d77c:	f003 0302 	and.w	r3, r3, #2
 800d780:	2b00      	cmp	r3, #0
 800d782:	d0ec      	beq.n	800d75e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d784:	7cfb      	ldrb	r3, [r7, #19]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d10b      	bne.n	800d7a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d78a:	4b07      	ldr	r3, [pc, #28]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d78c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d790:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d798:	4903      	ldr	r1, [pc, #12]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d79a:	4313      	orrs	r3, r2
 800d79c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800d7a0:	e008      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d7a2:	7cfb      	ldrb	r3, [r7, #19]
 800d7a4:	74bb      	strb	r3, [r7, #18]
 800d7a6:	e005      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d7a8:	40021000 	.word	0x40021000
 800d7ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7b0:	7cfb      	ldrb	r3, [r7, #19]
 800d7b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d7b4:	7c7b      	ldrb	r3, [r7, #17]
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d105      	bne.n	800d7c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d7ba:	4ba6      	ldr	r3, [pc, #664]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d7bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7be:	4aa5      	ldr	r2, [pc, #660]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d7c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d7c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f003 0301 	and.w	r3, r3, #1
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d00a      	beq.n	800d7e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d7d2:	4ba0      	ldr	r3, [pc, #640]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d7d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7d8:	f023 0203 	bic.w	r2, r3, #3
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	685b      	ldr	r3, [r3, #4]
 800d7e0:	499c      	ldr	r1, [pc, #624]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f003 0302 	and.w	r3, r3, #2
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d00a      	beq.n	800d80a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d7f4:	4b97      	ldr	r3, [pc, #604]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d7f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7fa:	f023 020c 	bic.w	r2, r3, #12
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	689b      	ldr	r3, [r3, #8]
 800d802:	4994      	ldr	r1, [pc, #592]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d804:	4313      	orrs	r3, r2
 800d806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f003 0304 	and.w	r3, r3, #4
 800d812:	2b00      	cmp	r3, #0
 800d814:	d00a      	beq.n	800d82c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d816:	4b8f      	ldr	r3, [pc, #572]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d81c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	68db      	ldr	r3, [r3, #12]
 800d824:	498b      	ldr	r1, [pc, #556]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d826:	4313      	orrs	r3, r2
 800d828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f003 0308 	and.w	r3, r3, #8
 800d834:	2b00      	cmp	r3, #0
 800d836:	d00a      	beq.n	800d84e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d838:	4b86      	ldr	r3, [pc, #536]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d83a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d83e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	691b      	ldr	r3, [r3, #16]
 800d846:	4983      	ldr	r1, [pc, #524]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d848:	4313      	orrs	r3, r2
 800d84a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	f003 0320 	and.w	r3, r3, #32
 800d856:	2b00      	cmp	r3, #0
 800d858:	d00a      	beq.n	800d870 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d85a:	4b7e      	ldr	r3, [pc, #504]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d85c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d860:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	695b      	ldr	r3, [r3, #20]
 800d868:	497a      	ldr	r1, [pc, #488]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d86a:	4313      	orrs	r3, r2
 800d86c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00a      	beq.n	800d892 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d87c:	4b75      	ldr	r3, [pc, #468]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d87e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d882:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	699b      	ldr	r3, [r3, #24]
 800d88a:	4972      	ldr	r1, [pc, #456]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d88c:	4313      	orrs	r3, r2
 800d88e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00a      	beq.n	800d8b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d89e:	4b6d      	ldr	r3, [pc, #436]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	69db      	ldr	r3, [r3, #28]
 800d8ac:	4969      	ldr	r1, [pc, #420]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8ae:	4313      	orrs	r3, r2
 800d8b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d00a      	beq.n	800d8d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d8c0:	4b64      	ldr	r3, [pc, #400]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8c6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6a1b      	ldr	r3, [r3, #32]
 800d8ce:	4961      	ldr	r1, [pc, #388]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d00a      	beq.n	800d8f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d8e2:	4b5c      	ldr	r3, [pc, #368]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8f0:	4958      	ldr	r1, [pc, #352]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d8f2:	4313      	orrs	r3, r2
 800d8f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d900:	2b00      	cmp	r3, #0
 800d902:	d015      	beq.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d904:	4b53      	ldr	r3, [pc, #332]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d90a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d912:	4950      	ldr	r1, [pc, #320]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d914:	4313      	orrs	r3, r2
 800d916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d91e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d922:	d105      	bne.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d924:	4b4b      	ldr	r3, [pc, #300]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d926:	68db      	ldr	r3, [r3, #12]
 800d928:	4a4a      	ldr	r2, [pc, #296]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d92a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d92e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d015      	beq.n	800d968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d93c:	4b45      	ldr	r3, [pc, #276]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d942:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d94a:	4942      	ldr	r1, [pc, #264]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d94c:	4313      	orrs	r3, r2
 800d94e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d956:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d95a:	d105      	bne.n	800d968 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d95c:	4b3d      	ldr	r3, [pc, #244]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d95e:	68db      	ldr	r3, [r3, #12]
 800d960:	4a3c      	ldr	r2, [pc, #240]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d966:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d970:	2b00      	cmp	r3, #0
 800d972:	d015      	beq.n	800d9a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d974:	4b37      	ldr	r3, [pc, #220]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d97a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d982:	4934      	ldr	r1, [pc, #208]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d984:	4313      	orrs	r3, r2
 800d986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d98e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d992:	d105      	bne.n	800d9a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d994:	4b2f      	ldr	r3, [pc, #188]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d996:	68db      	ldr	r3, [r3, #12]
 800d998:	4a2e      	ldr	r2, [pc, #184]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d99a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d99e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d015      	beq.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d9ac:	4b29      	ldr	r3, [pc, #164]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9ba:	4926      	ldr	r1, [pc, #152]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9ca:	d105      	bne.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d9cc:	4b21      	ldr	r3, [pc, #132]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	4a20      	ldr	r2, [pc, #128]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d9d6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d015      	beq.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d9e4:	4b1b      	ldr	r3, [pc, #108]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9f2:	4918      	ldr	r1, [pc, #96]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d9f4:	4313      	orrs	r3, r2
 800d9f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800da02:	d105      	bne.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800da04:	4b13      	ldr	r3, [pc, #76]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da06:	68db      	ldr	r3, [r3, #12]
 800da08:	4a12      	ldr	r2, [pc, #72]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da0e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d015      	beq.n	800da48 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800da1c:	4b0d      	ldr	r3, [pc, #52]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da22:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da2a:	490a      	ldr	r1, [pc, #40]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da2c:	4313      	orrs	r3, r2
 800da2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800da3a:	d105      	bne.n	800da48 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800da3c:	4b05      	ldr	r3, [pc, #20]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da3e:	68db      	ldr	r3, [r3, #12]
 800da40:	4a04      	ldr	r2, [pc, #16]	@ (800da54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800da42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800da46:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800da48:	7cbb      	ldrb	r3, [r7, #18]
}
 800da4a:	4618      	mov	r0, r3
 800da4c:	3718      	adds	r7, #24
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}
 800da52:	bf00      	nop
 800da54:	40021000 	.word	0x40021000

0800da58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d101      	bne.n	800da6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800da66:	2301      	movs	r3, #1
 800da68:	e09d      	b.n	800dba6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d108      	bne.n	800da84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	685b      	ldr	r3, [r3, #4]
 800da76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800da7a:	d009      	beq.n	800da90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2200      	movs	r2, #0
 800da80:	61da      	str	r2, [r3, #28]
 800da82:	e005      	b.n	800da90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2200      	movs	r2, #0
 800da88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2200      	movs	r2, #0
 800da8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d106      	bne.n	800dab0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2200      	movs	r2, #0
 800daa6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f7f6 fc06 	bl	80042bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2202      	movs	r2, #2
 800dab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	681a      	ldr	r2, [r3, #0]
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dac6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	68db      	ldr	r3, [r3, #12]
 800dacc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dad0:	d902      	bls.n	800dad8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800dad2:	2300      	movs	r3, #0
 800dad4:	60fb      	str	r3, [r7, #12]
 800dad6:	e002      	b.n	800dade <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800dad8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dadc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	68db      	ldr	r3, [r3, #12]
 800dae2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800dae6:	d007      	beq.n	800daf8 <HAL_SPI_Init+0xa0>
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	68db      	ldr	r3, [r3, #12]
 800daec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800daf0:	d002      	beq.n	800daf8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2200      	movs	r2, #0
 800daf6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	689b      	ldr	r3, [r3, #8]
 800db04:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800db08:	431a      	orrs	r2, r3
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	691b      	ldr	r3, [r3, #16]
 800db0e:	f003 0302 	and.w	r3, r3, #2
 800db12:	431a      	orrs	r2, r3
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	695b      	ldr	r3, [r3, #20]
 800db18:	f003 0301 	and.w	r3, r3, #1
 800db1c:	431a      	orrs	r2, r3
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	699b      	ldr	r3, [r3, #24]
 800db22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800db26:	431a      	orrs	r2, r3
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	69db      	ldr	r3, [r3, #28]
 800db2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800db30:	431a      	orrs	r2, r3
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6a1b      	ldr	r3, [r3, #32]
 800db36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db3a:	ea42 0103 	orr.w	r1, r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db42:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	430a      	orrs	r2, r1
 800db4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	699b      	ldr	r3, [r3, #24]
 800db52:	0c1b      	lsrs	r3, r3, #16
 800db54:	f003 0204 	and.w	r2, r3, #4
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db5c:	f003 0310 	and.w	r3, r3, #16
 800db60:	431a      	orrs	r2, r3
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db66:	f003 0308 	and.w	r3, r3, #8
 800db6a:	431a      	orrs	r2, r3
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	68db      	ldr	r3, [r3, #12]
 800db70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800db74:	ea42 0103 	orr.w	r1, r2, r3
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	430a      	orrs	r2, r1
 800db84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	69da      	ldr	r2, [r3, #28]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800db94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2200      	movs	r2, #0
 800db9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2201      	movs	r2, #1
 800dba0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800dba4:	2300      	movs	r3, #0
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3710      	adds	r7, #16
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}

0800dbae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b088      	sub	sp, #32
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	60f8      	str	r0, [r7, #12]
 800dbb6:	60b9      	str	r1, [r7, #8]
 800dbb8:	603b      	str	r3, [r7, #0]
 800dbba:	4613      	mov	r3, r2
 800dbbc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dbbe:	f7f9 fe61 	bl	8007884 <HAL_GetTick>
 800dbc2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800dbc4:	88fb      	ldrh	r3, [r7, #6]
 800dbc6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dbce:	b2db      	uxtb	r3, r3
 800dbd0:	2b01      	cmp	r3, #1
 800dbd2:	d001      	beq.n	800dbd8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800dbd4:	2302      	movs	r3, #2
 800dbd6:	e15c      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d002      	beq.n	800dbe4 <HAL_SPI_Transmit+0x36>
 800dbde:	88fb      	ldrh	r3, [r7, #6]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d101      	bne.n	800dbe8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	e154      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800dbee:	2b01      	cmp	r3, #1
 800dbf0:	d101      	bne.n	800dbf6 <HAL_SPI_Transmit+0x48>
 800dbf2:	2302      	movs	r3, #2
 800dbf4:	e14d      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	2203      	movs	r2, #3
 800dc02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2200      	movs	r2, #0
 800dc0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	68ba      	ldr	r2, [r7, #8]
 800dc10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	88fa      	ldrh	r2, [r7, #6]
 800dc16:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	88fa      	ldrh	r2, [r7, #6]
 800dc1c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	2200      	movs	r2, #0
 800dc22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	2200      	movs	r2, #0
 800dc28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2200      	movs	r2, #0
 800dc30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	2200      	movs	r2, #0
 800dc38:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2200      	movs	r2, #0
 800dc3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dc48:	d10f      	bne.n	800dc6a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	681a      	ldr	r2, [r3, #0]
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dc58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dc68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc74:	2b40      	cmp	r3, #64	@ 0x40
 800dc76:	d007      	beq.n	800dc88 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	681a      	ldr	r2, [r3, #0]
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dc86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	68db      	ldr	r3, [r3, #12]
 800dc8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dc90:	d952      	bls.n	800dd38 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	685b      	ldr	r3, [r3, #4]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d002      	beq.n	800dca0 <HAL_SPI_Transmit+0xf2>
 800dc9a:	8b7b      	ldrh	r3, [r7, #26]
 800dc9c:	2b01      	cmp	r3, #1
 800dc9e:	d145      	bne.n	800dd2c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dca4:	881a      	ldrh	r2, [r3, #0]
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcb0:	1c9a      	adds	r2, r3, #2
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	b29a      	uxth	r2, r3
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800dcc4:	e032      	b.n	800dd2c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	689b      	ldr	r3, [r3, #8]
 800dccc:	f003 0302 	and.w	r3, r3, #2
 800dcd0:	2b02      	cmp	r3, #2
 800dcd2:	d112      	bne.n	800dcfa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcd8:	881a      	ldrh	r2, [r3, #0]
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dce4:	1c9a      	adds	r2, r3, #2
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	3b01      	subs	r3, #1
 800dcf2:	b29a      	uxth	r2, r3
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dcf8:	e018      	b.n	800dd2c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dcfa:	f7f9 fdc3 	bl	8007884 <HAL_GetTick>
 800dcfe:	4602      	mov	r2, r0
 800dd00:	69fb      	ldr	r3, [r7, #28]
 800dd02:	1ad3      	subs	r3, r2, r3
 800dd04:	683a      	ldr	r2, [r7, #0]
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d803      	bhi.n	800dd12 <HAL_SPI_Transmit+0x164>
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd10:	d102      	bne.n	800dd18 <HAL_SPI_Transmit+0x16a>
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d109      	bne.n	800dd2c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	2201      	movs	r2, #1
 800dd1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2200      	movs	r2, #0
 800dd24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800dd28:	2303      	movs	r3, #3
 800dd2a:	e0b2      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd30:	b29b      	uxth	r3, r3
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d1c7      	bne.n	800dcc6 <HAL_SPI_Transmit+0x118>
 800dd36:	e083      	b.n	800de40 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d002      	beq.n	800dd46 <HAL_SPI_Transmit+0x198>
 800dd40:	8b7b      	ldrh	r3, [r7, #26]
 800dd42:	2b01      	cmp	r3, #1
 800dd44:	d177      	bne.n	800de36 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	2b01      	cmp	r3, #1
 800dd4e:	d912      	bls.n	800dd76 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd54:	881a      	ldrh	r2, [r3, #0]
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd60:	1c9a      	adds	r2, r3, #2
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	3b02      	subs	r3, #2
 800dd6e:	b29a      	uxth	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dd74:	e05f      	b.n	800de36 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	330c      	adds	r3, #12
 800dd80:	7812      	ldrb	r2, [r2, #0]
 800dd82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd88:	1c5a      	adds	r2, r3, #1
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd92:	b29b      	uxth	r3, r3
 800dd94:	3b01      	subs	r3, #1
 800dd96:	b29a      	uxth	r2, r3
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800dd9c:	e04b      	b.n	800de36 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	689b      	ldr	r3, [r3, #8]
 800dda4:	f003 0302 	and.w	r3, r3, #2
 800dda8:	2b02      	cmp	r3, #2
 800ddaa:	d12b      	bne.n	800de04 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddb0:	b29b      	uxth	r3, r3
 800ddb2:	2b01      	cmp	r3, #1
 800ddb4:	d912      	bls.n	800dddc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddba:	881a      	ldrh	r2, [r3, #0]
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddc6:	1c9a      	adds	r2, r3, #2
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddd0:	b29b      	uxth	r3, r3
 800ddd2:	3b02      	subs	r3, #2
 800ddd4:	b29a      	uxth	r2, r3
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ddda:	e02c      	b.n	800de36 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	330c      	adds	r3, #12
 800dde6:	7812      	ldrb	r2, [r2, #0]
 800dde8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddee:	1c5a      	adds	r2, r3, #1
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddf8:	b29b      	uxth	r3, r3
 800ddfa:	3b01      	subs	r3, #1
 800ddfc:	b29a      	uxth	r2, r3
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800de02:	e018      	b.n	800de36 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800de04:	f7f9 fd3e 	bl	8007884 <HAL_GetTick>
 800de08:	4602      	mov	r2, r0
 800de0a:	69fb      	ldr	r3, [r7, #28]
 800de0c:	1ad3      	subs	r3, r2, r3
 800de0e:	683a      	ldr	r2, [r7, #0]
 800de10:	429a      	cmp	r2, r3
 800de12:	d803      	bhi.n	800de1c <HAL_SPI_Transmit+0x26e>
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de1a:	d102      	bne.n	800de22 <HAL_SPI_Transmit+0x274>
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d109      	bne.n	800de36 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2201      	movs	r2, #1
 800de26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	2200      	movs	r2, #0
 800de2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800de32:	2303      	movs	r3, #3
 800de34:	e02d      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d1ae      	bne.n	800dd9e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800de40:	69fa      	ldr	r2, [r7, #28]
 800de42:	6839      	ldr	r1, [r7, #0]
 800de44:	68f8      	ldr	r0, [r7, #12]
 800de46:	f000 fb65 	bl	800e514 <SPI_EndRxTxTransaction>
 800de4a:	4603      	mov	r3, r0
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d002      	beq.n	800de56 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2220      	movs	r2, #32
 800de54:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	689b      	ldr	r3, [r3, #8]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d10a      	bne.n	800de74 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800de5e:	2300      	movs	r3, #0
 800de60:	617b      	str	r3, [r7, #20]
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	617b      	str	r3, [r7, #20]
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	689b      	ldr	r3, [r3, #8]
 800de70:	617b      	str	r3, [r7, #20]
 800de72:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	2201      	movs	r2, #1
 800de78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	2200      	movs	r2, #0
 800de80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d001      	beq.n	800de90 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800de8c:	2301      	movs	r3, #1
 800de8e:	e000      	b.n	800de92 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800de90:	2300      	movs	r3, #0
  }
}
 800de92:	4618      	mov	r0, r3
 800de94:	3720      	adds	r7, #32
 800de96:	46bd      	mov	sp, r7
 800de98:	bd80      	pop	{r7, pc}

0800de9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800de9a:	b580      	push	{r7, lr}
 800de9c:	b08a      	sub	sp, #40	@ 0x28
 800de9e:	af00      	add	r7, sp, #0
 800dea0:	60f8      	str	r0, [r7, #12]
 800dea2:	60b9      	str	r1, [r7, #8]
 800dea4:	607a      	str	r2, [r7, #4]
 800dea6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dea8:	2301      	movs	r3, #1
 800deaa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800deac:	f7f9 fcea 	bl	8007884 <HAL_GetTick>
 800deb0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800deb8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800dec0:	887b      	ldrh	r3, [r7, #2]
 800dec2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800dec4:	887b      	ldrh	r3, [r7, #2]
 800dec6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800dec8:	7ffb      	ldrb	r3, [r7, #31]
 800deca:	2b01      	cmp	r3, #1
 800decc:	d00c      	beq.n	800dee8 <HAL_SPI_TransmitReceive+0x4e>
 800dece:	69bb      	ldr	r3, [r7, #24]
 800ded0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ded4:	d106      	bne.n	800dee4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	689b      	ldr	r3, [r3, #8]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d102      	bne.n	800dee4 <HAL_SPI_TransmitReceive+0x4a>
 800dede:	7ffb      	ldrb	r3, [r7, #31]
 800dee0:	2b04      	cmp	r3, #4
 800dee2:	d001      	beq.n	800dee8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800dee4:	2302      	movs	r3, #2
 800dee6:	e1f3      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dee8:	68bb      	ldr	r3, [r7, #8]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d005      	beq.n	800defa <HAL_SPI_TransmitReceive+0x60>
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d002      	beq.n	800defa <HAL_SPI_TransmitReceive+0x60>
 800def4:	887b      	ldrh	r3, [r7, #2]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d101      	bne.n	800defe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800defa:	2301      	movs	r3, #1
 800defc:	e1e8      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800df04:	2b01      	cmp	r3, #1
 800df06:	d101      	bne.n	800df0c <HAL_SPI_TransmitReceive+0x72>
 800df08:	2302      	movs	r3, #2
 800df0a:	e1e1      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2201      	movs	r2, #1
 800df10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df1a:	b2db      	uxtb	r3, r3
 800df1c:	2b04      	cmp	r3, #4
 800df1e:	d003      	beq.n	800df28 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2205      	movs	r2, #5
 800df24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2200      	movs	r2, #0
 800df2c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	887a      	ldrh	r2, [r7, #2]
 800df38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	887a      	ldrh	r2, [r7, #2]
 800df40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	68ba      	ldr	r2, [r7, #8]
 800df48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	887a      	ldrh	r2, [r7, #2]
 800df4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	887a      	ldrh	r2, [r7, #2]
 800df54:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2200      	movs	r2, #0
 800df5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	2200      	movs	r2, #0
 800df60:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	68db      	ldr	r3, [r3, #12]
 800df66:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df6a:	d802      	bhi.n	800df72 <HAL_SPI_TransmitReceive+0xd8>
 800df6c:	8abb      	ldrh	r3, [r7, #20]
 800df6e:	2b01      	cmp	r3, #1
 800df70:	d908      	bls.n	800df84 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	685a      	ldr	r2, [r3, #4]
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800df80:	605a      	str	r2, [r3, #4]
 800df82:	e007      	b.n	800df94 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	685a      	ldr	r2, [r3, #4]
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800df92:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df9e:	2b40      	cmp	r3, #64	@ 0x40
 800dfa0:	d007      	beq.n	800dfb2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dfb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	68db      	ldr	r3, [r3, #12]
 800dfb6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dfba:	f240 8083 	bls.w	800e0c4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	685b      	ldr	r3, [r3, #4]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d002      	beq.n	800dfcc <HAL_SPI_TransmitReceive+0x132>
 800dfc6:	8afb      	ldrh	r3, [r7, #22]
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	d16f      	bne.n	800e0ac <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfd0:	881a      	ldrh	r2, [r3, #0]
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfdc:	1c9a      	adds	r2, r3, #2
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfe6:	b29b      	uxth	r3, r3
 800dfe8:	3b01      	subs	r3, #1
 800dfea:	b29a      	uxth	r2, r3
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dff0:	e05c      	b.n	800e0ac <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	689b      	ldr	r3, [r3, #8]
 800dff8:	f003 0302 	and.w	r3, r3, #2
 800dffc:	2b02      	cmp	r3, #2
 800dffe:	d11b      	bne.n	800e038 <HAL_SPI_TransmitReceive+0x19e>
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e004:	b29b      	uxth	r3, r3
 800e006:	2b00      	cmp	r3, #0
 800e008:	d016      	beq.n	800e038 <HAL_SPI_TransmitReceive+0x19e>
 800e00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e00c:	2b01      	cmp	r3, #1
 800e00e:	d113      	bne.n	800e038 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e014:	881a      	ldrh	r2, [r3, #0]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e020:	1c9a      	adds	r2, r3, #2
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	3b01      	subs	r3, #1
 800e02e:	b29a      	uxth	r2, r3
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e034:	2300      	movs	r3, #0
 800e036:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	689b      	ldr	r3, [r3, #8]
 800e03e:	f003 0301 	and.w	r3, r3, #1
 800e042:	2b01      	cmp	r3, #1
 800e044:	d11c      	bne.n	800e080 <HAL_SPI_TransmitReceive+0x1e6>
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d016      	beq.n	800e080 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	68da      	ldr	r2, [r3, #12]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e05c:	b292      	uxth	r2, r2
 800e05e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e064:	1c9a      	adds	r2, r3, #2
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e070:	b29b      	uxth	r3, r3
 800e072:	3b01      	subs	r3, #1
 800e074:	b29a      	uxth	r2, r3
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e07c:	2301      	movs	r3, #1
 800e07e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e080:	f7f9 fc00 	bl	8007884 <HAL_GetTick>
 800e084:	4602      	mov	r2, r0
 800e086:	6a3b      	ldr	r3, [r7, #32]
 800e088:	1ad3      	subs	r3, r2, r3
 800e08a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e08c:	429a      	cmp	r2, r3
 800e08e:	d80d      	bhi.n	800e0ac <HAL_SPI_TransmitReceive+0x212>
 800e090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e092:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e096:	d009      	beq.n	800e0ac <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2201      	movs	r2, #1
 800e09c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e0a8:	2303      	movs	r3, #3
 800e0aa:	e111      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0b0:	b29b      	uxth	r3, r3
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d19d      	bne.n	800dff2 <HAL_SPI_TransmitReceive+0x158>
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d197      	bne.n	800dff2 <HAL_SPI_TransmitReceive+0x158>
 800e0c2:	e0e5      	b.n	800e290 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	685b      	ldr	r3, [r3, #4]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d003      	beq.n	800e0d4 <HAL_SPI_TransmitReceive+0x23a>
 800e0cc:	8afb      	ldrh	r3, [r7, #22]
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	f040 80d1 	bne.w	800e276 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	2b01      	cmp	r3, #1
 800e0dc:	d912      	bls.n	800e104 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0e2:	881a      	ldrh	r2, [r3, #0]
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0ee:	1c9a      	adds	r2, r3, #2
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0f8:	b29b      	uxth	r3, r3
 800e0fa:	3b02      	subs	r3, #2
 800e0fc:	b29a      	uxth	r2, r3
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e102:	e0b8      	b.n	800e276 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	330c      	adds	r3, #12
 800e10e:	7812      	ldrb	r2, [r2, #0]
 800e110:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e116:	1c5a      	adds	r2, r3, #1
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e120:	b29b      	uxth	r3, r3
 800e122:	3b01      	subs	r3, #1
 800e124:	b29a      	uxth	r2, r3
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e12a:	e0a4      	b.n	800e276 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	689b      	ldr	r3, [r3, #8]
 800e132:	f003 0302 	and.w	r3, r3, #2
 800e136:	2b02      	cmp	r3, #2
 800e138:	d134      	bne.n	800e1a4 <HAL_SPI_TransmitReceive+0x30a>
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e13e:	b29b      	uxth	r3, r3
 800e140:	2b00      	cmp	r3, #0
 800e142:	d02f      	beq.n	800e1a4 <HAL_SPI_TransmitReceive+0x30a>
 800e144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e146:	2b01      	cmp	r3, #1
 800e148:	d12c      	bne.n	800e1a4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e14e:	b29b      	uxth	r3, r3
 800e150:	2b01      	cmp	r3, #1
 800e152:	d912      	bls.n	800e17a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e158:	881a      	ldrh	r2, [r3, #0]
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e164:	1c9a      	adds	r2, r3, #2
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e16e:	b29b      	uxth	r3, r3
 800e170:	3b02      	subs	r3, #2
 800e172:	b29a      	uxth	r2, r3
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e178:	e012      	b.n	800e1a0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	330c      	adds	r3, #12
 800e184:	7812      	ldrb	r2, [r2, #0]
 800e186:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e18c:	1c5a      	adds	r2, r3, #1
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e196:	b29b      	uxth	r3, r3
 800e198:	3b01      	subs	r3, #1
 800e19a:	b29a      	uxth	r2, r3
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	689b      	ldr	r3, [r3, #8]
 800e1aa:	f003 0301 	and.w	r3, r3, #1
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d148      	bne.n	800e244 <HAL_SPI_TransmitReceive+0x3aa>
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e1b8:	b29b      	uxth	r3, r3
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d042      	beq.n	800e244 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e1c4:	b29b      	uxth	r3, r3
 800e1c6:	2b01      	cmp	r3, #1
 800e1c8:	d923      	bls.n	800e212 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	68da      	ldr	r2, [r3, #12]
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1d4:	b292      	uxth	r2, r2
 800e1d6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1dc:	1c9a      	adds	r2, r3, #2
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e1e8:	b29b      	uxth	r3, r3
 800e1ea:	3b02      	subs	r3, #2
 800e1ec:	b29a      	uxth	r2, r3
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	2b01      	cmp	r3, #1
 800e1fe:	d81f      	bhi.n	800e240 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	685a      	ldr	r2, [r3, #4]
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e20e:	605a      	str	r2, [r3, #4]
 800e210:	e016      	b.n	800e240 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f103 020c 	add.w	r2, r3, #12
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e21e:	7812      	ldrb	r2, [r2, #0]
 800e220:	b2d2      	uxtb	r2, r2
 800e222:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e228:	1c5a      	adds	r2, r3, #1
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e234:	b29b      	uxth	r3, r3
 800e236:	3b01      	subs	r3, #1
 800e238:	b29a      	uxth	r2, r3
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e240:	2301      	movs	r3, #1
 800e242:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e244:	f7f9 fb1e 	bl	8007884 <HAL_GetTick>
 800e248:	4602      	mov	r2, r0
 800e24a:	6a3b      	ldr	r3, [r7, #32]
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e250:	429a      	cmp	r2, r3
 800e252:	d803      	bhi.n	800e25c <HAL_SPI_TransmitReceive+0x3c2>
 800e254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e25a:	d102      	bne.n	800e262 <HAL_SPI_TransmitReceive+0x3c8>
 800e25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d109      	bne.n	800e276 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	2201      	movs	r2, #1
 800e266:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	2200      	movs	r2, #0
 800e26e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e272:	2303      	movs	r3, #3
 800e274:	e02c      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e27a:	b29b      	uxth	r3, r3
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	f47f af55 	bne.w	800e12c <HAL_SPI_TransmitReceive+0x292>
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e288:	b29b      	uxth	r3, r3
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	f47f af4e 	bne.w	800e12c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e290:	6a3a      	ldr	r2, [r7, #32]
 800e292:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e294:	68f8      	ldr	r0, [r7, #12]
 800e296:	f000 f93d 	bl	800e514 <SPI_EndRxTxTransaction>
 800e29a:	4603      	mov	r3, r0
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d008      	beq.n	800e2b2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2220      	movs	r2, #32
 800e2a4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	e00e      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	2200      	movs	r2, #0
 800e2be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d001      	beq.n	800e2ce <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	e000      	b.n	800e2d0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e2ce:	2300      	movs	r3, #0
  }
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3728      	adds	r7, #40	@ 0x28
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b088      	sub	sp, #32
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	60f8      	str	r0, [r7, #12]
 800e2e0:	60b9      	str	r1, [r7, #8]
 800e2e2:	603b      	str	r3, [r7, #0]
 800e2e4:	4613      	mov	r3, r2
 800e2e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e2e8:	f7f9 facc 	bl	8007884 <HAL_GetTick>
 800e2ec:	4602      	mov	r2, r0
 800e2ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2f0:	1a9b      	subs	r3, r3, r2
 800e2f2:	683a      	ldr	r2, [r7, #0]
 800e2f4:	4413      	add	r3, r2
 800e2f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e2f8:	f7f9 fac4 	bl	8007884 <HAL_GetTick>
 800e2fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e2fe:	4b39      	ldr	r3, [pc, #228]	@ (800e3e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	015b      	lsls	r3, r3, #5
 800e304:	0d1b      	lsrs	r3, r3, #20
 800e306:	69fa      	ldr	r2, [r7, #28]
 800e308:	fb02 f303 	mul.w	r3, r2, r3
 800e30c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e30e:	e054      	b.n	800e3ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e316:	d050      	beq.n	800e3ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e318:	f7f9 fab4 	bl	8007884 <HAL_GetTick>
 800e31c:	4602      	mov	r2, r0
 800e31e:	69bb      	ldr	r3, [r7, #24]
 800e320:	1ad3      	subs	r3, r2, r3
 800e322:	69fa      	ldr	r2, [r7, #28]
 800e324:	429a      	cmp	r2, r3
 800e326:	d902      	bls.n	800e32e <SPI_WaitFlagStateUntilTimeout+0x56>
 800e328:	69fb      	ldr	r3, [r7, #28]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d13d      	bne.n	800e3aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	685a      	ldr	r2, [r3, #4]
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e33c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	685b      	ldr	r3, [r3, #4]
 800e342:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e346:	d111      	bne.n	800e36c <SPI_WaitFlagStateUntilTimeout+0x94>
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	689b      	ldr	r3, [r3, #8]
 800e34c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e350:	d004      	beq.n	800e35c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	689b      	ldr	r3, [r3, #8]
 800e356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e35a:	d107      	bne.n	800e36c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	681a      	ldr	r2, [r3, #0]
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e36a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e374:	d10f      	bne.n	800e396 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e384:	601a      	str	r2, [r3, #0]
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	681a      	ldr	r2, [r3, #0]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e394:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2201      	movs	r2, #1
 800e39a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e3a6:	2303      	movs	r3, #3
 800e3a8:	e017      	b.n	800e3da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d101      	bne.n	800e3b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	3b01      	subs	r3, #1
 800e3b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	689a      	ldr	r2, [r3, #8]
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	4013      	ands	r3, r2
 800e3c4:	68ba      	ldr	r2, [r7, #8]
 800e3c6:	429a      	cmp	r2, r3
 800e3c8:	bf0c      	ite	eq
 800e3ca:	2301      	moveq	r3, #1
 800e3cc:	2300      	movne	r3, #0
 800e3ce:	b2db      	uxtb	r3, r3
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	79fb      	ldrb	r3, [r7, #7]
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d19b      	bne.n	800e310 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e3d8:	2300      	movs	r3, #0
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3720      	adds	r7, #32
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	20000004 	.word	0x20000004

0800e3e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b08a      	sub	sp, #40	@ 0x28
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	60f8      	str	r0, [r7, #12]
 800e3f0:	60b9      	str	r1, [r7, #8]
 800e3f2:	607a      	str	r2, [r7, #4]
 800e3f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e3fa:	f7f9 fa43 	bl	8007884 <HAL_GetTick>
 800e3fe:	4602      	mov	r2, r0
 800e400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e402:	1a9b      	subs	r3, r3, r2
 800e404:	683a      	ldr	r2, [r7, #0]
 800e406:	4413      	add	r3, r2
 800e408:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e40a:	f7f9 fa3b 	bl	8007884 <HAL_GetTick>
 800e40e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	330c      	adds	r3, #12
 800e416:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e418:	4b3d      	ldr	r3, [pc, #244]	@ (800e510 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e41a:	681a      	ldr	r2, [r3, #0]
 800e41c:	4613      	mov	r3, r2
 800e41e:	009b      	lsls	r3, r3, #2
 800e420:	4413      	add	r3, r2
 800e422:	00da      	lsls	r2, r3, #3
 800e424:	1ad3      	subs	r3, r2, r3
 800e426:	0d1b      	lsrs	r3, r3, #20
 800e428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e42a:	fb02 f303 	mul.w	r3, r2, r3
 800e42e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e430:	e060      	b.n	800e4f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e438:	d107      	bne.n	800e44a <SPI_WaitFifoStateUntilTimeout+0x62>
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d104      	bne.n	800e44a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e440:	69fb      	ldr	r3, [r7, #28]
 800e442:	781b      	ldrb	r3, [r3, #0]
 800e444:	b2db      	uxtb	r3, r3
 800e446:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e448:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e450:	d050      	beq.n	800e4f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e452:	f7f9 fa17 	bl	8007884 <HAL_GetTick>
 800e456:	4602      	mov	r2, r0
 800e458:	6a3b      	ldr	r3, [r7, #32]
 800e45a:	1ad3      	subs	r3, r2, r3
 800e45c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e45e:	429a      	cmp	r2, r3
 800e460:	d902      	bls.n	800e468 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e464:	2b00      	cmp	r3, #0
 800e466:	d13d      	bne.n	800e4e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	685a      	ldr	r2, [r3, #4]
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e476:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	685b      	ldr	r3, [r3, #4]
 800e47c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e480:	d111      	bne.n	800e4a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	689b      	ldr	r3, [r3, #8]
 800e486:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e48a:	d004      	beq.n	800e496 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	689b      	ldr	r3, [r3, #8]
 800e490:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e494:	d107      	bne.n	800e4a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e4a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4ae:	d10f      	bne.n	800e4d0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	681a      	ldr	r2, [r3, #0]
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e4be:	601a      	str	r2, [r3, #0]
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	681a      	ldr	r2, [r3, #0]
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e4ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	2200      	movs	r2, #0
 800e4dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e4e0:	2303      	movs	r3, #3
 800e4e2:	e010      	b.n	800e506 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e4e4:	69bb      	ldr	r3, [r7, #24]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d101      	bne.n	800e4ee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e4ee:	69bb      	ldr	r3, [r7, #24]
 800e4f0:	3b01      	subs	r3, #1
 800e4f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	689a      	ldr	r2, [r3, #8]
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	4013      	ands	r3, r2
 800e4fe:	687a      	ldr	r2, [r7, #4]
 800e500:	429a      	cmp	r2, r3
 800e502:	d196      	bne.n	800e432 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e504:	2300      	movs	r3, #0
}
 800e506:	4618      	mov	r0, r3
 800e508:	3728      	adds	r7, #40	@ 0x28
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}
 800e50e:	bf00      	nop
 800e510:	20000004 	.word	0x20000004

0800e514 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b086      	sub	sp, #24
 800e518:	af02      	add	r7, sp, #8
 800e51a:	60f8      	str	r0, [r7, #12]
 800e51c:	60b9      	str	r1, [r7, #8]
 800e51e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	9300      	str	r3, [sp, #0]
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	2200      	movs	r2, #0
 800e528:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e52c:	68f8      	ldr	r0, [r7, #12]
 800e52e:	f7ff ff5b 	bl	800e3e8 <SPI_WaitFifoStateUntilTimeout>
 800e532:	4603      	mov	r3, r0
 800e534:	2b00      	cmp	r3, #0
 800e536:	d007      	beq.n	800e548 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e53c:	f043 0220 	orr.w	r2, r3, #32
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e544:	2303      	movs	r3, #3
 800e546:	e027      	b.n	800e598 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	9300      	str	r3, [sp, #0]
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	2200      	movs	r2, #0
 800e550:	2180      	movs	r1, #128	@ 0x80
 800e552:	68f8      	ldr	r0, [r7, #12]
 800e554:	f7ff fec0 	bl	800e2d8 <SPI_WaitFlagStateUntilTimeout>
 800e558:	4603      	mov	r3, r0
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d007      	beq.n	800e56e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e562:	f043 0220 	orr.w	r2, r3, #32
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e56a:	2303      	movs	r3, #3
 800e56c:	e014      	b.n	800e598 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	9300      	str	r3, [sp, #0]
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	2200      	movs	r2, #0
 800e576:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e57a:	68f8      	ldr	r0, [r7, #12]
 800e57c:	f7ff ff34 	bl	800e3e8 <SPI_WaitFifoStateUntilTimeout>
 800e580:	4603      	mov	r3, r0
 800e582:	2b00      	cmp	r3, #0
 800e584:	d007      	beq.n	800e596 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e58a:	f043 0220 	orr.w	r2, r3, #32
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e592:	2303      	movs	r3, #3
 800e594:	e000      	b.n	800e598 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e596:	2300      	movs	r3, #0
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3710      	adds	r7, #16
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}

0800e5a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b082      	sub	sp, #8
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d101      	bne.n	800e5b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	e042      	b.n	800e638 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d106      	bne.n	800e5ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2200      	movs	r2, #0
 800e5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e5c4:	6878      	ldr	r0, [r7, #4]
 800e5c6:	f7f5 fed9 	bl	800437c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2224      	movs	r2, #36	@ 0x24
 800e5ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	681a      	ldr	r2, [r3, #0]
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	f022 0201 	bic.w	r2, r2, #1
 800e5e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d002      	beq.n	800e5f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f000 fede 	bl	800f3ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e5f0:	6878      	ldr	r0, [r7, #4]
 800e5f2:	f000 fc0f 	bl	800ee14 <UART_SetConfig>
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	2b01      	cmp	r3, #1
 800e5fa:	d101      	bne.n	800e600 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	e01b      	b.n	800e638 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	685a      	ldr	r2, [r3, #4]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e60e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	689a      	ldr	r2, [r3, #8]
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e61e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	681a      	ldr	r2, [r3, #0]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	f042 0201 	orr.w	r2, r2, #1
 800e62e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f000 ff5d 	bl	800f4f0 <UART_CheckIdleState>
 800e636:	4603      	mov	r3, r0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3708      	adds	r7, #8
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}

0800e640 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b08a      	sub	sp, #40	@ 0x28
 800e644:	af00      	add	r7, sp, #0
 800e646:	60f8      	str	r0, [r7, #12]
 800e648:	60b9      	str	r1, [r7, #8]
 800e64a:	4613      	mov	r3, r2
 800e64c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e654:	2b20      	cmp	r3, #32
 800e656:	d167      	bne.n	800e728 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e658:	68bb      	ldr	r3, [r7, #8]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d002      	beq.n	800e664 <HAL_UART_Transmit_DMA+0x24>
 800e65e:	88fb      	ldrh	r3, [r7, #6]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d101      	bne.n	800e668 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800e664:	2301      	movs	r3, #1
 800e666:	e060      	b.n	800e72a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	68ba      	ldr	r2, [r7, #8]
 800e66c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	88fa      	ldrh	r2, [r7, #6]
 800e672:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	88fa      	ldrh	r2, [r7, #6]
 800e67a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	2200      	movs	r2, #0
 800e682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2221      	movs	r2, #33	@ 0x21
 800e68a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e692:	2b00      	cmp	r3, #0
 800e694:	d028      	beq.n	800e6e8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e69a:	4a26      	ldr	r2, [pc, #152]	@ (800e734 <HAL_UART_Transmit_DMA+0xf4>)
 800e69c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6a2:	4a25      	ldr	r2, [pc, #148]	@ (800e738 <HAL_UART_Transmit_DMA+0xf8>)
 800e6a4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6aa:	4a24      	ldr	r2, [pc, #144]	@ (800e73c <HAL_UART_Transmit_DMA+0xfc>)
 800e6ac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6be:	4619      	mov	r1, r3
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	3328      	adds	r3, #40	@ 0x28
 800e6c6:	461a      	mov	r2, r3
 800e6c8:	88fb      	ldrh	r3, [r7, #6]
 800e6ca:	f7fb f967 	bl	800999c <HAL_DMA_Start_IT>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d009      	beq.n	800e6e8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2210      	movs	r2, #16
 800e6d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	2220      	movs	r2, #32
 800e6e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	e020      	b.n	800e72a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	2240      	movs	r2, #64	@ 0x40
 800e6ee:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	3308      	adds	r3, #8
 800e6f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	e853 3f00 	ldrex	r3, [r3]
 800e6fe:	613b      	str	r3, [r7, #16]
   return(result);
 800e700:	693b      	ldr	r3, [r7, #16]
 800e702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e706:	627b      	str	r3, [r7, #36]	@ 0x24
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	3308      	adds	r3, #8
 800e70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e710:	623a      	str	r2, [r7, #32]
 800e712:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e714:	69f9      	ldr	r1, [r7, #28]
 800e716:	6a3a      	ldr	r2, [r7, #32]
 800e718:	e841 2300 	strex	r3, r2, [r1]
 800e71c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e71e:	69bb      	ldr	r3, [r7, #24]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d1e5      	bne.n	800e6f0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800e724:	2300      	movs	r3, #0
 800e726:	e000      	b.n	800e72a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800e728:	2302      	movs	r3, #2
  }
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3728      	adds	r7, #40	@ 0x28
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
 800e732:	bf00      	nop
 800e734:	0800f9bb 	.word	0x0800f9bb
 800e738:	0800fa55 	.word	0x0800fa55
 800e73c:	0800fbdb 	.word	0x0800fbdb

0800e740 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b0ba      	sub	sp, #232	@ 0xe8
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	69db      	ldr	r3, [r3, #28]
 800e74e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	689b      	ldr	r3, [r3, #8]
 800e762:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e766:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e76a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e76e:	4013      	ands	r3, r2
 800e770:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e774:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d11b      	bne.n	800e7b4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e77c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e780:	f003 0320 	and.w	r3, r3, #32
 800e784:	2b00      	cmp	r3, #0
 800e786:	d015      	beq.n	800e7b4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e78c:	f003 0320 	and.w	r3, r3, #32
 800e790:	2b00      	cmp	r3, #0
 800e792:	d105      	bne.n	800e7a0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d009      	beq.n	800e7b4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	f000 8300 	beq.w	800edaa <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	4798      	blx	r3
      }
      return;
 800e7b2:	e2fa      	b.n	800edaa <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e7b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	f000 8123 	beq.w	800ea04 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e7be:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e7c2:	4b8d      	ldr	r3, [pc, #564]	@ (800e9f8 <HAL_UART_IRQHandler+0x2b8>)
 800e7c4:	4013      	ands	r3, r2
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d106      	bne.n	800e7d8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e7ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e7ce:	4b8b      	ldr	r3, [pc, #556]	@ (800e9fc <HAL_UART_IRQHandler+0x2bc>)
 800e7d0:	4013      	ands	r3, r2
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	f000 8116 	beq.w	800ea04 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7dc:	f003 0301 	and.w	r3, r3, #1
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d011      	beq.n	800e808 <HAL_UART_IRQHandler+0xc8>
 800e7e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d00b      	beq.n	800e808 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	2201      	movs	r2, #1
 800e7f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e7fe:	f043 0201 	orr.w	r2, r3, #1
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e80c:	f003 0302 	and.w	r3, r3, #2
 800e810:	2b00      	cmp	r3, #0
 800e812:	d011      	beq.n	800e838 <HAL_UART_IRQHandler+0xf8>
 800e814:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e818:	f003 0301 	and.w	r3, r3, #1
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d00b      	beq.n	800e838 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	2202      	movs	r2, #2
 800e826:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e82e:	f043 0204 	orr.w	r2, r3, #4
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e83c:	f003 0304 	and.w	r3, r3, #4
 800e840:	2b00      	cmp	r3, #0
 800e842:	d011      	beq.n	800e868 <HAL_UART_IRQHandler+0x128>
 800e844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e848:	f003 0301 	and.w	r3, r3, #1
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d00b      	beq.n	800e868 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	2204      	movs	r2, #4
 800e856:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e85e:	f043 0202 	orr.w	r2, r3, #2
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e86c:	f003 0308 	and.w	r3, r3, #8
 800e870:	2b00      	cmp	r3, #0
 800e872:	d017      	beq.n	800e8a4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e878:	f003 0320 	and.w	r3, r3, #32
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d105      	bne.n	800e88c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e880:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e884:	4b5c      	ldr	r3, [pc, #368]	@ (800e9f8 <HAL_UART_IRQHandler+0x2b8>)
 800e886:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d00b      	beq.n	800e8a4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	2208      	movs	r2, #8
 800e892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e89a:	f043 0208 	orr.w	r2, r3, #8
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d012      	beq.n	800e8d6 <HAL_UART_IRQHandler+0x196>
 800e8b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d00c      	beq.n	800e8d6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e8c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8cc:	f043 0220 	orr.w	r2, r3, #32
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	f000 8266 	beq.w	800edae <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e8e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8e6:	f003 0320 	and.w	r3, r3, #32
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d013      	beq.n	800e916 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e8ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8f2:	f003 0320 	and.w	r3, r3, #32
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d105      	bne.n	800e906 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e8fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e8fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e902:	2b00      	cmp	r3, #0
 800e904:	d007      	beq.n	800e916 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d003      	beq.n	800e916 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e912:	6878      	ldr	r0, [r7, #4]
 800e914:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e91c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	689b      	ldr	r3, [r3, #8]
 800e926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e92a:	2b40      	cmp	r3, #64	@ 0x40
 800e92c:	d005      	beq.n	800e93a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e92e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e932:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e936:	2b00      	cmp	r3, #0
 800e938:	d054      	beq.n	800e9e4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e93a:	6878      	ldr	r0, [r7, #4]
 800e93c:	f000 ffd7 	bl	800f8ee <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	689b      	ldr	r3, [r3, #8]
 800e946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e94a:	2b40      	cmp	r3, #64	@ 0x40
 800e94c:	d146      	bne.n	800e9dc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	3308      	adds	r3, #8
 800e954:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e958:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e95c:	e853 3f00 	ldrex	r3, [r3]
 800e960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e964:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e968:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e96c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	3308      	adds	r3, #8
 800e976:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e97a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e97e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e982:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e986:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e98a:	e841 2300 	strex	r3, r2, [r1]
 800e98e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e992:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e996:	2b00      	cmp	r3, #0
 800e998:	d1d9      	bne.n	800e94e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d017      	beq.n	800e9d4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9aa:	4a15      	ldr	r2, [pc, #84]	@ (800ea00 <HAL_UART_IRQHandler+0x2c0>)
 800e9ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f7fb f8c5 	bl	8009b44 <HAL_DMA_Abort_IT>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d019      	beq.n	800e9f4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e9c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9c8:	687a      	ldr	r2, [r7, #4]
 800e9ca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e9ce:	4610      	mov	r0, r2
 800e9d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9d2:	e00f      	b.n	800e9f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f7f7 fff1 	bl	80069bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9da:	e00b      	b.n	800e9f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e9dc:	6878      	ldr	r0, [r7, #4]
 800e9de:	f7f7 ffed 	bl	80069bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9e2:	e007      	b.n	800e9f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f7f7 ffe9 	bl	80069bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e9f2:	e1dc      	b.n	800edae <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9f4:	bf00      	nop
    return;
 800e9f6:	e1da      	b.n	800edae <HAL_UART_IRQHandler+0x66e>
 800e9f8:	10000001 	.word	0x10000001
 800e9fc:	04000120 	.word	0x04000120
 800ea00:	0800fc5b 	.word	0x0800fc5b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea08:	2b01      	cmp	r3, #1
 800ea0a:	f040 8170 	bne.w	800ecee <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ea0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea12:	f003 0310 	and.w	r3, r3, #16
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	f000 8169 	beq.w	800ecee <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ea1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea20:	f003 0310 	and.w	r3, r3, #16
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	f000 8162 	beq.w	800ecee <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	2210      	movs	r2, #16
 800ea30:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea3c:	2b40      	cmp	r3, #64	@ 0x40
 800ea3e:	f040 80d8 	bne.w	800ebf2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	685b      	ldr	r3, [r3, #4]
 800ea4c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ea50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	f000 80af 	beq.w	800ebb8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea60:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ea64:	429a      	cmp	r2, r3
 800ea66:	f080 80a7 	bcs.w	800ebb8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ea70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	f003 0320 	and.w	r3, r3, #32
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	f040 8087 	bne.w	800eb96 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ea94:	e853 3f00 	ldrex	r3, [r3]
 800ea98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ea9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800eaa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eaa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	461a      	mov	r2, r3
 800eaae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800eab2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eab6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800eabe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800eac2:	e841 2300 	strex	r3, r2, [r1]
 800eac6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800eaca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d1da      	bne.n	800ea88 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	3308      	adds	r3, #8
 800ead8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eada:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800eadc:	e853 3f00 	ldrex	r3, [r3]
 800eae0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800eae2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800eae4:	f023 0301 	bic.w	r3, r3, #1
 800eae8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	3308      	adds	r3, #8
 800eaf2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800eaf6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800eafa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eafc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800eafe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800eb02:	e841 2300 	strex	r3, r2, [r1]
 800eb06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800eb08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d1e1      	bne.n	800ead2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	3308      	adds	r3, #8
 800eb14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb18:	e853 3f00 	ldrex	r3, [r3]
 800eb1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800eb1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	3308      	adds	r3, #8
 800eb2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800eb32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800eb34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800eb38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eb3a:	e841 2300 	strex	r3, r2, [r1]
 800eb3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800eb40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d1e3      	bne.n	800eb0e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2220      	movs	r2, #32
 800eb4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2200      	movs	r2, #0
 800eb52:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb5c:	e853 3f00 	ldrex	r3, [r3]
 800eb60:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eb62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb64:	f023 0310 	bic.w	r3, r3, #16
 800eb68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	461a      	mov	r2, r3
 800eb72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb76:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eb78:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eb7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eb7e:	e841 2300 	strex	r3, r2, [r1]
 800eb82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eb84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d1e4      	bne.n	800eb54 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb90:	4618      	mov	r0, r3
 800eb92:	f7fa ff7e 	bl	8009a92 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2202      	movs	r2, #2
 800eb9a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eba8:	b29b      	uxth	r3, r3
 800ebaa:	1ad3      	subs	r3, r2, r3
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	4619      	mov	r1, r3
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f7f7 fdaf 	bl	8006714 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ebb6:	e0fc      	b.n	800edb2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ebbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ebc2:	429a      	cmp	r2, r3
 800ebc4:	f040 80f5 	bne.w	800edb2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	f003 0320 	and.w	r3, r3, #32
 800ebd6:	2b20      	cmp	r3, #32
 800ebd8:	f040 80eb 	bne.w	800edb2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2202      	movs	r2, #2
 800ebe0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ebe8:	4619      	mov	r1, r3
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f7f7 fd92 	bl	8006714 <HAL_UARTEx_RxEventCallback>
      return;
 800ebf0:	e0df      	b.n	800edb2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ebfe:	b29b      	uxth	r3, r3
 800ec00:	1ad3      	subs	r3, r2, r3
 800ec02:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ec0c:	b29b      	uxth	r3, r3
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	f000 80d1 	beq.w	800edb6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ec14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	f000 80cc 	beq.w	800edb6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec26:	e853 3f00 	ldrex	r3, [r3]
 800ec2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ec2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ec32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	461a      	mov	r2, r3
 800ec3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ec40:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ec46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ec48:	e841 2300 	strex	r3, r2, [r1]
 800ec4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ec4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d1e4      	bne.n	800ec1e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	3308      	adds	r3, #8
 800ec5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec5e:	e853 3f00 	ldrex	r3, [r3]
 800ec62:	623b      	str	r3, [r7, #32]
   return(result);
 800ec64:	6a3b      	ldr	r3, [r7, #32]
 800ec66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ec6a:	f023 0301 	bic.w	r3, r3, #1
 800ec6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	3308      	adds	r3, #8
 800ec78:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ec7c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ec7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ec82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec84:	e841 2300 	strex	r3, r2, [r1]
 800ec88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ec8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d1e1      	bne.n	800ec54 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2220      	movs	r2, #32
 800ec94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecaa:	693b      	ldr	r3, [r7, #16]
 800ecac:	e853 3f00 	ldrex	r3, [r3]
 800ecb0:	60fb      	str	r3, [r7, #12]
   return(result);
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	f023 0310 	bic.w	r3, r3, #16
 800ecb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ecc6:	61fb      	str	r3, [r7, #28]
 800ecc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecca:	69b9      	ldr	r1, [r7, #24]
 800eccc:	69fa      	ldr	r2, [r7, #28]
 800ecce:	e841 2300 	strex	r3, r2, [r1]
 800ecd2:	617b      	str	r3, [r7, #20]
   return(result);
 800ecd4:	697b      	ldr	r3, [r7, #20]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d1e4      	bne.n	800eca4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2202      	movs	r2, #2
 800ecde:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ece0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ece4:	4619      	mov	r1, r3
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	f7f7 fd14 	bl	8006714 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ecec:	e063      	b.n	800edb6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ecee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ecf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d00e      	beq.n	800ed18 <HAL_UART_IRQHandler+0x5d8>
 800ecfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ecfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d008      	beq.n	800ed18 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ed0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ed10:	6878      	ldr	r0, [r7, #4]
 800ed12:	f000 ffdf 	bl	800fcd4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ed16:	e051      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ed18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d014      	beq.n	800ed4e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ed24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d105      	bne.n	800ed3c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ed30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ed34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d008      	beq.n	800ed4e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d03a      	beq.n	800edba <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	4798      	blx	r3
    }
    return;
 800ed4c:	e035      	b.n	800edba <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ed4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d009      	beq.n	800ed6e <HAL_UART_IRQHandler+0x62e>
 800ed5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d003      	beq.n	800ed6e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ed66:	6878      	ldr	r0, [r7, #4]
 800ed68:	f000 ff89 	bl	800fc7e <UART_EndTransmit_IT>
    return;
 800ed6c:	e026      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ed6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d009      	beq.n	800ed8e <HAL_UART_IRQHandler+0x64e>
 800ed7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed7e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d003      	beq.n	800ed8e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ed86:	6878      	ldr	r0, [r7, #4]
 800ed88:	f000 ffb8 	bl	800fcfc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ed8c:	e016      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ed8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d010      	beq.n	800edbc <HAL_UART_IRQHandler+0x67c>
 800ed9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	da0c      	bge.n	800edbc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 ffa0 	bl	800fce8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800eda8:	e008      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
      return;
 800edaa:	bf00      	nop
 800edac:	e006      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
    return;
 800edae:	bf00      	nop
 800edb0:	e004      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
      return;
 800edb2:	bf00      	nop
 800edb4:	e002      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
      return;
 800edb6:	bf00      	nop
 800edb8:	e000      	b.n	800edbc <HAL_UART_IRQHandler+0x67c>
    return;
 800edba:	bf00      	nop
  }
}
 800edbc:	37e8      	adds	r7, #232	@ 0xe8
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}
 800edc2:	bf00      	nop

0800edc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800edc4:	b480      	push	{r7}
 800edc6:	b083      	sub	sp, #12
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800edcc:	bf00      	nop
 800edce:	370c      	adds	r7, #12
 800edd0:	46bd      	mov	sp, r7
 800edd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd6:	4770      	bx	lr

0800edd8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800edd8:	b480      	push	{r7}
 800edda:	b083      	sub	sp, #12
 800eddc:	af00      	add	r7, sp, #0
 800edde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ede0:	bf00      	nop
 800ede2:	370c      	adds	r7, #12
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr

0800edec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800edec:	b480      	push	{r7}
 800edee:	b083      	sub	sp, #12
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800edf4:	bf00      	nop
 800edf6:	370c      	adds	r7, #12
 800edf8:	46bd      	mov	sp, r7
 800edfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfe:	4770      	bx	lr

0800ee00 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ee00:	b480      	push	{r7}
 800ee02:	b083      	sub	sp, #12
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ee08:	bf00      	nop
 800ee0a:	370c      	adds	r7, #12
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ee14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ee18:	b08c      	sub	sp, #48	@ 0x30
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ee24:	697b      	ldr	r3, [r7, #20]
 800ee26:	689a      	ldr	r2, [r3, #8]
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	691b      	ldr	r3, [r3, #16]
 800ee2c:	431a      	orrs	r2, r3
 800ee2e:	697b      	ldr	r3, [r7, #20]
 800ee30:	695b      	ldr	r3, [r3, #20]
 800ee32:	431a      	orrs	r2, r3
 800ee34:	697b      	ldr	r3, [r7, #20]
 800ee36:	69db      	ldr	r3, [r3, #28]
 800ee38:	4313      	orrs	r3, r2
 800ee3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	681a      	ldr	r2, [r3, #0]
 800ee42:	4bab      	ldr	r3, [pc, #684]	@ (800f0f0 <UART_SetConfig+0x2dc>)
 800ee44:	4013      	ands	r3, r2
 800ee46:	697a      	ldr	r2, [r7, #20]
 800ee48:	6812      	ldr	r2, [r2, #0]
 800ee4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee4c:	430b      	orrs	r3, r1
 800ee4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	685b      	ldr	r3, [r3, #4]
 800ee56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ee5a:	697b      	ldr	r3, [r7, #20]
 800ee5c:	68da      	ldr	r2, [r3, #12]
 800ee5e:	697b      	ldr	r3, [r7, #20]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	430a      	orrs	r2, r1
 800ee64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	699b      	ldr	r3, [r3, #24]
 800ee6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	4aa0      	ldr	r2, [pc, #640]	@ (800f0f4 <UART_SetConfig+0x2e0>)
 800ee72:	4293      	cmp	r3, r2
 800ee74:	d004      	beq.n	800ee80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	6a1b      	ldr	r3, [r3, #32]
 800ee7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ee80:	697b      	ldr	r3, [r7, #20]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	689b      	ldr	r3, [r3, #8]
 800ee86:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ee8a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ee8e:	697a      	ldr	r2, [r7, #20]
 800ee90:	6812      	ldr	r2, [r2, #0]
 800ee92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee94:	430b      	orrs	r3, r1
 800ee96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ee98:	697b      	ldr	r3, [r7, #20]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee9e:	f023 010f 	bic.w	r1, r3, #15
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	430a      	orrs	r2, r1
 800eeac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	4a91      	ldr	r2, [pc, #580]	@ (800f0f8 <UART_SetConfig+0x2e4>)
 800eeb4:	4293      	cmp	r3, r2
 800eeb6:	d125      	bne.n	800ef04 <UART_SetConfig+0xf0>
 800eeb8:	4b90      	ldr	r3, [pc, #576]	@ (800f0fc <UART_SetConfig+0x2e8>)
 800eeba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eebe:	f003 0303 	and.w	r3, r3, #3
 800eec2:	2b03      	cmp	r3, #3
 800eec4:	d81a      	bhi.n	800eefc <UART_SetConfig+0xe8>
 800eec6:	a201      	add	r2, pc, #4	@ (adr r2, 800eecc <UART_SetConfig+0xb8>)
 800eec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eecc:	0800eedd 	.word	0x0800eedd
 800eed0:	0800eeed 	.word	0x0800eeed
 800eed4:	0800eee5 	.word	0x0800eee5
 800eed8:	0800eef5 	.word	0x0800eef5
 800eedc:	2301      	movs	r3, #1
 800eede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eee2:	e0d6      	b.n	800f092 <UART_SetConfig+0x27e>
 800eee4:	2302      	movs	r3, #2
 800eee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eeea:	e0d2      	b.n	800f092 <UART_SetConfig+0x27e>
 800eeec:	2304      	movs	r3, #4
 800eeee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eef2:	e0ce      	b.n	800f092 <UART_SetConfig+0x27e>
 800eef4:	2308      	movs	r3, #8
 800eef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eefa:	e0ca      	b.n	800f092 <UART_SetConfig+0x27e>
 800eefc:	2310      	movs	r3, #16
 800eefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef02:	e0c6      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef04:	697b      	ldr	r3, [r7, #20]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	4a7d      	ldr	r2, [pc, #500]	@ (800f100 <UART_SetConfig+0x2ec>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d138      	bne.n	800ef80 <UART_SetConfig+0x16c>
 800ef0e:	4b7b      	ldr	r3, [pc, #492]	@ (800f0fc <UART_SetConfig+0x2e8>)
 800ef10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef14:	f003 030c 	and.w	r3, r3, #12
 800ef18:	2b0c      	cmp	r3, #12
 800ef1a:	d82d      	bhi.n	800ef78 <UART_SetConfig+0x164>
 800ef1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ef24 <UART_SetConfig+0x110>)
 800ef1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef22:	bf00      	nop
 800ef24:	0800ef59 	.word	0x0800ef59
 800ef28:	0800ef79 	.word	0x0800ef79
 800ef2c:	0800ef79 	.word	0x0800ef79
 800ef30:	0800ef79 	.word	0x0800ef79
 800ef34:	0800ef69 	.word	0x0800ef69
 800ef38:	0800ef79 	.word	0x0800ef79
 800ef3c:	0800ef79 	.word	0x0800ef79
 800ef40:	0800ef79 	.word	0x0800ef79
 800ef44:	0800ef61 	.word	0x0800ef61
 800ef48:	0800ef79 	.word	0x0800ef79
 800ef4c:	0800ef79 	.word	0x0800ef79
 800ef50:	0800ef79 	.word	0x0800ef79
 800ef54:	0800ef71 	.word	0x0800ef71
 800ef58:	2300      	movs	r3, #0
 800ef5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef5e:	e098      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef60:	2302      	movs	r3, #2
 800ef62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef66:	e094      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef68:	2304      	movs	r3, #4
 800ef6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef6e:	e090      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef70:	2308      	movs	r3, #8
 800ef72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef76:	e08c      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef78:	2310      	movs	r3, #16
 800ef7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef7e:	e088      	b.n	800f092 <UART_SetConfig+0x27e>
 800ef80:	697b      	ldr	r3, [r7, #20]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	4a5f      	ldr	r2, [pc, #380]	@ (800f104 <UART_SetConfig+0x2f0>)
 800ef86:	4293      	cmp	r3, r2
 800ef88:	d125      	bne.n	800efd6 <UART_SetConfig+0x1c2>
 800ef8a:	4b5c      	ldr	r3, [pc, #368]	@ (800f0fc <UART_SetConfig+0x2e8>)
 800ef8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef90:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ef94:	2b30      	cmp	r3, #48	@ 0x30
 800ef96:	d016      	beq.n	800efc6 <UART_SetConfig+0x1b2>
 800ef98:	2b30      	cmp	r3, #48	@ 0x30
 800ef9a:	d818      	bhi.n	800efce <UART_SetConfig+0x1ba>
 800ef9c:	2b20      	cmp	r3, #32
 800ef9e:	d00a      	beq.n	800efb6 <UART_SetConfig+0x1a2>
 800efa0:	2b20      	cmp	r3, #32
 800efa2:	d814      	bhi.n	800efce <UART_SetConfig+0x1ba>
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d002      	beq.n	800efae <UART_SetConfig+0x19a>
 800efa8:	2b10      	cmp	r3, #16
 800efaa:	d008      	beq.n	800efbe <UART_SetConfig+0x1aa>
 800efac:	e00f      	b.n	800efce <UART_SetConfig+0x1ba>
 800efae:	2300      	movs	r3, #0
 800efb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efb4:	e06d      	b.n	800f092 <UART_SetConfig+0x27e>
 800efb6:	2302      	movs	r3, #2
 800efb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efbc:	e069      	b.n	800f092 <UART_SetConfig+0x27e>
 800efbe:	2304      	movs	r3, #4
 800efc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efc4:	e065      	b.n	800f092 <UART_SetConfig+0x27e>
 800efc6:	2308      	movs	r3, #8
 800efc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efcc:	e061      	b.n	800f092 <UART_SetConfig+0x27e>
 800efce:	2310      	movs	r3, #16
 800efd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efd4:	e05d      	b.n	800f092 <UART_SetConfig+0x27e>
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	4a4b      	ldr	r2, [pc, #300]	@ (800f108 <UART_SetConfig+0x2f4>)
 800efdc:	4293      	cmp	r3, r2
 800efde:	d125      	bne.n	800f02c <UART_SetConfig+0x218>
 800efe0:	4b46      	ldr	r3, [pc, #280]	@ (800f0fc <UART_SetConfig+0x2e8>)
 800efe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efe6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800efea:	2bc0      	cmp	r3, #192	@ 0xc0
 800efec:	d016      	beq.n	800f01c <UART_SetConfig+0x208>
 800efee:	2bc0      	cmp	r3, #192	@ 0xc0
 800eff0:	d818      	bhi.n	800f024 <UART_SetConfig+0x210>
 800eff2:	2b80      	cmp	r3, #128	@ 0x80
 800eff4:	d00a      	beq.n	800f00c <UART_SetConfig+0x1f8>
 800eff6:	2b80      	cmp	r3, #128	@ 0x80
 800eff8:	d814      	bhi.n	800f024 <UART_SetConfig+0x210>
 800effa:	2b00      	cmp	r3, #0
 800effc:	d002      	beq.n	800f004 <UART_SetConfig+0x1f0>
 800effe:	2b40      	cmp	r3, #64	@ 0x40
 800f000:	d008      	beq.n	800f014 <UART_SetConfig+0x200>
 800f002:	e00f      	b.n	800f024 <UART_SetConfig+0x210>
 800f004:	2300      	movs	r3, #0
 800f006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f00a:	e042      	b.n	800f092 <UART_SetConfig+0x27e>
 800f00c:	2302      	movs	r3, #2
 800f00e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f012:	e03e      	b.n	800f092 <UART_SetConfig+0x27e>
 800f014:	2304      	movs	r3, #4
 800f016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f01a:	e03a      	b.n	800f092 <UART_SetConfig+0x27e>
 800f01c:	2308      	movs	r3, #8
 800f01e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f022:	e036      	b.n	800f092 <UART_SetConfig+0x27e>
 800f024:	2310      	movs	r3, #16
 800f026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f02a:	e032      	b.n	800f092 <UART_SetConfig+0x27e>
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	4a30      	ldr	r2, [pc, #192]	@ (800f0f4 <UART_SetConfig+0x2e0>)
 800f032:	4293      	cmp	r3, r2
 800f034:	d12a      	bne.n	800f08c <UART_SetConfig+0x278>
 800f036:	4b31      	ldr	r3, [pc, #196]	@ (800f0fc <UART_SetConfig+0x2e8>)
 800f038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f03c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f040:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f044:	d01a      	beq.n	800f07c <UART_SetConfig+0x268>
 800f046:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f04a:	d81b      	bhi.n	800f084 <UART_SetConfig+0x270>
 800f04c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f050:	d00c      	beq.n	800f06c <UART_SetConfig+0x258>
 800f052:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f056:	d815      	bhi.n	800f084 <UART_SetConfig+0x270>
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d003      	beq.n	800f064 <UART_SetConfig+0x250>
 800f05c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f060:	d008      	beq.n	800f074 <UART_SetConfig+0x260>
 800f062:	e00f      	b.n	800f084 <UART_SetConfig+0x270>
 800f064:	2300      	movs	r3, #0
 800f066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f06a:	e012      	b.n	800f092 <UART_SetConfig+0x27e>
 800f06c:	2302      	movs	r3, #2
 800f06e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f072:	e00e      	b.n	800f092 <UART_SetConfig+0x27e>
 800f074:	2304      	movs	r3, #4
 800f076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f07a:	e00a      	b.n	800f092 <UART_SetConfig+0x27e>
 800f07c:	2308      	movs	r3, #8
 800f07e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f082:	e006      	b.n	800f092 <UART_SetConfig+0x27e>
 800f084:	2310      	movs	r3, #16
 800f086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f08a:	e002      	b.n	800f092 <UART_SetConfig+0x27e>
 800f08c:	2310      	movs	r3, #16
 800f08e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f092:	697b      	ldr	r3, [r7, #20]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	4a17      	ldr	r2, [pc, #92]	@ (800f0f4 <UART_SetConfig+0x2e0>)
 800f098:	4293      	cmp	r3, r2
 800f09a:	f040 80a8 	bne.w	800f1ee <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f09e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f0a2:	2b08      	cmp	r3, #8
 800f0a4:	d834      	bhi.n	800f110 <UART_SetConfig+0x2fc>
 800f0a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f0ac <UART_SetConfig+0x298>)
 800f0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ac:	0800f0d1 	.word	0x0800f0d1
 800f0b0:	0800f111 	.word	0x0800f111
 800f0b4:	0800f0d9 	.word	0x0800f0d9
 800f0b8:	0800f111 	.word	0x0800f111
 800f0bc:	0800f0df 	.word	0x0800f0df
 800f0c0:	0800f111 	.word	0x0800f111
 800f0c4:	0800f111 	.word	0x0800f111
 800f0c8:	0800f111 	.word	0x0800f111
 800f0cc:	0800f0e7 	.word	0x0800f0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f0d0:	f7fe fa60 	bl	800d594 <HAL_RCC_GetPCLK1Freq>
 800f0d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0d6:	e021      	b.n	800f11c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f0d8:	4b0c      	ldr	r3, [pc, #48]	@ (800f10c <UART_SetConfig+0x2f8>)
 800f0da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0dc:	e01e      	b.n	800f11c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f0de:	f7fe f9eb 	bl	800d4b8 <HAL_RCC_GetSysClockFreq>
 800f0e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0e4:	e01a      	b.n	800f11c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f0ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0ec:	e016      	b.n	800f11c <UART_SetConfig+0x308>
 800f0ee:	bf00      	nop
 800f0f0:	cfff69f3 	.word	0xcfff69f3
 800f0f4:	40008000 	.word	0x40008000
 800f0f8:	40013800 	.word	0x40013800
 800f0fc:	40021000 	.word	0x40021000
 800f100:	40004400 	.word	0x40004400
 800f104:	40004800 	.word	0x40004800
 800f108:	40004c00 	.word	0x40004c00
 800f10c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f110:	2300      	movs	r3, #0
 800f112:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f114:	2301      	movs	r3, #1
 800f116:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f11a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f11c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f11e:	2b00      	cmp	r3, #0
 800f120:	f000 812a 	beq.w	800f378 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f124:	697b      	ldr	r3, [r7, #20]
 800f126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f128:	4a9e      	ldr	r2, [pc, #632]	@ (800f3a4 <UART_SetConfig+0x590>)
 800f12a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f12e:	461a      	mov	r2, r3
 800f130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f132:	fbb3 f3f2 	udiv	r3, r3, r2
 800f136:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f138:	697b      	ldr	r3, [r7, #20]
 800f13a:	685a      	ldr	r2, [r3, #4]
 800f13c:	4613      	mov	r3, r2
 800f13e:	005b      	lsls	r3, r3, #1
 800f140:	4413      	add	r3, r2
 800f142:	69ba      	ldr	r2, [r7, #24]
 800f144:	429a      	cmp	r2, r3
 800f146:	d305      	bcc.n	800f154 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f14e:	69ba      	ldr	r2, [r7, #24]
 800f150:	429a      	cmp	r2, r3
 800f152:	d903      	bls.n	800f15c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800f154:	2301      	movs	r3, #1
 800f156:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f15a:	e10d      	b.n	800f378 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f15e:	2200      	movs	r2, #0
 800f160:	60bb      	str	r3, [r7, #8]
 800f162:	60fa      	str	r2, [r7, #12]
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f168:	4a8e      	ldr	r2, [pc, #568]	@ (800f3a4 <UART_SetConfig+0x590>)
 800f16a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f16e:	b29b      	uxth	r3, r3
 800f170:	2200      	movs	r2, #0
 800f172:	603b      	str	r3, [r7, #0]
 800f174:	607a      	str	r2, [r7, #4]
 800f176:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f17a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f17e:	f7f1 fd3b 	bl	8000bf8 <__aeabi_uldivmod>
 800f182:	4602      	mov	r2, r0
 800f184:	460b      	mov	r3, r1
 800f186:	4610      	mov	r0, r2
 800f188:	4619      	mov	r1, r3
 800f18a:	f04f 0200 	mov.w	r2, #0
 800f18e:	f04f 0300 	mov.w	r3, #0
 800f192:	020b      	lsls	r3, r1, #8
 800f194:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f198:	0202      	lsls	r2, r0, #8
 800f19a:	6979      	ldr	r1, [r7, #20]
 800f19c:	6849      	ldr	r1, [r1, #4]
 800f19e:	0849      	lsrs	r1, r1, #1
 800f1a0:	2000      	movs	r0, #0
 800f1a2:	460c      	mov	r4, r1
 800f1a4:	4605      	mov	r5, r0
 800f1a6:	eb12 0804 	adds.w	r8, r2, r4
 800f1aa:	eb43 0905 	adc.w	r9, r3, r5
 800f1ae:	697b      	ldr	r3, [r7, #20]
 800f1b0:	685b      	ldr	r3, [r3, #4]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	469a      	mov	sl, r3
 800f1b6:	4693      	mov	fp, r2
 800f1b8:	4652      	mov	r2, sl
 800f1ba:	465b      	mov	r3, fp
 800f1bc:	4640      	mov	r0, r8
 800f1be:	4649      	mov	r1, r9
 800f1c0:	f7f1 fd1a 	bl	8000bf8 <__aeabi_uldivmod>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4613      	mov	r3, r2
 800f1ca:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f1cc:	6a3b      	ldr	r3, [r7, #32]
 800f1ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f1d2:	d308      	bcc.n	800f1e6 <UART_SetConfig+0x3d2>
 800f1d4:	6a3b      	ldr	r3, [r7, #32]
 800f1d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f1da:	d204      	bcs.n	800f1e6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	6a3a      	ldr	r2, [r7, #32]
 800f1e2:	60da      	str	r2, [r3, #12]
 800f1e4:	e0c8      	b.n	800f378 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f1ec:	e0c4      	b.n	800f378 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f1ee:	697b      	ldr	r3, [r7, #20]
 800f1f0:	69db      	ldr	r3, [r3, #28]
 800f1f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f1f6:	d167      	bne.n	800f2c8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800f1f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f1fc:	2b08      	cmp	r3, #8
 800f1fe:	d828      	bhi.n	800f252 <UART_SetConfig+0x43e>
 800f200:	a201      	add	r2, pc, #4	@ (adr r2, 800f208 <UART_SetConfig+0x3f4>)
 800f202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f206:	bf00      	nop
 800f208:	0800f22d 	.word	0x0800f22d
 800f20c:	0800f235 	.word	0x0800f235
 800f210:	0800f23d 	.word	0x0800f23d
 800f214:	0800f253 	.word	0x0800f253
 800f218:	0800f243 	.word	0x0800f243
 800f21c:	0800f253 	.word	0x0800f253
 800f220:	0800f253 	.word	0x0800f253
 800f224:	0800f253 	.word	0x0800f253
 800f228:	0800f24b 	.word	0x0800f24b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f22c:	f7fe f9b2 	bl	800d594 <HAL_RCC_GetPCLK1Freq>
 800f230:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f232:	e014      	b.n	800f25e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f234:	f7fe f9c4 	bl	800d5c0 <HAL_RCC_GetPCLK2Freq>
 800f238:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f23a:	e010      	b.n	800f25e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f23c:	4b5a      	ldr	r3, [pc, #360]	@ (800f3a8 <UART_SetConfig+0x594>)
 800f23e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f240:	e00d      	b.n	800f25e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f242:	f7fe f939 	bl	800d4b8 <HAL_RCC_GetSysClockFreq>
 800f246:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f248:	e009      	b.n	800f25e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f24a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f24e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f250:	e005      	b.n	800f25e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800f252:	2300      	movs	r3, #0
 800f254:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f256:	2301      	movs	r3, #1
 800f258:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f25c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f260:	2b00      	cmp	r3, #0
 800f262:	f000 8089 	beq.w	800f378 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f266:	697b      	ldr	r3, [r7, #20]
 800f268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f26a:	4a4e      	ldr	r2, [pc, #312]	@ (800f3a4 <UART_SetConfig+0x590>)
 800f26c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f270:	461a      	mov	r2, r3
 800f272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f274:	fbb3 f3f2 	udiv	r3, r3, r2
 800f278:	005a      	lsls	r2, r3, #1
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	685b      	ldr	r3, [r3, #4]
 800f27e:	085b      	lsrs	r3, r3, #1
 800f280:	441a      	add	r2, r3
 800f282:	697b      	ldr	r3, [r7, #20]
 800f284:	685b      	ldr	r3, [r3, #4]
 800f286:	fbb2 f3f3 	udiv	r3, r2, r3
 800f28a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f28c:	6a3b      	ldr	r3, [r7, #32]
 800f28e:	2b0f      	cmp	r3, #15
 800f290:	d916      	bls.n	800f2c0 <UART_SetConfig+0x4ac>
 800f292:	6a3b      	ldr	r3, [r7, #32]
 800f294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f298:	d212      	bcs.n	800f2c0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f29a:	6a3b      	ldr	r3, [r7, #32]
 800f29c:	b29b      	uxth	r3, r3
 800f29e:	f023 030f 	bic.w	r3, r3, #15
 800f2a2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f2a4:	6a3b      	ldr	r3, [r7, #32]
 800f2a6:	085b      	lsrs	r3, r3, #1
 800f2a8:	b29b      	uxth	r3, r3
 800f2aa:	f003 0307 	and.w	r3, r3, #7
 800f2ae:	b29a      	uxth	r2, r3
 800f2b0:	8bfb      	ldrh	r3, [r7, #30]
 800f2b2:	4313      	orrs	r3, r2
 800f2b4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f2b6:	697b      	ldr	r3, [r7, #20]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	8bfa      	ldrh	r2, [r7, #30]
 800f2bc:	60da      	str	r2, [r3, #12]
 800f2be:	e05b      	b.n	800f378 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f2c0:	2301      	movs	r3, #1
 800f2c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f2c6:	e057      	b.n	800f378 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f2c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f2cc:	2b08      	cmp	r3, #8
 800f2ce:	d828      	bhi.n	800f322 <UART_SetConfig+0x50e>
 800f2d0:	a201      	add	r2, pc, #4	@ (adr r2, 800f2d8 <UART_SetConfig+0x4c4>)
 800f2d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2d6:	bf00      	nop
 800f2d8:	0800f2fd 	.word	0x0800f2fd
 800f2dc:	0800f305 	.word	0x0800f305
 800f2e0:	0800f30d 	.word	0x0800f30d
 800f2e4:	0800f323 	.word	0x0800f323
 800f2e8:	0800f313 	.word	0x0800f313
 800f2ec:	0800f323 	.word	0x0800f323
 800f2f0:	0800f323 	.word	0x0800f323
 800f2f4:	0800f323 	.word	0x0800f323
 800f2f8:	0800f31b 	.word	0x0800f31b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f2fc:	f7fe f94a 	bl	800d594 <HAL_RCC_GetPCLK1Freq>
 800f300:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f302:	e014      	b.n	800f32e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f304:	f7fe f95c 	bl	800d5c0 <HAL_RCC_GetPCLK2Freq>
 800f308:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f30a:	e010      	b.n	800f32e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f30c:	4b26      	ldr	r3, [pc, #152]	@ (800f3a8 <UART_SetConfig+0x594>)
 800f30e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f310:	e00d      	b.n	800f32e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f312:	f7fe f8d1 	bl	800d4b8 <HAL_RCC_GetSysClockFreq>
 800f316:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f318:	e009      	b.n	800f32e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f31a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f31e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f320:	e005      	b.n	800f32e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800f322:	2300      	movs	r3, #0
 800f324:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f326:	2301      	movs	r3, #1
 800f328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f32c:	bf00      	nop
    }

    if (pclk != 0U)
 800f32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f330:	2b00      	cmp	r3, #0
 800f332:	d021      	beq.n	800f378 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f334:	697b      	ldr	r3, [r7, #20]
 800f336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f338:	4a1a      	ldr	r2, [pc, #104]	@ (800f3a4 <UART_SetConfig+0x590>)
 800f33a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f33e:	461a      	mov	r2, r3
 800f340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f342:	fbb3 f2f2 	udiv	r2, r3, r2
 800f346:	697b      	ldr	r3, [r7, #20]
 800f348:	685b      	ldr	r3, [r3, #4]
 800f34a:	085b      	lsrs	r3, r3, #1
 800f34c:	441a      	add	r2, r3
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	685b      	ldr	r3, [r3, #4]
 800f352:	fbb2 f3f3 	udiv	r3, r2, r3
 800f356:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f358:	6a3b      	ldr	r3, [r7, #32]
 800f35a:	2b0f      	cmp	r3, #15
 800f35c:	d909      	bls.n	800f372 <UART_SetConfig+0x55e>
 800f35e:	6a3b      	ldr	r3, [r7, #32]
 800f360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f364:	d205      	bcs.n	800f372 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f366:	6a3b      	ldr	r3, [r7, #32]
 800f368:	b29a      	uxth	r2, r3
 800f36a:	697b      	ldr	r3, [r7, #20]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	60da      	str	r2, [r3, #12]
 800f370:	e002      	b.n	800f378 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f372:	2301      	movs	r3, #1
 800f374:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f378:	697b      	ldr	r3, [r7, #20]
 800f37a:	2201      	movs	r2, #1
 800f37c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f380:	697b      	ldr	r3, [r7, #20]
 800f382:	2201      	movs	r2, #1
 800f384:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	2200      	movs	r2, #0
 800f38c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	2200      	movs	r2, #0
 800f392:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f394:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f398:	4618      	mov	r0, r3
 800f39a:	3730      	adds	r7, #48	@ 0x30
 800f39c:	46bd      	mov	sp, r7
 800f39e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f3a2:	bf00      	nop
 800f3a4:	0801bd70 	.word	0x0801bd70
 800f3a8:	00f42400 	.word	0x00f42400

0800f3ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3b8:	f003 0308 	and.w	r3, r3, #8
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d00a      	beq.n	800f3d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	430a      	orrs	r2, r1
 800f3d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3da:	f003 0301 	and.w	r3, r3, #1
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d00a      	beq.n	800f3f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	685b      	ldr	r3, [r3, #4]
 800f3e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	430a      	orrs	r2, r1
 800f3f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3fc:	f003 0302 	and.w	r3, r3, #2
 800f400:	2b00      	cmp	r3, #0
 800f402:	d00a      	beq.n	800f41a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	685b      	ldr	r3, [r3, #4]
 800f40a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	430a      	orrs	r2, r1
 800f418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f41e:	f003 0304 	and.w	r3, r3, #4
 800f422:	2b00      	cmp	r3, #0
 800f424:	d00a      	beq.n	800f43c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	685b      	ldr	r3, [r3, #4]
 800f42c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	430a      	orrs	r2, r1
 800f43a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f440:	f003 0310 	and.w	r3, r3, #16
 800f444:	2b00      	cmp	r3, #0
 800f446:	d00a      	beq.n	800f45e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	689b      	ldr	r3, [r3, #8]
 800f44e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	430a      	orrs	r2, r1
 800f45c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f462:	f003 0320 	and.w	r3, r3, #32
 800f466:	2b00      	cmp	r3, #0
 800f468:	d00a      	beq.n	800f480 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	689b      	ldr	r3, [r3, #8]
 800f470:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	430a      	orrs	r2, r1
 800f47e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d01a      	beq.n	800f4c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	685b      	ldr	r3, [r3, #4]
 800f492:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	430a      	orrs	r2, r1
 800f4a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f4aa:	d10a      	bne.n	800f4c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	685b      	ldr	r3, [r3, #4]
 800f4b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	430a      	orrs	r2, r1
 800f4c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d00a      	beq.n	800f4e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	685b      	ldr	r3, [r3, #4]
 800f4d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	430a      	orrs	r2, r1
 800f4e2:	605a      	str	r2, [r3, #4]
  }
}
 800f4e4:	bf00      	nop
 800f4e6:	370c      	adds	r7, #12
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ee:	4770      	bx	lr

0800f4f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b098      	sub	sp, #96	@ 0x60
 800f4f4:	af02      	add	r7, sp, #8
 800f4f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f500:	f7f8 f9c0 	bl	8007884 <HAL_GetTick>
 800f504:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	f003 0308 	and.w	r3, r3, #8
 800f510:	2b08      	cmp	r3, #8
 800f512:	d12f      	bne.n	800f574 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f514:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f518:	9300      	str	r3, [sp, #0]
 800f51a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f51c:	2200      	movs	r2, #0
 800f51e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f000 f88e 	bl	800f644 <UART_WaitOnFlagUntilTimeout>
 800f528:	4603      	mov	r3, r0
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d022      	beq.n	800f574 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f536:	e853 3f00 	ldrex	r3, [r3]
 800f53a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f53e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f542:	653b      	str	r3, [r7, #80]	@ 0x50
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	461a      	mov	r2, r3
 800f54a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f54c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f54e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f550:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f554:	e841 2300 	strex	r3, r2, [r1]
 800f558:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f55a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d1e6      	bne.n	800f52e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	2220      	movs	r2, #32
 800f564:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	2200      	movs	r2, #0
 800f56c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f570:	2303      	movs	r3, #3
 800f572:	e063      	b.n	800f63c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	f003 0304 	and.w	r3, r3, #4
 800f57e:	2b04      	cmp	r3, #4
 800f580:	d149      	bne.n	800f616 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f582:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f586:	9300      	str	r3, [sp, #0]
 800f588:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f58a:	2200      	movs	r2, #0
 800f58c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f000 f857 	bl	800f644 <UART_WaitOnFlagUntilTimeout>
 800f596:	4603      	mov	r3, r0
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d03c      	beq.n	800f616 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5a4:	e853 3f00 	ldrex	r3, [r3]
 800f5a8:	623b      	str	r3, [r7, #32]
   return(result);
 800f5aa:	6a3b      	ldr	r3, [r7, #32]
 800f5ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f5b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	461a      	mov	r2, r3
 800f5b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800f5bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f5c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5c2:	e841 2300 	strex	r3, r2, [r1]
 800f5c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d1e6      	bne.n	800f59c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	3308      	adds	r3, #8
 800f5d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d6:	693b      	ldr	r3, [r7, #16]
 800f5d8:	e853 3f00 	ldrex	r3, [r3]
 800f5dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	f023 0301 	bic.w	r3, r3, #1
 800f5e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	3308      	adds	r3, #8
 800f5ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f5ee:	61fa      	str	r2, [r7, #28]
 800f5f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f2:	69b9      	ldr	r1, [r7, #24]
 800f5f4:	69fa      	ldr	r2, [r7, #28]
 800f5f6:	e841 2300 	strex	r3, r2, [r1]
 800f5fa:	617b      	str	r3, [r7, #20]
   return(result);
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d1e5      	bne.n	800f5ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2220      	movs	r2, #32
 800f606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	2200      	movs	r2, #0
 800f60e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f612:	2303      	movs	r3, #3
 800f614:	e012      	b.n	800f63c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2220      	movs	r2, #32
 800f61a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	2220      	movs	r2, #32
 800f622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2200      	movs	r2, #0
 800f62a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2200      	movs	r2, #0
 800f630:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2200      	movs	r2, #0
 800f636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f63a:	2300      	movs	r3, #0
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3758      	adds	r7, #88	@ 0x58
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	60f8      	str	r0, [r7, #12]
 800f64c:	60b9      	str	r1, [r7, #8]
 800f64e:	603b      	str	r3, [r7, #0]
 800f650:	4613      	mov	r3, r2
 800f652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f654:	e04f      	b.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f656:	69bb      	ldr	r3, [r7, #24]
 800f658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f65c:	d04b      	beq.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f65e:	f7f8 f911 	bl	8007884 <HAL_GetTick>
 800f662:	4602      	mov	r2, r0
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	1ad3      	subs	r3, r2, r3
 800f668:	69ba      	ldr	r2, [r7, #24]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d302      	bcc.n	800f674 <UART_WaitOnFlagUntilTimeout+0x30>
 800f66e:	69bb      	ldr	r3, [r7, #24]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d101      	bne.n	800f678 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f674:	2303      	movs	r3, #3
 800f676:	e04e      	b.n	800f716 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	f003 0304 	and.w	r3, r3, #4
 800f682:	2b00      	cmp	r3, #0
 800f684:	d037      	beq.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	2b80      	cmp	r3, #128	@ 0x80
 800f68a:	d034      	beq.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	2b40      	cmp	r3, #64	@ 0x40
 800f690:	d031      	beq.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	69db      	ldr	r3, [r3, #28]
 800f698:	f003 0308 	and.w	r3, r3, #8
 800f69c:	2b08      	cmp	r3, #8
 800f69e:	d110      	bne.n	800f6c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	2208      	movs	r2, #8
 800f6a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f6a8:	68f8      	ldr	r0, [r7, #12]
 800f6aa:	f000 f920 	bl	800f8ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	2208      	movs	r2, #8
 800f6b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f6be:	2301      	movs	r3, #1
 800f6c0:	e029      	b.n	800f716 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	69db      	ldr	r3, [r3, #28]
 800f6c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f6cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f6d0:	d111      	bne.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f6da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f6dc:	68f8      	ldr	r0, [r7, #12]
 800f6de:	f000 f906 	bl	800f8ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2220      	movs	r2, #32
 800f6e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f6f2:	2303      	movs	r3, #3
 800f6f4:	e00f      	b.n	800f716 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	69da      	ldr	r2, [r3, #28]
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	4013      	ands	r3, r2
 800f700:	68ba      	ldr	r2, [r7, #8]
 800f702:	429a      	cmp	r2, r3
 800f704:	bf0c      	ite	eq
 800f706:	2301      	moveq	r3, #1
 800f708:	2300      	movne	r3, #0
 800f70a:	b2db      	uxtb	r3, r3
 800f70c:	461a      	mov	r2, r3
 800f70e:	79fb      	ldrb	r3, [r7, #7]
 800f710:	429a      	cmp	r2, r3
 800f712:	d0a0      	beq.n	800f656 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f714:	2300      	movs	r3, #0
}
 800f716:	4618      	mov	r0, r3
 800f718:	3710      	adds	r7, #16
 800f71a:	46bd      	mov	sp, r7
 800f71c:	bd80      	pop	{r7, pc}
	...

0800f720 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b096      	sub	sp, #88	@ 0x58
 800f724:	af00      	add	r7, sp, #0
 800f726:	60f8      	str	r0, [r7, #12]
 800f728:	60b9      	str	r1, [r7, #8]
 800f72a:	4613      	mov	r3, r2
 800f72c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	68ba      	ldr	r2, [r7, #8]
 800f732:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	88fa      	ldrh	r2, [r7, #6]
 800f738:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	2200      	movs	r2, #0
 800f740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	2222      	movs	r2, #34	@ 0x22
 800f748:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f752:	2b00      	cmp	r3, #0
 800f754:	d02d      	beq.n	800f7b2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f75c:	4a40      	ldr	r2, [pc, #256]	@ (800f860 <UART_Start_Receive_DMA+0x140>)
 800f75e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f766:	4a3f      	ldr	r2, [pc, #252]	@ (800f864 <UART_Start_Receive_DMA+0x144>)
 800f768:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f770:	4a3d      	ldr	r2, [pc, #244]	@ (800f868 <UART_Start_Receive_DMA+0x148>)
 800f772:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f77a:	2200      	movs	r2, #0
 800f77c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	3324      	adds	r3, #36	@ 0x24
 800f78a:	4619      	mov	r1, r3
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f790:	461a      	mov	r2, r3
 800f792:	88fb      	ldrh	r3, [r7, #6]
 800f794:	f7fa f902 	bl	800999c <HAL_DMA_Start_IT>
 800f798:	4603      	mov	r3, r0
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d009      	beq.n	800f7b2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	2210      	movs	r2, #16
 800f7a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	2220      	movs	r2, #32
 800f7aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	e051      	b.n	800f856 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	691b      	ldr	r3, [r3, #16]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d018      	beq.n	800f7ec <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f7c2:	e853 3f00 	ldrex	r3, [r3]
 800f7c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f7ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f7da:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7dc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f7de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7e0:	e841 2300 	strex	r3, r2, [r1]
 800f7e4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f7e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d1e6      	bne.n	800f7ba <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	3308      	adds	r3, #8
 800f7f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7f6:	e853 3f00 	ldrex	r3, [r3]
 800f7fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fe:	f043 0301 	orr.w	r3, r3, #1
 800f802:	653b      	str	r3, [r7, #80]	@ 0x50
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	3308      	adds	r3, #8
 800f80a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f80c:	637a      	str	r2, [r7, #52]	@ 0x34
 800f80e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f810:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f812:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f814:	e841 2300 	strex	r3, r2, [r1]
 800f818:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f81a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d1e5      	bne.n	800f7ec <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	3308      	adds	r3, #8
 800f826:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f828:	697b      	ldr	r3, [r7, #20]
 800f82a:	e853 3f00 	ldrex	r3, [r3]
 800f82e:	613b      	str	r3, [r7, #16]
   return(result);
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	3308      	adds	r3, #8
 800f83e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f840:	623a      	str	r2, [r7, #32]
 800f842:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f844:	69f9      	ldr	r1, [r7, #28]
 800f846:	6a3a      	ldr	r2, [r7, #32]
 800f848:	e841 2300 	strex	r3, r2, [r1]
 800f84c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f84e:	69bb      	ldr	r3, [r7, #24]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d1e5      	bne.n	800f820 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800f854:	2300      	movs	r3, #0
}
 800f856:	4618      	mov	r0, r3
 800f858:	3758      	adds	r7, #88	@ 0x58
 800f85a:	46bd      	mov	sp, r7
 800f85c:	bd80      	pop	{r7, pc}
 800f85e:	bf00      	nop
 800f860:	0800fa71 	.word	0x0800fa71
 800f864:	0800fb9d 	.word	0x0800fb9d
 800f868:	0800fbdb 	.word	0x0800fbdb

0800f86c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f86c:	b480      	push	{r7}
 800f86e:	b08f      	sub	sp, #60	@ 0x3c
 800f870:	af00      	add	r7, sp, #0
 800f872:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f87a:	6a3b      	ldr	r3, [r7, #32]
 800f87c:	e853 3f00 	ldrex	r3, [r3]
 800f880:	61fb      	str	r3, [r7, #28]
   return(result);
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f888:	637b      	str	r3, [r7, #52]	@ 0x34
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	461a      	mov	r2, r3
 800f890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f894:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f896:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f898:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f89a:	e841 2300 	strex	r3, r2, [r1]
 800f89e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d1e6      	bne.n	800f874 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	3308      	adds	r3, #8
 800f8ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	e853 3f00 	ldrex	r3, [r3]
 800f8b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8b6:	68bb      	ldr	r3, [r7, #8]
 800f8b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f8bc:	633b      	str	r3, [r7, #48]	@ 0x30
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	3308      	adds	r3, #8
 800f8c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8c6:	61ba      	str	r2, [r7, #24]
 800f8c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ca:	6979      	ldr	r1, [r7, #20]
 800f8cc:	69ba      	ldr	r2, [r7, #24]
 800f8ce:	e841 2300 	strex	r3, r2, [r1]
 800f8d2:	613b      	str	r3, [r7, #16]
   return(result);
 800f8d4:	693b      	ldr	r3, [r7, #16]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d1e5      	bne.n	800f8a6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2220      	movs	r2, #32
 800f8de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800f8e2:	bf00      	nop
 800f8e4:	373c      	adds	r7, #60	@ 0x3c
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ec:	4770      	bx	lr

0800f8ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f8ee:	b480      	push	{r7}
 800f8f0:	b095      	sub	sp, #84	@ 0x54
 800f8f2:	af00      	add	r7, sp, #0
 800f8f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8fe:	e853 3f00 	ldrex	r3, [r3]
 800f902:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f906:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f90a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	461a      	mov	r2, r3
 800f912:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f914:	643b      	str	r3, [r7, #64]	@ 0x40
 800f916:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f918:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f91a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f91c:	e841 2300 	strex	r3, r2, [r1]
 800f920:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f924:	2b00      	cmp	r3, #0
 800f926:	d1e6      	bne.n	800f8f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	3308      	adds	r3, #8
 800f92e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f930:	6a3b      	ldr	r3, [r7, #32]
 800f932:	e853 3f00 	ldrex	r3, [r3]
 800f936:	61fb      	str	r3, [r7, #28]
   return(result);
 800f938:	69fb      	ldr	r3, [r7, #28]
 800f93a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f93e:	f023 0301 	bic.w	r3, r3, #1
 800f942:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	3308      	adds	r3, #8
 800f94a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f94c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f94e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f950:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f954:	e841 2300 	strex	r3, r2, [r1]
 800f958:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d1e3      	bne.n	800f928 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f964:	2b01      	cmp	r3, #1
 800f966:	d118      	bne.n	800f99a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	e853 3f00 	ldrex	r3, [r3]
 800f974:	60bb      	str	r3, [r7, #8]
   return(result);
 800f976:	68bb      	ldr	r3, [r7, #8]
 800f978:	f023 0310 	bic.w	r3, r3, #16
 800f97c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	461a      	mov	r2, r3
 800f984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f986:	61bb      	str	r3, [r7, #24]
 800f988:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f98a:	6979      	ldr	r1, [r7, #20]
 800f98c:	69ba      	ldr	r2, [r7, #24]
 800f98e:	e841 2300 	strex	r3, r2, [r1]
 800f992:	613b      	str	r3, [r7, #16]
   return(result);
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d1e6      	bne.n	800f968 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	2220      	movs	r2, #32
 800f99e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f9ae:	bf00      	nop
 800f9b0:	3754      	adds	r7, #84	@ 0x54
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b8:	4770      	bx	lr

0800f9ba <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f9ba:	b580      	push	{r7, lr}
 800f9bc:	b090      	sub	sp, #64	@ 0x40
 800f9be:	af00      	add	r7, sp, #0
 800f9c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	f003 0320 	and.w	r3, r3, #32
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d137      	bne.n	800fa46 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800f9d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9d8:	2200      	movs	r2, #0
 800f9da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	3308      	adds	r3, #8
 800f9e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9e8:	e853 3f00 	ldrex	r3, [r3]
 800f9ec:	623b      	str	r3, [r7, #32]
   return(result);
 800f9ee:	6a3b      	ldr	r3, [r7, #32]
 800f9f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f9f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f9f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	3308      	adds	r3, #8
 800f9fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f9fe:	633a      	str	r2, [r7, #48]	@ 0x30
 800fa00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa06:	e841 2300 	strex	r3, r2, [r1]
 800fa0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fa0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1e5      	bne.n	800f9de <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fa12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	e853 3f00 	ldrex	r3, [r3]
 800fa1e:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa26:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	461a      	mov	r2, r3
 800fa2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa30:	61fb      	str	r3, [r7, #28]
 800fa32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa34:	69b9      	ldr	r1, [r7, #24]
 800fa36:	69fa      	ldr	r2, [r7, #28]
 800fa38:	e841 2300 	strex	r3, r2, [r1]
 800fa3c:	617b      	str	r3, [r7, #20]
   return(result);
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d1e6      	bne.n	800fa12 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fa44:	e002      	b.n	800fa4c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800fa46:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fa48:	f7ff f9bc 	bl	800edc4 <HAL_UART_TxCpltCallback>
}
 800fa4c:	bf00      	nop
 800fa4e:	3740      	adds	r7, #64	@ 0x40
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}

0800fa54 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b084      	sub	sp, #16
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa60:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fa62:	68f8      	ldr	r0, [r7, #12]
 800fa64:	f7ff f9b8 	bl	800edd8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fa68:	bf00      	nop
 800fa6a:	3710      	adds	r7, #16
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}

0800fa70 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b09c      	sub	sp, #112	@ 0x70
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa7c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	f003 0320 	and.w	r3, r3, #32
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d171      	bne.n	800fb70 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800fa8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa8e:	2200      	movs	r2, #0
 800fa90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa9c:	e853 3f00 	ldrex	r3, [r3]
 800faa0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800faa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800faa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800faa8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800faaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	461a      	mov	r2, r3
 800fab0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fab2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fab4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fab6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fab8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800faba:	e841 2300 	strex	r3, r2, [r1]
 800fabe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d1e6      	bne.n	800fa94 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	3308      	adds	r3, #8
 800facc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800face:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad0:	e853 3f00 	ldrex	r3, [r3]
 800fad4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fad8:	f023 0301 	bic.w	r3, r3, #1
 800fadc:	667b      	str	r3, [r7, #100]	@ 0x64
 800fade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	3308      	adds	r3, #8
 800fae4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fae6:	647a      	str	r2, [r7, #68]	@ 0x44
 800fae8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800faec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800faee:	e841 2300 	strex	r3, r2, [r1]
 800faf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800faf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d1e5      	bne.n	800fac6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fafa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	3308      	adds	r3, #8
 800fb00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb04:	e853 3f00 	ldrex	r3, [r3]
 800fb08:	623b      	str	r3, [r7, #32]
   return(result);
 800fb0a:	6a3b      	ldr	r3, [r7, #32]
 800fb0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb10:	663b      	str	r3, [r7, #96]	@ 0x60
 800fb12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	3308      	adds	r3, #8
 800fb18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fb1a:	633a      	str	r2, [r7, #48]	@ 0x30
 800fb1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb22:	e841 2300 	strex	r3, r2, [r1]
 800fb26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d1e5      	bne.n	800fafa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fb2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb30:	2220      	movs	r2, #32
 800fb32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb3a:	2b01      	cmp	r3, #1
 800fb3c:	d118      	bne.n	800fb70 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	e853 3f00 	ldrex	r3, [r3]
 800fb4a:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	f023 0310 	bic.w	r3, r3, #16
 800fb52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fb54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	461a      	mov	r2, r3
 800fb5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fb5c:	61fb      	str	r3, [r7, #28]
 800fb5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb60:	69b9      	ldr	r1, [r7, #24]
 800fb62:	69fa      	ldr	r2, [r7, #28]
 800fb64:	e841 2300 	strex	r3, r2, [r1]
 800fb68:	617b      	str	r3, [r7, #20]
   return(result);
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d1e6      	bne.n	800fb3e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fb70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb72:	2200      	movs	r2, #0
 800fb74:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb7a:	2b01      	cmp	r3, #1
 800fb7c:	d107      	bne.n	800fb8e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb84:	4619      	mov	r1, r3
 800fb86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fb88:	f7f6 fdc4 	bl	8006714 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fb8c:	e002      	b.n	800fb94 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800fb8e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fb90:	f7ff f92c 	bl	800edec <HAL_UART_RxCpltCallback>
}
 800fb94:	bf00      	nop
 800fb96:	3770      	adds	r7, #112	@ 0x70
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	bd80      	pop	{r7, pc}

0800fb9c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b084      	sub	sp, #16
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fba8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	2201      	movs	r2, #1
 800fbae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbb4:	2b01      	cmp	r3, #1
 800fbb6:	d109      	bne.n	800fbcc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fbbe:	085b      	lsrs	r3, r3, #1
 800fbc0:	b29b      	uxth	r3, r3
 800fbc2:	4619      	mov	r1, r3
 800fbc4:	68f8      	ldr	r0, [r7, #12]
 800fbc6:	f7f6 fda5 	bl	8006714 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fbca:	e002      	b.n	800fbd2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800fbcc:	68f8      	ldr	r0, [r7, #12]
 800fbce:	f7ff f917 	bl	800ee00 <HAL_UART_RxHalfCpltCallback>
}
 800fbd2:	bf00      	nop
 800fbd4:	3710      	adds	r7, #16
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bd80      	pop	{r7, pc}

0800fbda <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fbda:	b580      	push	{r7, lr}
 800fbdc:	b086      	sub	sp, #24
 800fbde:	af00      	add	r7, sp, #0
 800fbe0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbe6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fbf6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	689b      	ldr	r3, [r3, #8]
 800fbfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc02:	2b80      	cmp	r3, #128	@ 0x80
 800fc04:	d109      	bne.n	800fc1a <UART_DMAError+0x40>
 800fc06:	693b      	ldr	r3, [r7, #16]
 800fc08:	2b21      	cmp	r3, #33	@ 0x21
 800fc0a:	d106      	bne.n	800fc1a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	2200      	movs	r2, #0
 800fc10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800fc14:	6978      	ldr	r0, [r7, #20]
 800fc16:	f7ff fe29 	bl	800f86c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fc1a:	697b      	ldr	r3, [r7, #20]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	689b      	ldr	r3, [r3, #8]
 800fc20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc24:	2b40      	cmp	r3, #64	@ 0x40
 800fc26:	d109      	bne.n	800fc3c <UART_DMAError+0x62>
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2b22      	cmp	r3, #34	@ 0x22
 800fc2c:	d106      	bne.n	800fc3c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	2200      	movs	r2, #0
 800fc32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800fc36:	6978      	ldr	r0, [r7, #20]
 800fc38:	f7ff fe59 	bl	800f8ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fc3c:	697b      	ldr	r3, [r7, #20]
 800fc3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc42:	f043 0210 	orr.w	r2, r3, #16
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc4c:	6978      	ldr	r0, [r7, #20]
 800fc4e:	f7f6 feb5 	bl	80069bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc52:	bf00      	nop
 800fc54:	3718      	adds	r7, #24
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}

0800fc5a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fc5a:	b580      	push	{r7, lr}
 800fc5c:	b084      	sub	sp, #16
 800fc5e:	af00      	add	r7, sp, #0
 800fc60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f7f6 fea3 	bl	80069bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc76:	bf00      	nop
 800fc78:	3710      	adds	r7, #16
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bd80      	pop	{r7, pc}

0800fc7e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fc7e:	b580      	push	{r7, lr}
 800fc80:	b088      	sub	sp, #32
 800fc82:	af00      	add	r7, sp, #0
 800fc84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	e853 3f00 	ldrex	r3, [r3]
 800fc92:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc94:	68bb      	ldr	r3, [r7, #8]
 800fc96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc9a:	61fb      	str	r3, [r7, #28]
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	461a      	mov	r2, r3
 800fca2:	69fb      	ldr	r3, [r7, #28]
 800fca4:	61bb      	str	r3, [r7, #24]
 800fca6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fca8:	6979      	ldr	r1, [r7, #20]
 800fcaa:	69ba      	ldr	r2, [r7, #24]
 800fcac:	e841 2300 	strex	r3, r2, [r1]
 800fcb0:	613b      	str	r3, [r7, #16]
   return(result);
 800fcb2:	693b      	ldr	r3, [r7, #16]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d1e6      	bne.n	800fc86 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2220      	movs	r2, #32
 800fcbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	f7ff f87c 	bl	800edc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fccc:	bf00      	nop
 800fcce:	3720      	adds	r7, #32
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}

0800fcd4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b083      	sub	sp, #12
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fcdc:	bf00      	nop
 800fcde:	370c      	adds	r7, #12
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr

0800fce8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b083      	sub	sp, #12
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fcf0:	bf00      	nop
 800fcf2:	370c      	adds	r7, #12
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfa:	4770      	bx	lr

0800fcfc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b083      	sub	sp, #12
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fd04:	bf00      	nop
 800fd06:	370c      	adds	r7, #12
 800fd08:	46bd      	mov	sp, r7
 800fd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0e:	4770      	bx	lr

0800fd10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b085      	sub	sp, #20
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd1e:	2b01      	cmp	r3, #1
 800fd20:	d101      	bne.n	800fd26 <HAL_UARTEx_DisableFifoMode+0x16>
 800fd22:	2302      	movs	r3, #2
 800fd24:	e027      	b.n	800fd76 <HAL_UARTEx_DisableFifoMode+0x66>
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	2201      	movs	r2, #1
 800fd2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2224      	movs	r2, #36	@ 0x24
 800fd32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	681a      	ldr	r2, [r3, #0]
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	f022 0201 	bic.w	r2, r2, #1
 800fd4c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fd54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2200      	movs	r2, #0
 800fd5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	68fa      	ldr	r2, [r7, #12]
 800fd62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2220      	movs	r2, #32
 800fd68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2200      	movs	r2, #0
 800fd70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd74:	2300      	movs	r3, #0
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3714      	adds	r7, #20
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd80:	4770      	bx	lr

0800fd82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd82:	b580      	push	{r7, lr}
 800fd84:	b084      	sub	sp, #16
 800fd86:	af00      	add	r7, sp, #0
 800fd88:	6078      	str	r0, [r7, #4]
 800fd8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd92:	2b01      	cmp	r3, #1
 800fd94:	d101      	bne.n	800fd9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fd96:	2302      	movs	r3, #2
 800fd98:	e02d      	b.n	800fdf6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	2201      	movs	r2, #1
 800fd9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	2224      	movs	r2, #36	@ 0x24
 800fda6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	681a      	ldr	r2, [r3, #0]
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	f022 0201 	bic.w	r2, r2, #1
 800fdc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	689b      	ldr	r3, [r3, #8]
 800fdc8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	683a      	ldr	r2, [r7, #0]
 800fdd2:	430a      	orrs	r2, r1
 800fdd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f000 f8a4 	bl	800ff24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	2220      	movs	r2, #32
 800fde8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2200      	movs	r2, #0
 800fdf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fdf4:	2300      	movs	r3, #0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3710      	adds	r7, #16
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}

0800fdfe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fdfe:	b580      	push	{r7, lr}
 800fe00:	b084      	sub	sp, #16
 800fe02:	af00      	add	r7, sp, #0
 800fe04:	6078      	str	r0, [r7, #4]
 800fe06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fe0e:	2b01      	cmp	r3, #1
 800fe10:	d101      	bne.n	800fe16 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fe12:	2302      	movs	r3, #2
 800fe14:	e02d      	b.n	800fe72 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	2201      	movs	r2, #1
 800fe1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2224      	movs	r2, #36	@ 0x24
 800fe22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	681a      	ldr	r2, [r3, #0]
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	f022 0201 	bic.w	r2, r2, #1
 800fe3c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	689b      	ldr	r3, [r3, #8]
 800fe44:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	683a      	ldr	r2, [r7, #0]
 800fe4e:	430a      	orrs	r2, r1
 800fe50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe52:	6878      	ldr	r0, [r7, #4]
 800fe54:	f000 f866 	bl	800ff24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	68fa      	ldr	r2, [r7, #12]
 800fe5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2220      	movs	r2, #32
 800fe64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fe70:	2300      	movs	r3, #0
}
 800fe72:	4618      	mov	r0, r3
 800fe74:	3710      	adds	r7, #16
 800fe76:	46bd      	mov	sp, r7
 800fe78:	bd80      	pop	{r7, pc}

0800fe7a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fe7a:	b580      	push	{r7, lr}
 800fe7c:	b08c      	sub	sp, #48	@ 0x30
 800fe7e:	af00      	add	r7, sp, #0
 800fe80:	60f8      	str	r0, [r7, #12]
 800fe82:	60b9      	str	r1, [r7, #8]
 800fe84:	4613      	mov	r3, r2
 800fe86:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fe8e:	2b20      	cmp	r3, #32
 800fe90:	d142      	bne.n	800ff18 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d002      	beq.n	800fe9e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800fe98:	88fb      	ldrh	r3, [r7, #6]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d101      	bne.n	800fea2 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800fe9e:	2301      	movs	r3, #1
 800fea0:	e03b      	b.n	800ff1a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	2201      	movs	r2, #1
 800fea6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	2200      	movs	r2, #0
 800feac:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800feae:	88fb      	ldrh	r3, [r7, #6]
 800feb0:	461a      	mov	r2, r3
 800feb2:	68b9      	ldr	r1, [r7, #8]
 800feb4:	68f8      	ldr	r0, [r7, #12]
 800feb6:	f7ff fc33 	bl	800f720 <UART_Start_Receive_DMA>
 800feba:	4603      	mov	r3, r0
 800febc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800fec0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d124      	bne.n	800ff12 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fecc:	2b01      	cmp	r3, #1
 800fece:	d11d      	bne.n	800ff0c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	2210      	movs	r2, #16
 800fed6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fede:	69bb      	ldr	r3, [r7, #24]
 800fee0:	e853 3f00 	ldrex	r3, [r3]
 800fee4:	617b      	str	r3, [r7, #20]
   return(result);
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	f043 0310 	orr.w	r3, r3, #16
 800feec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	461a      	mov	r2, r3
 800fef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fef6:	627b      	str	r3, [r7, #36]	@ 0x24
 800fef8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fefa:	6a39      	ldr	r1, [r7, #32]
 800fefc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fefe:	e841 2300 	strex	r3, r2, [r1]
 800ff02:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff04:	69fb      	ldr	r3, [r7, #28]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d1e6      	bne.n	800fed8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800ff0a:	e002      	b.n	800ff12 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800ff0c:	2301      	movs	r3, #1
 800ff0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800ff12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ff16:	e000      	b.n	800ff1a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ff18:	2302      	movs	r3, #2
  }
}
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	3730      	adds	r7, #48	@ 0x30
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	bd80      	pop	{r7, pc}
	...

0800ff24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ff24:	b480      	push	{r7}
 800ff26:	b085      	sub	sp, #20
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d108      	bne.n	800ff46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	2201      	movs	r2, #1
 800ff38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	2201      	movs	r2, #1
 800ff40:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ff44:	e031      	b.n	800ffaa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ff46:	2308      	movs	r3, #8
 800ff48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ff4a:	2308      	movs	r3, #8
 800ff4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	689b      	ldr	r3, [r3, #8]
 800ff54:	0e5b      	lsrs	r3, r3, #25
 800ff56:	b2db      	uxtb	r3, r3
 800ff58:	f003 0307 	and.w	r3, r3, #7
 800ff5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	689b      	ldr	r3, [r3, #8]
 800ff64:	0f5b      	lsrs	r3, r3, #29
 800ff66:	b2db      	uxtb	r3, r3
 800ff68:	f003 0307 	and.w	r3, r3, #7
 800ff6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff6e:	7bbb      	ldrb	r3, [r7, #14]
 800ff70:	7b3a      	ldrb	r2, [r7, #12]
 800ff72:	4911      	ldr	r1, [pc, #68]	@ (800ffb8 <UARTEx_SetNbDataToProcess+0x94>)
 800ff74:	5c8a      	ldrb	r2, [r1, r2]
 800ff76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ff7a:	7b3a      	ldrb	r2, [r7, #12]
 800ff7c:	490f      	ldr	r1, [pc, #60]	@ (800ffbc <UARTEx_SetNbDataToProcess+0x98>)
 800ff7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff80:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff84:	b29a      	uxth	r2, r3
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff8c:	7bfb      	ldrb	r3, [r7, #15]
 800ff8e:	7b7a      	ldrb	r2, [r7, #13]
 800ff90:	4909      	ldr	r1, [pc, #36]	@ (800ffb8 <UARTEx_SetNbDataToProcess+0x94>)
 800ff92:	5c8a      	ldrb	r2, [r1, r2]
 800ff94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ff98:	7b7a      	ldrb	r2, [r7, #13]
 800ff9a:	4908      	ldr	r1, [pc, #32]	@ (800ffbc <UARTEx_SetNbDataToProcess+0x98>)
 800ff9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff9e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ffa2:	b29a      	uxth	r2, r3
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ffaa:	bf00      	nop
 800ffac:	3714      	adds	r7, #20
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb4:	4770      	bx	lr
 800ffb6:	bf00      	nop
 800ffb8:	0801bd88 	.word	0x0801bd88
 800ffbc:	0801bd90 	.word	0x0801bd90

0800ffc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ffc0:	b480      	push	{r7}
 800ffc2:	b085      	sub	sp, #20
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ffd0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ffd4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	b29a      	uxth	r2, r3
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ffe0:	2300      	movs	r3, #0
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3714      	adds	r7, #20
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffec:	4770      	bx	lr

0800ffee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ffee:	b480      	push	{r7}
 800fff0:	b085      	sub	sp, #20
 800fff2:	af00      	add	r7, sp, #0
 800fff4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800fff6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800fffa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010002:	b29a      	uxth	r2, r3
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	b29b      	uxth	r3, r3
 8010008:	43db      	mvns	r3, r3
 801000a:	b29b      	uxth	r3, r3
 801000c:	4013      	ands	r3, r2
 801000e:	b29a      	uxth	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010016:	2300      	movs	r3, #0
}
 8010018:	4618      	mov	r0, r3
 801001a:	3714      	adds	r7, #20
 801001c:	46bd      	mov	sp, r7
 801001e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010022:	4770      	bx	lr

08010024 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010024:	b480      	push	{r7}
 8010026:	b085      	sub	sp, #20
 8010028:	af00      	add	r7, sp, #0
 801002a:	60f8      	str	r0, [r7, #12]
 801002c:	1d3b      	adds	r3, r7, #4
 801002e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	2201      	movs	r2, #1
 8010036:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	2200      	movs	r2, #0
 801003e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	2200      	movs	r2, #0
 8010046:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	2200      	movs	r2, #0
 801004e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8010052:	2300      	movs	r3, #0
}
 8010054:	4618      	mov	r0, r3
 8010056:	3714      	adds	r7, #20
 8010058:	46bd      	mov	sp, r7
 801005a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005e:	4770      	bx	lr

08010060 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010060:	b480      	push	{r7}
 8010062:	b0a7      	sub	sp, #156	@ 0x9c
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
 8010068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801006a:	2300      	movs	r3, #0
 801006c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010070:	687a      	ldr	r2, [r7, #4]
 8010072:	683b      	ldr	r3, [r7, #0]
 8010074:	781b      	ldrb	r3, [r3, #0]
 8010076:	009b      	lsls	r3, r3, #2
 8010078:	4413      	add	r3, r2
 801007a:	881b      	ldrh	r3, [r3, #0]
 801007c:	b29b      	uxth	r3, r3
 801007e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8010082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010086:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	78db      	ldrb	r3, [r3, #3]
 801008e:	2b03      	cmp	r3, #3
 8010090:	d81f      	bhi.n	80100d2 <USB_ActivateEndpoint+0x72>
 8010092:	a201      	add	r2, pc, #4	@ (adr r2, 8010098 <USB_ActivateEndpoint+0x38>)
 8010094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010098:	080100a9 	.word	0x080100a9
 801009c:	080100c5 	.word	0x080100c5
 80100a0:	080100db 	.word	0x080100db
 80100a4:	080100b7 	.word	0x080100b7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80100a8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80100ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80100b0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80100b4:	e012      	b.n	80100dc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80100b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80100ba:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80100be:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80100c2:	e00b      	b.n	80100dc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80100c4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80100c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80100cc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80100d0:	e004      	b.n	80100dc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80100d2:	2301      	movs	r3, #1
 80100d4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80100d8:	e000      	b.n	80100dc <USB_ActivateEndpoint+0x7c>
      break;
 80100da:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80100dc:	687a      	ldr	r2, [r7, #4]
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	781b      	ldrb	r3, [r3, #0]
 80100e2:	009b      	lsls	r3, r3, #2
 80100e4:	441a      	add	r2, r3
 80100e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80100ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80100ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80100f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80100f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80100fa:	b29b      	uxth	r3, r3
 80100fc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80100fe:	687a      	ldr	r2, [r7, #4]
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	781b      	ldrb	r3, [r3, #0]
 8010104:	009b      	lsls	r3, r3, #2
 8010106:	4413      	add	r3, r2
 8010108:	881b      	ldrh	r3, [r3, #0]
 801010a:	b29b      	uxth	r3, r3
 801010c:	b21b      	sxth	r3, r3
 801010e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010116:	b21a      	sxth	r2, r3
 8010118:	683b      	ldr	r3, [r7, #0]
 801011a:	781b      	ldrb	r3, [r3, #0]
 801011c:	b21b      	sxth	r3, r3
 801011e:	4313      	orrs	r3, r2
 8010120:	b21b      	sxth	r3, r3
 8010122:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8010126:	687a      	ldr	r2, [r7, #4]
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	781b      	ldrb	r3, [r3, #0]
 801012c:	009b      	lsls	r3, r3, #2
 801012e:	441a      	add	r2, r3
 8010130:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8010134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801013c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010144:	b29b      	uxth	r3, r3
 8010146:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	7b1b      	ldrb	r3, [r3, #12]
 801014c:	2b00      	cmp	r3, #0
 801014e:	f040 8180 	bne.w	8010452 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	785b      	ldrb	r3, [r3, #1]
 8010156:	2b00      	cmp	r3, #0
 8010158:	f000 8084 	beq.w	8010264 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	61bb      	str	r3, [r7, #24]
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010166:	b29b      	uxth	r3, r3
 8010168:	461a      	mov	r2, r3
 801016a:	69bb      	ldr	r3, [r7, #24]
 801016c:	4413      	add	r3, r2
 801016e:	61bb      	str	r3, [r7, #24]
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	781b      	ldrb	r3, [r3, #0]
 8010174:	00da      	lsls	r2, r3, #3
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	4413      	add	r3, r2
 801017a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801017e:	617b      	str	r3, [r7, #20]
 8010180:	683b      	ldr	r3, [r7, #0]
 8010182:	88db      	ldrh	r3, [r3, #6]
 8010184:	085b      	lsrs	r3, r3, #1
 8010186:	b29b      	uxth	r3, r3
 8010188:	005b      	lsls	r3, r3, #1
 801018a:	b29a      	uxth	r2, r3
 801018c:	697b      	ldr	r3, [r7, #20]
 801018e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010190:	687a      	ldr	r2, [r7, #4]
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	009b      	lsls	r3, r3, #2
 8010198:	4413      	add	r3, r2
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	827b      	strh	r3, [r7, #18]
 801019e:	8a7b      	ldrh	r3, [r7, #18]
 80101a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d01b      	beq.n	80101e0 <USB_ActivateEndpoint+0x180>
 80101a8:	687a      	ldr	r2, [r7, #4]
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	781b      	ldrb	r3, [r3, #0]
 80101ae:	009b      	lsls	r3, r3, #2
 80101b0:	4413      	add	r3, r2
 80101b2:	881b      	ldrh	r3, [r3, #0]
 80101b4:	b29b      	uxth	r3, r3
 80101b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101be:	823b      	strh	r3, [r7, #16]
 80101c0:	687a      	ldr	r2, [r7, #4]
 80101c2:	683b      	ldr	r3, [r7, #0]
 80101c4:	781b      	ldrb	r3, [r3, #0]
 80101c6:	009b      	lsls	r3, r3, #2
 80101c8:	441a      	add	r2, r3
 80101ca:	8a3b      	ldrh	r3, [r7, #16]
 80101cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80101d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80101d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80101d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80101dc:	b29b      	uxth	r3, r3
 80101de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80101e0:	683b      	ldr	r3, [r7, #0]
 80101e2:	78db      	ldrb	r3, [r3, #3]
 80101e4:	2b01      	cmp	r3, #1
 80101e6:	d020      	beq.n	801022a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80101e8:	687a      	ldr	r2, [r7, #4]
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	781b      	ldrb	r3, [r3, #0]
 80101ee:	009b      	lsls	r3, r3, #2
 80101f0:	4413      	add	r3, r2
 80101f2:	881b      	ldrh	r3, [r3, #0]
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80101fe:	81bb      	strh	r3, [r7, #12]
 8010200:	89bb      	ldrh	r3, [r7, #12]
 8010202:	f083 0320 	eor.w	r3, r3, #32
 8010206:	81bb      	strh	r3, [r7, #12]
 8010208:	687a      	ldr	r2, [r7, #4]
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	781b      	ldrb	r3, [r3, #0]
 801020e:	009b      	lsls	r3, r3, #2
 8010210:	441a      	add	r2, r3
 8010212:	89bb      	ldrh	r3, [r7, #12]
 8010214:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010218:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801021c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010224:	b29b      	uxth	r3, r3
 8010226:	8013      	strh	r3, [r2, #0]
 8010228:	e3f9      	b.n	8010a1e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801022a:	687a      	ldr	r2, [r7, #4]
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	781b      	ldrb	r3, [r3, #0]
 8010230:	009b      	lsls	r3, r3, #2
 8010232:	4413      	add	r3, r2
 8010234:	881b      	ldrh	r3, [r3, #0]
 8010236:	b29b      	uxth	r3, r3
 8010238:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801023c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010240:	81fb      	strh	r3, [r7, #14]
 8010242:	687a      	ldr	r2, [r7, #4]
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	781b      	ldrb	r3, [r3, #0]
 8010248:	009b      	lsls	r3, r3, #2
 801024a:	441a      	add	r2, r3
 801024c:	89fb      	ldrh	r3, [r7, #14]
 801024e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801025a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801025e:	b29b      	uxth	r3, r3
 8010260:	8013      	strh	r3, [r2, #0]
 8010262:	e3dc      	b.n	8010a1e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	633b      	str	r3, [r7, #48]	@ 0x30
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801026e:	b29b      	uxth	r3, r3
 8010270:	461a      	mov	r2, r3
 8010272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010274:	4413      	add	r3, r2
 8010276:	633b      	str	r3, [r7, #48]	@ 0x30
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	781b      	ldrb	r3, [r3, #0]
 801027c:	00da      	lsls	r2, r3, #3
 801027e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010280:	4413      	add	r3, r2
 8010282:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010286:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010288:	683b      	ldr	r3, [r7, #0]
 801028a:	88db      	ldrh	r3, [r3, #6]
 801028c:	085b      	lsrs	r3, r3, #1
 801028e:	b29b      	uxth	r3, r3
 8010290:	005b      	lsls	r3, r3, #1
 8010292:	b29a      	uxth	r2, r3
 8010294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010296:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80102a2:	b29b      	uxth	r3, r3
 80102a4:	461a      	mov	r2, r3
 80102a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102a8:	4413      	add	r3, r2
 80102aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	00da      	lsls	r2, r3, #3
 80102b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102b4:	4413      	add	r3, r2
 80102b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80102ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80102bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102be:	881b      	ldrh	r3, [r3, #0]
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80102c6:	b29a      	uxth	r2, r3
 80102c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ca:	801a      	strh	r2, [r3, #0]
 80102cc:	683b      	ldr	r3, [r7, #0]
 80102ce:	691b      	ldr	r3, [r3, #16]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d10a      	bne.n	80102ea <USB_ActivateEndpoint+0x28a>
 80102d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d6:	881b      	ldrh	r3, [r3, #0]
 80102d8:	b29b      	uxth	r3, r3
 80102da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80102de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80102e2:	b29a      	uxth	r2, r3
 80102e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102e6:	801a      	strh	r2, [r3, #0]
 80102e8:	e041      	b.n	801036e <USB_ActivateEndpoint+0x30e>
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	691b      	ldr	r3, [r3, #16]
 80102ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80102f0:	d81c      	bhi.n	801032c <USB_ActivateEndpoint+0x2cc>
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	691b      	ldr	r3, [r3, #16]
 80102f6:	085b      	lsrs	r3, r3, #1
 80102f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	691b      	ldr	r3, [r3, #16]
 8010300:	f003 0301 	and.w	r3, r3, #1
 8010304:	2b00      	cmp	r3, #0
 8010306:	d004      	beq.n	8010312 <USB_ActivateEndpoint+0x2b2>
 8010308:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801030c:	3301      	adds	r3, #1
 801030e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010314:	881b      	ldrh	r3, [r3, #0]
 8010316:	b29a      	uxth	r2, r3
 8010318:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801031c:	b29b      	uxth	r3, r3
 801031e:	029b      	lsls	r3, r3, #10
 8010320:	b29b      	uxth	r3, r3
 8010322:	4313      	orrs	r3, r2
 8010324:	b29a      	uxth	r2, r3
 8010326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010328:	801a      	strh	r2, [r3, #0]
 801032a:	e020      	b.n	801036e <USB_ActivateEndpoint+0x30e>
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	691b      	ldr	r3, [r3, #16]
 8010330:	095b      	lsrs	r3, r3, #5
 8010332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	691b      	ldr	r3, [r3, #16]
 801033a:	f003 031f 	and.w	r3, r3, #31
 801033e:	2b00      	cmp	r3, #0
 8010340:	d104      	bne.n	801034c <USB_ActivateEndpoint+0x2ec>
 8010342:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010346:	3b01      	subs	r3, #1
 8010348:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801034c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801034e:	881b      	ldrh	r3, [r3, #0]
 8010350:	b29a      	uxth	r2, r3
 8010352:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010356:	b29b      	uxth	r3, r3
 8010358:	029b      	lsls	r3, r3, #10
 801035a:	b29b      	uxth	r3, r3
 801035c:	4313      	orrs	r3, r2
 801035e:	b29b      	uxth	r3, r3
 8010360:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010364:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010368:	b29a      	uxth	r2, r3
 801036a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801036c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801036e:	687a      	ldr	r2, [r7, #4]
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	781b      	ldrb	r3, [r3, #0]
 8010374:	009b      	lsls	r3, r3, #2
 8010376:	4413      	add	r3, r2
 8010378:	881b      	ldrh	r3, [r3, #0]
 801037a:	847b      	strh	r3, [r7, #34]	@ 0x22
 801037c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801037e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010382:	2b00      	cmp	r3, #0
 8010384:	d01b      	beq.n	80103be <USB_ActivateEndpoint+0x35e>
 8010386:	687a      	ldr	r2, [r7, #4]
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	781b      	ldrb	r3, [r3, #0]
 801038c:	009b      	lsls	r3, r3, #2
 801038e:	4413      	add	r3, r2
 8010390:	881b      	ldrh	r3, [r3, #0]
 8010392:	b29b      	uxth	r3, r3
 8010394:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801039c:	843b      	strh	r3, [r7, #32]
 801039e:	687a      	ldr	r2, [r7, #4]
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	781b      	ldrb	r3, [r3, #0]
 80103a4:	009b      	lsls	r3, r3, #2
 80103a6:	441a      	add	r2, r3
 80103a8:	8c3b      	ldrh	r3, [r7, #32]
 80103aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80103b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80103b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103ba:	b29b      	uxth	r3, r3
 80103bc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d124      	bne.n	8010410 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80103c6:	687a      	ldr	r2, [r7, #4]
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	009b      	lsls	r3, r3, #2
 80103ce:	4413      	add	r3, r2
 80103d0:	881b      	ldrh	r3, [r3, #0]
 80103d2:	b29b      	uxth	r3, r3
 80103d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80103d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103dc:	83bb      	strh	r3, [r7, #28]
 80103de:	8bbb      	ldrh	r3, [r7, #28]
 80103e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80103e4:	83bb      	strh	r3, [r7, #28]
 80103e6:	8bbb      	ldrh	r3, [r7, #28]
 80103e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80103ec:	83bb      	strh	r3, [r7, #28]
 80103ee:	687a      	ldr	r2, [r7, #4]
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	781b      	ldrb	r3, [r3, #0]
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	441a      	add	r2, r3
 80103f8:	8bbb      	ldrh	r3, [r7, #28]
 80103fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801040a:	b29b      	uxth	r3, r3
 801040c:	8013      	strh	r3, [r2, #0]
 801040e:	e306      	b.n	8010a1e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010410:	687a      	ldr	r2, [r7, #4]
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	781b      	ldrb	r3, [r3, #0]
 8010416:	009b      	lsls	r3, r3, #2
 8010418:	4413      	add	r3, r2
 801041a:	881b      	ldrh	r3, [r3, #0]
 801041c:	b29b      	uxth	r3, r3
 801041e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010426:	83fb      	strh	r3, [r7, #30]
 8010428:	8bfb      	ldrh	r3, [r7, #30]
 801042a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801042e:	83fb      	strh	r3, [r7, #30]
 8010430:	687a      	ldr	r2, [r7, #4]
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	009b      	lsls	r3, r3, #2
 8010438:	441a      	add	r2, r3
 801043a:	8bfb      	ldrh	r3, [r7, #30]
 801043c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010440:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801044c:	b29b      	uxth	r3, r3
 801044e:	8013      	strh	r3, [r2, #0]
 8010450:	e2e5      	b.n	8010a1e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010452:	683b      	ldr	r3, [r7, #0]
 8010454:	78db      	ldrb	r3, [r3, #3]
 8010456:	2b02      	cmp	r3, #2
 8010458:	d11e      	bne.n	8010498 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801045a:	687a      	ldr	r2, [r7, #4]
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	781b      	ldrb	r3, [r3, #0]
 8010460:	009b      	lsls	r3, r3, #2
 8010462:	4413      	add	r3, r2
 8010464:	881b      	ldrh	r3, [r3, #0]
 8010466:	b29b      	uxth	r3, r3
 8010468:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801046c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010470:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010474:	687a      	ldr	r2, [r7, #4]
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	781b      	ldrb	r3, [r3, #0]
 801047a:	009b      	lsls	r3, r3, #2
 801047c:	441a      	add	r2, r3
 801047e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8010482:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010486:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801048a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801048e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010492:	b29b      	uxth	r3, r3
 8010494:	8013      	strh	r3, [r2, #0]
 8010496:	e01d      	b.n	80104d4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010498:	687a      	ldr	r2, [r7, #4]
 801049a:	683b      	ldr	r3, [r7, #0]
 801049c:	781b      	ldrb	r3, [r3, #0]
 801049e:	009b      	lsls	r3, r3, #2
 80104a0:	4413      	add	r3, r2
 80104a2:	881b      	ldrh	r3, [r3, #0]
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80104aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104ae:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80104b2:	687a      	ldr	r2, [r7, #4]
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	009b      	lsls	r3, r3, #2
 80104ba:	441a      	add	r2, r3
 80104bc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80104c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104d0:	b29b      	uxth	r3, r3
 80104d2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80104de:	b29b      	uxth	r3, r3
 80104e0:	461a      	mov	r2, r3
 80104e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80104e4:	4413      	add	r3, r2
 80104e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80104e8:	683b      	ldr	r3, [r7, #0]
 80104ea:	781b      	ldrb	r3, [r3, #0]
 80104ec:	00da      	lsls	r2, r3, #3
 80104ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80104f0:	4413      	add	r3, r2
 80104f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80104f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80104f8:	683b      	ldr	r3, [r7, #0]
 80104fa:	891b      	ldrh	r3, [r3, #8]
 80104fc:	085b      	lsrs	r3, r3, #1
 80104fe:	b29b      	uxth	r3, r3
 8010500:	005b      	lsls	r3, r3, #1
 8010502:	b29a      	uxth	r2, r3
 8010504:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010506:	801a      	strh	r2, [r3, #0]
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	677b      	str	r3, [r7, #116]	@ 0x74
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010512:	b29b      	uxth	r3, r3
 8010514:	461a      	mov	r2, r3
 8010516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010518:	4413      	add	r3, r2
 801051a:	677b      	str	r3, [r7, #116]	@ 0x74
 801051c:	683b      	ldr	r3, [r7, #0]
 801051e:	781b      	ldrb	r3, [r3, #0]
 8010520:	00da      	lsls	r2, r3, #3
 8010522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010524:	4413      	add	r3, r2
 8010526:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801052a:	673b      	str	r3, [r7, #112]	@ 0x70
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	895b      	ldrh	r3, [r3, #10]
 8010530:	085b      	lsrs	r3, r3, #1
 8010532:	b29b      	uxth	r3, r3
 8010534:	005b      	lsls	r3, r3, #1
 8010536:	b29a      	uxth	r2, r3
 8010538:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801053a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	785b      	ldrb	r3, [r3, #1]
 8010540:	2b00      	cmp	r3, #0
 8010542:	f040 81af 	bne.w	80108a4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010546:	687a      	ldr	r2, [r7, #4]
 8010548:	683b      	ldr	r3, [r7, #0]
 801054a:	781b      	ldrb	r3, [r3, #0]
 801054c:	009b      	lsls	r3, r3, #2
 801054e:	4413      	add	r3, r2
 8010550:	881b      	ldrh	r3, [r3, #0]
 8010552:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8010556:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 801055a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801055e:	2b00      	cmp	r3, #0
 8010560:	d01d      	beq.n	801059e <USB_ActivateEndpoint+0x53e>
 8010562:	687a      	ldr	r2, [r7, #4]
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	781b      	ldrb	r3, [r3, #0]
 8010568:	009b      	lsls	r3, r3, #2
 801056a:	4413      	add	r3, r2
 801056c:	881b      	ldrh	r3, [r3, #0]
 801056e:	b29b      	uxth	r3, r3
 8010570:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010578:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 801057c:	687a      	ldr	r2, [r7, #4]
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	781b      	ldrb	r3, [r3, #0]
 8010582:	009b      	lsls	r3, r3, #2
 8010584:	441a      	add	r2, r3
 8010586:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 801058a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801058e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010592:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801059a:	b29b      	uxth	r3, r3
 801059c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801059e:	687a      	ldr	r2, [r7, #4]
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	781b      	ldrb	r3, [r3, #0]
 80105a4:	009b      	lsls	r3, r3, #2
 80105a6:	4413      	add	r3, r2
 80105a8:	881b      	ldrh	r3, [r3, #0]
 80105aa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80105ae:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80105b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d01d      	beq.n	80105f6 <USB_ActivateEndpoint+0x596>
 80105ba:	687a      	ldr	r2, [r7, #4]
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	781b      	ldrb	r3, [r3, #0]
 80105c0:	009b      	lsls	r3, r3, #2
 80105c2:	4413      	add	r3, r2
 80105c4:	881b      	ldrh	r3, [r3, #0]
 80105c6:	b29b      	uxth	r3, r3
 80105c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105d0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80105d4:	687a      	ldr	r2, [r7, #4]
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	781b      	ldrb	r3, [r3, #0]
 80105da:	009b      	lsls	r3, r3, #2
 80105dc:	441a      	add	r2, r3
 80105de:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80105e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80105ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80105f2:	b29b      	uxth	r3, r3
 80105f4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80105f6:	683b      	ldr	r3, [r7, #0]
 80105f8:	785b      	ldrb	r3, [r3, #1]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d16b      	bne.n	80106d6 <USB_ActivateEndpoint+0x676>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010608:	b29b      	uxth	r3, r3
 801060a:	461a      	mov	r2, r3
 801060c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801060e:	4413      	add	r3, r2
 8010610:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	781b      	ldrb	r3, [r3, #0]
 8010616:	00da      	lsls	r2, r3, #3
 8010618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801061a:	4413      	add	r3, r2
 801061c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010624:	881b      	ldrh	r3, [r3, #0]
 8010626:	b29b      	uxth	r3, r3
 8010628:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801062c:	b29a      	uxth	r2, r3
 801062e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010630:	801a      	strh	r2, [r3, #0]
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	691b      	ldr	r3, [r3, #16]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d10a      	bne.n	8010650 <USB_ActivateEndpoint+0x5f0>
 801063a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801063c:	881b      	ldrh	r3, [r3, #0]
 801063e:	b29b      	uxth	r3, r3
 8010640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010648:	b29a      	uxth	r2, r3
 801064a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801064c:	801a      	strh	r2, [r3, #0]
 801064e:	e05d      	b.n	801070c <USB_ActivateEndpoint+0x6ac>
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	691b      	ldr	r3, [r3, #16]
 8010654:	2b3e      	cmp	r3, #62	@ 0x3e
 8010656:	d81c      	bhi.n	8010692 <USB_ActivateEndpoint+0x632>
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	691b      	ldr	r3, [r3, #16]
 801065c:	085b      	lsrs	r3, r3, #1
 801065e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	691b      	ldr	r3, [r3, #16]
 8010666:	f003 0301 	and.w	r3, r3, #1
 801066a:	2b00      	cmp	r3, #0
 801066c:	d004      	beq.n	8010678 <USB_ActivateEndpoint+0x618>
 801066e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010672:	3301      	adds	r3, #1
 8010674:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801067a:	881b      	ldrh	r3, [r3, #0]
 801067c:	b29a      	uxth	r2, r3
 801067e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010682:	b29b      	uxth	r3, r3
 8010684:	029b      	lsls	r3, r3, #10
 8010686:	b29b      	uxth	r3, r3
 8010688:	4313      	orrs	r3, r2
 801068a:	b29a      	uxth	r2, r3
 801068c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801068e:	801a      	strh	r2, [r3, #0]
 8010690:	e03c      	b.n	801070c <USB_ActivateEndpoint+0x6ac>
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	691b      	ldr	r3, [r3, #16]
 8010696:	095b      	lsrs	r3, r3, #5
 8010698:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	691b      	ldr	r3, [r3, #16]
 80106a0:	f003 031f 	and.w	r3, r3, #31
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d104      	bne.n	80106b2 <USB_ActivateEndpoint+0x652>
 80106a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80106ac:	3b01      	subs	r3, #1
 80106ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80106b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106b4:	881b      	ldrh	r3, [r3, #0]
 80106b6:	b29a      	uxth	r2, r3
 80106b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80106bc:	b29b      	uxth	r3, r3
 80106be:	029b      	lsls	r3, r3, #10
 80106c0:	b29b      	uxth	r3, r3
 80106c2:	4313      	orrs	r3, r2
 80106c4:	b29b      	uxth	r3, r3
 80106c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80106ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80106ce:	b29a      	uxth	r2, r3
 80106d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106d2:	801a      	strh	r2, [r3, #0]
 80106d4:	e01a      	b.n	801070c <USB_ActivateEndpoint+0x6ac>
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	785b      	ldrb	r3, [r3, #1]
 80106da:	2b01      	cmp	r3, #1
 80106dc:	d116      	bne.n	801070c <USB_ActivateEndpoint+0x6ac>
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80106e8:	b29b      	uxth	r3, r3
 80106ea:	461a      	mov	r2, r3
 80106ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106ee:	4413      	add	r3, r2
 80106f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	781b      	ldrb	r3, [r3, #0]
 80106f6:	00da      	lsls	r2, r3, #3
 80106f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106fa:	4413      	add	r3, r2
 80106fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010700:	653b      	str	r3, [r7, #80]	@ 0x50
 8010702:	683b      	ldr	r3, [r7, #0]
 8010704:	691b      	ldr	r3, [r3, #16]
 8010706:	b29a      	uxth	r2, r3
 8010708:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801070a:	801a      	strh	r2, [r3, #0]
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	647b      	str	r3, [r7, #68]	@ 0x44
 8010710:	683b      	ldr	r3, [r7, #0]
 8010712:	785b      	ldrb	r3, [r3, #1]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d16b      	bne.n	80107f0 <USB_ActivateEndpoint+0x790>
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010722:	b29b      	uxth	r3, r3
 8010724:	461a      	mov	r2, r3
 8010726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010728:	4413      	add	r3, r2
 801072a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	00da      	lsls	r2, r3, #3
 8010732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010734:	4413      	add	r3, r2
 8010736:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801073a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801073c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801073e:	881b      	ldrh	r3, [r3, #0]
 8010740:	b29b      	uxth	r3, r3
 8010742:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010746:	b29a      	uxth	r2, r3
 8010748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074a:	801a      	strh	r2, [r3, #0]
 801074c:	683b      	ldr	r3, [r7, #0]
 801074e:	691b      	ldr	r3, [r3, #16]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d10a      	bne.n	801076a <USB_ActivateEndpoint+0x70a>
 8010754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010756:	881b      	ldrh	r3, [r3, #0]
 8010758:	b29b      	uxth	r3, r3
 801075a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801075e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010762:	b29a      	uxth	r2, r3
 8010764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010766:	801a      	strh	r2, [r3, #0]
 8010768:	e05b      	b.n	8010822 <USB_ActivateEndpoint+0x7c2>
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	691b      	ldr	r3, [r3, #16]
 801076e:	2b3e      	cmp	r3, #62	@ 0x3e
 8010770:	d81c      	bhi.n	80107ac <USB_ActivateEndpoint+0x74c>
 8010772:	683b      	ldr	r3, [r7, #0]
 8010774:	691b      	ldr	r3, [r3, #16]
 8010776:	085b      	lsrs	r3, r3, #1
 8010778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801077c:	683b      	ldr	r3, [r7, #0]
 801077e:	691b      	ldr	r3, [r3, #16]
 8010780:	f003 0301 	and.w	r3, r3, #1
 8010784:	2b00      	cmp	r3, #0
 8010786:	d004      	beq.n	8010792 <USB_ActivateEndpoint+0x732>
 8010788:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801078c:	3301      	adds	r3, #1
 801078e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010794:	881b      	ldrh	r3, [r3, #0]
 8010796:	b29a      	uxth	r2, r3
 8010798:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801079c:	b29b      	uxth	r3, r3
 801079e:	029b      	lsls	r3, r3, #10
 80107a0:	b29b      	uxth	r3, r3
 80107a2:	4313      	orrs	r3, r2
 80107a4:	b29a      	uxth	r2, r3
 80107a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107a8:	801a      	strh	r2, [r3, #0]
 80107aa:	e03a      	b.n	8010822 <USB_ActivateEndpoint+0x7c2>
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	691b      	ldr	r3, [r3, #16]
 80107b0:	095b      	lsrs	r3, r3, #5
 80107b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80107b6:	683b      	ldr	r3, [r7, #0]
 80107b8:	691b      	ldr	r3, [r3, #16]
 80107ba:	f003 031f 	and.w	r3, r3, #31
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d104      	bne.n	80107cc <USB_ActivateEndpoint+0x76c>
 80107c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80107c6:	3b01      	subs	r3, #1
 80107c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80107cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ce:	881b      	ldrh	r3, [r3, #0]
 80107d0:	b29a      	uxth	r2, r3
 80107d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80107d6:	b29b      	uxth	r3, r3
 80107d8:	029b      	lsls	r3, r3, #10
 80107da:	b29b      	uxth	r3, r3
 80107dc:	4313      	orrs	r3, r2
 80107de:	b29b      	uxth	r3, r3
 80107e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80107e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80107e8:	b29a      	uxth	r2, r3
 80107ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ec:	801a      	strh	r2, [r3, #0]
 80107ee:	e018      	b.n	8010822 <USB_ActivateEndpoint+0x7c2>
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	785b      	ldrb	r3, [r3, #1]
 80107f4:	2b01      	cmp	r3, #1
 80107f6:	d114      	bne.n	8010822 <USB_ActivateEndpoint+0x7c2>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80107fe:	b29b      	uxth	r3, r3
 8010800:	461a      	mov	r2, r3
 8010802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010804:	4413      	add	r3, r2
 8010806:	647b      	str	r3, [r7, #68]	@ 0x44
 8010808:	683b      	ldr	r3, [r7, #0]
 801080a:	781b      	ldrb	r3, [r3, #0]
 801080c:	00da      	lsls	r2, r3, #3
 801080e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010810:	4413      	add	r3, r2
 8010812:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010816:	643b      	str	r3, [r7, #64]	@ 0x40
 8010818:	683b      	ldr	r3, [r7, #0]
 801081a:	691b      	ldr	r3, [r3, #16]
 801081c:	b29a      	uxth	r2, r3
 801081e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010820:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010822:	687a      	ldr	r2, [r7, #4]
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	009b      	lsls	r3, r3, #2
 801082a:	4413      	add	r3, r2
 801082c:	881b      	ldrh	r3, [r3, #0]
 801082e:	b29b      	uxth	r3, r3
 8010830:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010834:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010838:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801083a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801083c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010840:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010842:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010844:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010848:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801084a:	687a      	ldr	r2, [r7, #4]
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	781b      	ldrb	r3, [r3, #0]
 8010850:	009b      	lsls	r3, r3, #2
 8010852:	441a      	add	r2, r3
 8010854:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010856:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801085a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801085e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010866:	b29b      	uxth	r3, r3
 8010868:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801086a:	687a      	ldr	r2, [r7, #4]
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	781b      	ldrb	r3, [r3, #0]
 8010870:	009b      	lsls	r3, r3, #2
 8010872:	4413      	add	r3, r2
 8010874:	881b      	ldrh	r3, [r3, #0]
 8010876:	b29b      	uxth	r3, r3
 8010878:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801087c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010880:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8010882:	687a      	ldr	r2, [r7, #4]
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	781b      	ldrb	r3, [r3, #0]
 8010888:	009b      	lsls	r3, r3, #2
 801088a:	441a      	add	r2, r3
 801088c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801088e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010892:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010896:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801089a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801089e:	b29b      	uxth	r3, r3
 80108a0:	8013      	strh	r3, [r2, #0]
 80108a2:	e0bc      	b.n	8010a1e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80108a4:	687a      	ldr	r2, [r7, #4]
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	781b      	ldrb	r3, [r3, #0]
 80108aa:	009b      	lsls	r3, r3, #2
 80108ac:	4413      	add	r3, r2
 80108ae:	881b      	ldrh	r3, [r3, #0]
 80108b0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80108b4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80108b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d01d      	beq.n	80108fc <USB_ActivateEndpoint+0x89c>
 80108c0:	687a      	ldr	r2, [r7, #4]
 80108c2:	683b      	ldr	r3, [r7, #0]
 80108c4:	781b      	ldrb	r3, [r3, #0]
 80108c6:	009b      	lsls	r3, r3, #2
 80108c8:	4413      	add	r3, r2
 80108ca:	881b      	ldrh	r3, [r3, #0]
 80108cc:	b29b      	uxth	r3, r3
 80108ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80108d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80108d6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80108da:	687a      	ldr	r2, [r7, #4]
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	781b      	ldrb	r3, [r3, #0]
 80108e0:	009b      	lsls	r3, r3, #2
 80108e2:	441a      	add	r2, r3
 80108e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80108e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80108ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80108f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80108f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80108f8:	b29b      	uxth	r3, r3
 80108fa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80108fc:	687a      	ldr	r2, [r7, #4]
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	009b      	lsls	r3, r3, #2
 8010904:	4413      	add	r3, r2
 8010906:	881b      	ldrh	r3, [r3, #0]
 8010908:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 801090c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8010910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010914:	2b00      	cmp	r3, #0
 8010916:	d01d      	beq.n	8010954 <USB_ActivateEndpoint+0x8f4>
 8010918:	687a      	ldr	r2, [r7, #4]
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	009b      	lsls	r3, r3, #2
 8010920:	4413      	add	r3, r2
 8010922:	881b      	ldrh	r3, [r3, #0]
 8010924:	b29b      	uxth	r3, r3
 8010926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801092a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801092e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8010932:	687a      	ldr	r2, [r7, #4]
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	781b      	ldrb	r3, [r3, #0]
 8010938:	009b      	lsls	r3, r3, #2
 801093a:	441a      	add	r2, r3
 801093c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8010940:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010944:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010948:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801094c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010950:	b29b      	uxth	r3, r3
 8010952:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	78db      	ldrb	r3, [r3, #3]
 8010958:	2b01      	cmp	r3, #1
 801095a:	d024      	beq.n	80109a6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801095c:	687a      	ldr	r2, [r7, #4]
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	781b      	ldrb	r3, [r3, #0]
 8010962:	009b      	lsls	r3, r3, #2
 8010964:	4413      	add	r3, r2
 8010966:	881b      	ldrh	r3, [r3, #0]
 8010968:	b29b      	uxth	r3, r3
 801096a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801096e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010972:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010976:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 801097a:	f083 0320 	eor.w	r3, r3, #32
 801097e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010982:	687a      	ldr	r2, [r7, #4]
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	009b      	lsls	r3, r3, #2
 801098a:	441a      	add	r2, r3
 801098c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010990:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010994:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010998:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801099c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109a0:	b29b      	uxth	r3, r3
 80109a2:	8013      	strh	r3, [r2, #0]
 80109a4:	e01d      	b.n	80109e2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80109a6:	687a      	ldr	r2, [r7, #4]
 80109a8:	683b      	ldr	r3, [r7, #0]
 80109aa:	781b      	ldrb	r3, [r3, #0]
 80109ac:	009b      	lsls	r3, r3, #2
 80109ae:	4413      	add	r3, r2
 80109b0:	881b      	ldrh	r3, [r3, #0]
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80109b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80109bc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80109c0:	687a      	ldr	r2, [r7, #4]
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	781b      	ldrb	r3, [r3, #0]
 80109c6:	009b      	lsls	r3, r3, #2
 80109c8:	441a      	add	r2, r3
 80109ca:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80109ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80109d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80109d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80109da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109de:	b29b      	uxth	r3, r3
 80109e0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80109e2:	687a      	ldr	r2, [r7, #4]
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	781b      	ldrb	r3, [r3, #0]
 80109e8:	009b      	lsls	r3, r3, #2
 80109ea:	4413      	add	r3, r2
 80109ec:	881b      	ldrh	r3, [r3, #0]
 80109ee:	b29b      	uxth	r3, r3
 80109f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80109f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80109f8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80109fc:	687a      	ldr	r2, [r7, #4]
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	781b      	ldrb	r3, [r3, #0]
 8010a02:	009b      	lsls	r3, r3, #2
 8010a04:	441a      	add	r2, r3
 8010a06:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010a0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a1a:	b29b      	uxth	r3, r3
 8010a1c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8010a1e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	379c      	adds	r7, #156	@ 0x9c
 8010a26:	46bd      	mov	sp, r7
 8010a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2c:	4770      	bx	lr
 8010a2e:	bf00      	nop

08010a30 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010a30:	b480      	push	{r7}
 8010a32:	b08d      	sub	sp, #52	@ 0x34
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
 8010a38:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	7b1b      	ldrb	r3, [r3, #12]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	f040 808e 	bne.w	8010b60 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	785b      	ldrb	r3, [r3, #1]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d044      	beq.n	8010ad6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010a4c:	687a      	ldr	r2, [r7, #4]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	781b      	ldrb	r3, [r3, #0]
 8010a52:	009b      	lsls	r3, r3, #2
 8010a54:	4413      	add	r3, r2
 8010a56:	881b      	ldrh	r3, [r3, #0]
 8010a58:	81bb      	strh	r3, [r7, #12]
 8010a5a:	89bb      	ldrh	r3, [r7, #12]
 8010a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d01b      	beq.n	8010a9c <USB_DeactivateEndpoint+0x6c>
 8010a64:	687a      	ldr	r2, [r7, #4]
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	781b      	ldrb	r3, [r3, #0]
 8010a6a:	009b      	lsls	r3, r3, #2
 8010a6c:	4413      	add	r3, r2
 8010a6e:	881b      	ldrh	r3, [r3, #0]
 8010a70:	b29b      	uxth	r3, r3
 8010a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a7a:	817b      	strh	r3, [r7, #10]
 8010a7c:	687a      	ldr	r2, [r7, #4]
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	781b      	ldrb	r3, [r3, #0]
 8010a82:	009b      	lsls	r3, r3, #2
 8010a84:	441a      	add	r2, r3
 8010a86:	897b      	ldrh	r3, [r7, #10]
 8010a88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a94:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010a98:	b29b      	uxth	r3, r3
 8010a9a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010a9c:	687a      	ldr	r2, [r7, #4]
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	781b      	ldrb	r3, [r3, #0]
 8010aa2:	009b      	lsls	r3, r3, #2
 8010aa4:	4413      	add	r3, r2
 8010aa6:	881b      	ldrh	r3, [r3, #0]
 8010aa8:	b29b      	uxth	r3, r3
 8010aaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010aae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ab2:	813b      	strh	r3, [r7, #8]
 8010ab4:	687a      	ldr	r2, [r7, #4]
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	781b      	ldrb	r3, [r3, #0]
 8010aba:	009b      	lsls	r3, r3, #2
 8010abc:	441a      	add	r2, r3
 8010abe:	893b      	ldrh	r3, [r7, #8]
 8010ac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ad0:	b29b      	uxth	r3, r3
 8010ad2:	8013      	strh	r3, [r2, #0]
 8010ad4:	e192      	b.n	8010dfc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010ad6:	687a      	ldr	r2, [r7, #4]
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	781b      	ldrb	r3, [r3, #0]
 8010adc:	009b      	lsls	r3, r3, #2
 8010ade:	4413      	add	r3, r2
 8010ae0:	881b      	ldrh	r3, [r3, #0]
 8010ae2:	827b      	strh	r3, [r7, #18]
 8010ae4:	8a7b      	ldrh	r3, [r7, #18]
 8010ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d01b      	beq.n	8010b26 <USB_DeactivateEndpoint+0xf6>
 8010aee:	687a      	ldr	r2, [r7, #4]
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	009b      	lsls	r3, r3, #2
 8010af6:	4413      	add	r3, r2
 8010af8:	881b      	ldrh	r3, [r3, #0]
 8010afa:	b29b      	uxth	r3, r3
 8010afc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b04:	823b      	strh	r3, [r7, #16]
 8010b06:	687a      	ldr	r2, [r7, #4]
 8010b08:	683b      	ldr	r3, [r7, #0]
 8010b0a:	781b      	ldrb	r3, [r3, #0]
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	441a      	add	r2, r3
 8010b10:	8a3b      	ldrh	r3, [r7, #16]
 8010b12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b22:	b29b      	uxth	r3, r3
 8010b24:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010b26:	687a      	ldr	r2, [r7, #4]
 8010b28:	683b      	ldr	r3, [r7, #0]
 8010b2a:	781b      	ldrb	r3, [r3, #0]
 8010b2c:	009b      	lsls	r3, r3, #2
 8010b2e:	4413      	add	r3, r2
 8010b30:	881b      	ldrh	r3, [r3, #0]
 8010b32:	b29b      	uxth	r3, r3
 8010b34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010b38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b3c:	81fb      	strh	r3, [r7, #14]
 8010b3e:	687a      	ldr	r2, [r7, #4]
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	781b      	ldrb	r3, [r3, #0]
 8010b44:	009b      	lsls	r3, r3, #2
 8010b46:	441a      	add	r2, r3
 8010b48:	89fb      	ldrh	r3, [r7, #14]
 8010b4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b5a:	b29b      	uxth	r3, r3
 8010b5c:	8013      	strh	r3, [r2, #0]
 8010b5e:	e14d      	b.n	8010dfc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8010b60:	683b      	ldr	r3, [r7, #0]
 8010b62:	785b      	ldrb	r3, [r3, #1]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	f040 80a5 	bne.w	8010cb4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010b6a:	687a      	ldr	r2, [r7, #4]
 8010b6c:	683b      	ldr	r3, [r7, #0]
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	009b      	lsls	r3, r3, #2
 8010b72:	4413      	add	r3, r2
 8010b74:	881b      	ldrh	r3, [r3, #0]
 8010b76:	843b      	strh	r3, [r7, #32]
 8010b78:	8c3b      	ldrh	r3, [r7, #32]
 8010b7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d01b      	beq.n	8010bba <USB_DeactivateEndpoint+0x18a>
 8010b82:	687a      	ldr	r2, [r7, #4]
 8010b84:	683b      	ldr	r3, [r7, #0]
 8010b86:	781b      	ldrb	r3, [r3, #0]
 8010b88:	009b      	lsls	r3, r3, #2
 8010b8a:	4413      	add	r3, r2
 8010b8c:	881b      	ldrh	r3, [r3, #0]
 8010b8e:	b29b      	uxth	r3, r3
 8010b90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b98:	83fb      	strh	r3, [r7, #30]
 8010b9a:	687a      	ldr	r2, [r7, #4]
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	781b      	ldrb	r3, [r3, #0]
 8010ba0:	009b      	lsls	r3, r3, #2
 8010ba2:	441a      	add	r2, r3
 8010ba4:	8bfb      	ldrh	r3, [r7, #30]
 8010ba6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010baa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010bb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bb6:	b29b      	uxth	r3, r3
 8010bb8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010bba:	687a      	ldr	r2, [r7, #4]
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	781b      	ldrb	r3, [r3, #0]
 8010bc0:	009b      	lsls	r3, r3, #2
 8010bc2:	4413      	add	r3, r2
 8010bc4:	881b      	ldrh	r3, [r3, #0]
 8010bc6:	83bb      	strh	r3, [r7, #28]
 8010bc8:	8bbb      	ldrh	r3, [r7, #28]
 8010bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d01b      	beq.n	8010c0a <USB_DeactivateEndpoint+0x1da>
 8010bd2:	687a      	ldr	r2, [r7, #4]
 8010bd4:	683b      	ldr	r3, [r7, #0]
 8010bd6:	781b      	ldrb	r3, [r3, #0]
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	4413      	add	r3, r2
 8010bdc:	881b      	ldrh	r3, [r3, #0]
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010be8:	837b      	strh	r3, [r7, #26]
 8010bea:	687a      	ldr	r2, [r7, #4]
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	781b      	ldrb	r3, [r3, #0]
 8010bf0:	009b      	lsls	r3, r3, #2
 8010bf2:	441a      	add	r2, r3
 8010bf4:	8b7b      	ldrh	r3, [r7, #26]
 8010bf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010bfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c02:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010c06:	b29b      	uxth	r3, r3
 8010c08:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8010c0a:	687a      	ldr	r2, [r7, #4]
 8010c0c:	683b      	ldr	r3, [r7, #0]
 8010c0e:	781b      	ldrb	r3, [r3, #0]
 8010c10:	009b      	lsls	r3, r3, #2
 8010c12:	4413      	add	r3, r2
 8010c14:	881b      	ldrh	r3, [r3, #0]
 8010c16:	b29b      	uxth	r3, r3
 8010c18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c20:	833b      	strh	r3, [r7, #24]
 8010c22:	687a      	ldr	r2, [r7, #4]
 8010c24:	683b      	ldr	r3, [r7, #0]
 8010c26:	781b      	ldrb	r3, [r3, #0]
 8010c28:	009b      	lsls	r3, r3, #2
 8010c2a:	441a      	add	r2, r3
 8010c2c:	8b3b      	ldrh	r3, [r7, #24]
 8010c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010c3e:	b29b      	uxth	r3, r3
 8010c40:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010c42:	687a      	ldr	r2, [r7, #4]
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	781b      	ldrb	r3, [r3, #0]
 8010c48:	009b      	lsls	r3, r3, #2
 8010c4a:	4413      	add	r3, r2
 8010c4c:	881b      	ldrh	r3, [r3, #0]
 8010c4e:	b29b      	uxth	r3, r3
 8010c50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c58:	82fb      	strh	r3, [r7, #22]
 8010c5a:	687a      	ldr	r2, [r7, #4]
 8010c5c:	683b      	ldr	r3, [r7, #0]
 8010c5e:	781b      	ldrb	r3, [r3, #0]
 8010c60:	009b      	lsls	r3, r3, #2
 8010c62:	441a      	add	r2, r3
 8010c64:	8afb      	ldrh	r3, [r7, #22]
 8010c66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c76:	b29b      	uxth	r3, r3
 8010c78:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010c7a:	687a      	ldr	r2, [r7, #4]
 8010c7c:	683b      	ldr	r3, [r7, #0]
 8010c7e:	781b      	ldrb	r3, [r3, #0]
 8010c80:	009b      	lsls	r3, r3, #2
 8010c82:	4413      	add	r3, r2
 8010c84:	881b      	ldrh	r3, [r3, #0]
 8010c86:	b29b      	uxth	r3, r3
 8010c88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c90:	82bb      	strh	r3, [r7, #20]
 8010c92:	687a      	ldr	r2, [r7, #4]
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	009b      	lsls	r3, r3, #2
 8010c9a:	441a      	add	r2, r3
 8010c9c:	8abb      	ldrh	r3, [r7, #20]
 8010c9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cae:	b29b      	uxth	r3, r3
 8010cb0:	8013      	strh	r3, [r2, #0]
 8010cb2:	e0a3      	b.n	8010dfc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010cb4:	687a      	ldr	r2, [r7, #4]
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	781b      	ldrb	r3, [r3, #0]
 8010cba:	009b      	lsls	r3, r3, #2
 8010cbc:	4413      	add	r3, r2
 8010cbe:	881b      	ldrh	r3, [r3, #0]
 8010cc0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010cc2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d01b      	beq.n	8010d04 <USB_DeactivateEndpoint+0x2d4>
 8010ccc:	687a      	ldr	r2, [r7, #4]
 8010cce:	683b      	ldr	r3, [r7, #0]
 8010cd0:	781b      	ldrb	r3, [r3, #0]
 8010cd2:	009b      	lsls	r3, r3, #2
 8010cd4:	4413      	add	r3, r2
 8010cd6:	881b      	ldrh	r3, [r3, #0]
 8010cd8:	b29b      	uxth	r3, r3
 8010cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ce2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010ce4:	687a      	ldr	r2, [r7, #4]
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	781b      	ldrb	r3, [r3, #0]
 8010cea:	009b      	lsls	r3, r3, #2
 8010cec:	441a      	add	r2, r3
 8010cee:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010cf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cf8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d00:	b29b      	uxth	r3, r3
 8010d02:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010d04:	687a      	ldr	r2, [r7, #4]
 8010d06:	683b      	ldr	r3, [r7, #0]
 8010d08:	781b      	ldrb	r3, [r3, #0]
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	4413      	add	r3, r2
 8010d0e:	881b      	ldrh	r3, [r3, #0]
 8010d10:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8010d12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d01b      	beq.n	8010d54 <USB_DeactivateEndpoint+0x324>
 8010d1c:	687a      	ldr	r2, [r7, #4]
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	781b      	ldrb	r3, [r3, #0]
 8010d22:	009b      	lsls	r3, r3, #2
 8010d24:	4413      	add	r3, r2
 8010d26:	881b      	ldrh	r3, [r3, #0]
 8010d28:	b29b      	uxth	r3, r3
 8010d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d32:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010d34:	687a      	ldr	r2, [r7, #4]
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	009b      	lsls	r3, r3, #2
 8010d3c:	441a      	add	r2, r3
 8010d3e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010d40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8010d54:	687a      	ldr	r2, [r7, #4]
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	009b      	lsls	r3, r3, #2
 8010d5c:	4413      	add	r3, r2
 8010d5e:	881b      	ldrh	r3, [r3, #0]
 8010d60:	b29b      	uxth	r3, r3
 8010d62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d6a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010d6c:	687a      	ldr	r2, [r7, #4]
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	441a      	add	r2, r3
 8010d76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d88:	b29b      	uxth	r3, r3
 8010d8a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010d8c:	687a      	ldr	r2, [r7, #4]
 8010d8e:	683b      	ldr	r3, [r7, #0]
 8010d90:	781b      	ldrb	r3, [r3, #0]
 8010d92:	009b      	lsls	r3, r3, #2
 8010d94:	4413      	add	r3, r2
 8010d96:	881b      	ldrh	r3, [r3, #0]
 8010d98:	b29b      	uxth	r3, r3
 8010d9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010da2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8010da4:	687a      	ldr	r2, [r7, #4]
 8010da6:	683b      	ldr	r3, [r7, #0]
 8010da8:	781b      	ldrb	r3, [r3, #0]
 8010daa:	009b      	lsls	r3, r3, #2
 8010dac:	441a      	add	r2, r3
 8010dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010db0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010db4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010db8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010dbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dc0:	b29b      	uxth	r3, r3
 8010dc2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010dc4:	687a      	ldr	r2, [r7, #4]
 8010dc6:	683b      	ldr	r3, [r7, #0]
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	4413      	add	r3, r2
 8010dce:	881b      	ldrh	r3, [r3, #0]
 8010dd0:	b29b      	uxth	r3, r3
 8010dd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010dda:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010ddc:	687a      	ldr	r2, [r7, #4]
 8010dde:	683b      	ldr	r3, [r7, #0]
 8010de0:	781b      	ldrb	r3, [r3, #0]
 8010de2:	009b      	lsls	r3, r3, #2
 8010de4:	441a      	add	r2, r3
 8010de6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010de8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010dec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010df0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010df8:	b29b      	uxth	r3, r3
 8010dfa:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8010dfc:	2300      	movs	r3, #0
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3734      	adds	r7, #52	@ 0x34
 8010e02:	46bd      	mov	sp, r7
 8010e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e08:	4770      	bx	lr

08010e0a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010e0a:	b580      	push	{r7, lr}
 8010e0c:	b0ac      	sub	sp, #176	@ 0xb0
 8010e0e:	af00      	add	r7, sp, #0
 8010e10:	6078      	str	r0, [r7, #4]
 8010e12:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	785b      	ldrb	r3, [r3, #1]
 8010e18:	2b01      	cmp	r3, #1
 8010e1a:	f040 84ca 	bne.w	80117b2 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8010e1e:	683b      	ldr	r3, [r7, #0]
 8010e20:	699a      	ldr	r2, [r3, #24]
 8010e22:	683b      	ldr	r3, [r7, #0]
 8010e24:	691b      	ldr	r3, [r3, #16]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	d904      	bls.n	8010e34 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	691b      	ldr	r3, [r3, #16]
 8010e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010e32:	e003      	b.n	8010e3c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8010e34:	683b      	ldr	r3, [r7, #0]
 8010e36:	699b      	ldr	r3, [r3, #24]
 8010e38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	7b1b      	ldrb	r3, [r3, #12]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d122      	bne.n	8010e8a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8010e44:	683b      	ldr	r3, [r7, #0]
 8010e46:	6959      	ldr	r1, [r3, #20]
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	88da      	ldrh	r2, [r3, #6]
 8010e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e50:	b29b      	uxth	r3, r3
 8010e52:	6878      	ldr	r0, [r7, #4]
 8010e54:	f000 febd 	bl	8011bd2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	613b      	str	r3, [r7, #16]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e62:	b29b      	uxth	r3, r3
 8010e64:	461a      	mov	r2, r3
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	4413      	add	r3, r2
 8010e6a:	613b      	str	r3, [r7, #16]
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	781b      	ldrb	r3, [r3, #0]
 8010e70:	00da      	lsls	r2, r3, #3
 8010e72:	693b      	ldr	r3, [r7, #16]
 8010e74:	4413      	add	r3, r2
 8010e76:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010e7a:	60fb      	str	r3, [r7, #12]
 8010e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e80:	b29a      	uxth	r2, r3
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	801a      	strh	r2, [r3, #0]
 8010e86:	f000 bc6f 	b.w	8011768 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8010e8a:	683b      	ldr	r3, [r7, #0]
 8010e8c:	78db      	ldrb	r3, [r3, #3]
 8010e8e:	2b02      	cmp	r3, #2
 8010e90:	f040 831e 	bne.w	80114d0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8010e94:	683b      	ldr	r3, [r7, #0]
 8010e96:	6a1a      	ldr	r2, [r3, #32]
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	691b      	ldr	r3, [r3, #16]
 8010e9c:	429a      	cmp	r2, r3
 8010e9e:	f240 82cf 	bls.w	8011440 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010ea2:	687a      	ldr	r2, [r7, #4]
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	781b      	ldrb	r3, [r3, #0]
 8010ea8:	009b      	lsls	r3, r3, #2
 8010eaa:	4413      	add	r3, r2
 8010eac:	881b      	ldrh	r3, [r3, #0]
 8010eae:	b29b      	uxth	r3, r3
 8010eb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010eb8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8010ebc:	687a      	ldr	r2, [r7, #4]
 8010ebe:	683b      	ldr	r3, [r7, #0]
 8010ec0:	781b      	ldrb	r3, [r3, #0]
 8010ec2:	009b      	lsls	r3, r3, #2
 8010ec4:	441a      	add	r2, r3
 8010ec6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8010eca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ed2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010eda:	b29b      	uxth	r3, r3
 8010edc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	6a1a      	ldr	r2, [r3, #32]
 8010ee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ee6:	1ad2      	subs	r2, r2, r3
 8010ee8:	683b      	ldr	r3, [r7, #0]
 8010eea:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010eec:	687a      	ldr	r2, [r7, #4]
 8010eee:	683b      	ldr	r3, [r7, #0]
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	009b      	lsls	r3, r3, #2
 8010ef4:	4413      	add	r3, r2
 8010ef6:	881b      	ldrh	r3, [r3, #0]
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	f000 814f 	beq.w	80111a2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	633b      	str	r3, [r7, #48]	@ 0x30
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	785b      	ldrb	r3, [r3, #1]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d16b      	bne.n	8010fe8 <USB_EPStartXfer+0x1de>
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f1a:	b29b      	uxth	r3, r3
 8010f1c:	461a      	mov	r2, r3
 8010f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f20:	4413      	add	r3, r2
 8010f22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	781b      	ldrb	r3, [r3, #0]
 8010f28:	00da      	lsls	r2, r3, #3
 8010f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f2c:	4413      	add	r3, r2
 8010f2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f36:	881b      	ldrh	r3, [r3, #0]
 8010f38:	b29b      	uxth	r3, r3
 8010f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f3e:	b29a      	uxth	r2, r3
 8010f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f42:	801a      	strh	r2, [r3, #0]
 8010f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d10a      	bne.n	8010f62 <USB_EPStartXfer+0x158>
 8010f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f4e:	881b      	ldrh	r3, [r3, #0]
 8010f50:	b29b      	uxth	r3, r3
 8010f52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f5a:	b29a      	uxth	r2, r3
 8010f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f5e:	801a      	strh	r2, [r3, #0]
 8010f60:	e05b      	b.n	801101a <USB_EPStartXfer+0x210>
 8010f62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f66:	2b3e      	cmp	r3, #62	@ 0x3e
 8010f68:	d81c      	bhi.n	8010fa4 <USB_EPStartXfer+0x19a>
 8010f6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f6e:	085b      	lsrs	r3, r3, #1
 8010f70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010f74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f78:	f003 0301 	and.w	r3, r3, #1
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d004      	beq.n	8010f8a <USB_EPStartXfer+0x180>
 8010f80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010f84:	3301      	adds	r3, #1
 8010f86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f8c:	881b      	ldrh	r3, [r3, #0]
 8010f8e:	b29a      	uxth	r2, r3
 8010f90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010f94:	b29b      	uxth	r3, r3
 8010f96:	029b      	lsls	r3, r3, #10
 8010f98:	b29b      	uxth	r3, r3
 8010f9a:	4313      	orrs	r3, r2
 8010f9c:	b29a      	uxth	r2, r3
 8010f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fa0:	801a      	strh	r2, [r3, #0]
 8010fa2:	e03a      	b.n	801101a <USB_EPStartXfer+0x210>
 8010fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010fa8:	095b      	lsrs	r3, r3, #5
 8010faa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010fb2:	f003 031f 	and.w	r3, r3, #31
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d104      	bne.n	8010fc4 <USB_EPStartXfer+0x1ba>
 8010fba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010fbe:	3b01      	subs	r3, #1
 8010fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fc6:	881b      	ldrh	r3, [r3, #0]
 8010fc8:	b29a      	uxth	r2, r3
 8010fca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	029b      	lsls	r3, r3, #10
 8010fd2:	b29b      	uxth	r3, r3
 8010fd4:	4313      	orrs	r3, r2
 8010fd6:	b29b      	uxth	r3, r3
 8010fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fe0:	b29a      	uxth	r2, r3
 8010fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fe4:	801a      	strh	r2, [r3, #0]
 8010fe6:	e018      	b.n	801101a <USB_EPStartXfer+0x210>
 8010fe8:	683b      	ldr	r3, [r7, #0]
 8010fea:	785b      	ldrb	r3, [r3, #1]
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d114      	bne.n	801101a <USB_EPStartXfer+0x210>
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010ff6:	b29b      	uxth	r3, r3
 8010ff8:	461a      	mov	r2, r3
 8010ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ffc:	4413      	add	r3, r2
 8010ffe:	633b      	str	r3, [r7, #48]	@ 0x30
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	781b      	ldrb	r3, [r3, #0]
 8011004:	00da      	lsls	r2, r3, #3
 8011006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011008:	4413      	add	r3, r2
 801100a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801100e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011010:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011014:	b29a      	uxth	r2, r3
 8011016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011018:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801101a:	683b      	ldr	r3, [r7, #0]
 801101c:	895b      	ldrh	r3, [r3, #10]
 801101e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	6959      	ldr	r1, [r3, #20]
 8011026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801102a:	b29b      	uxth	r3, r3
 801102c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	f000 fdce 	bl	8011bd2 <USB_WritePMA>
            ep->xfer_buff += len;
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	695a      	ldr	r2, [r3, #20]
 801103a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801103e:	441a      	add	r2, r3
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	6a1a      	ldr	r2, [r3, #32]
 8011048:	683b      	ldr	r3, [r7, #0]
 801104a:	691b      	ldr	r3, [r3, #16]
 801104c:	429a      	cmp	r2, r3
 801104e:	d907      	bls.n	8011060 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	6a1a      	ldr	r2, [r3, #32]
 8011054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011058:	1ad2      	subs	r2, r2, r3
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	621a      	str	r2, [r3, #32]
 801105e:	e006      	b.n	801106e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	6a1b      	ldr	r3, [r3, #32]
 8011064:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	2200      	movs	r2, #0
 801106c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801106e:	683b      	ldr	r3, [r7, #0]
 8011070:	785b      	ldrb	r3, [r3, #1]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d16b      	bne.n	801114e <USB_EPStartXfer+0x344>
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	61bb      	str	r3, [r7, #24]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011080:	b29b      	uxth	r3, r3
 8011082:	461a      	mov	r2, r3
 8011084:	69bb      	ldr	r3, [r7, #24]
 8011086:	4413      	add	r3, r2
 8011088:	61bb      	str	r3, [r7, #24]
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	781b      	ldrb	r3, [r3, #0]
 801108e:	00da      	lsls	r2, r3, #3
 8011090:	69bb      	ldr	r3, [r7, #24]
 8011092:	4413      	add	r3, r2
 8011094:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011098:	617b      	str	r3, [r7, #20]
 801109a:	697b      	ldr	r3, [r7, #20]
 801109c:	881b      	ldrh	r3, [r3, #0]
 801109e:	b29b      	uxth	r3, r3
 80110a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80110a4:	b29a      	uxth	r2, r3
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	801a      	strh	r2, [r3, #0]
 80110aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d10a      	bne.n	80110c8 <USB_EPStartXfer+0x2be>
 80110b2:	697b      	ldr	r3, [r7, #20]
 80110b4:	881b      	ldrh	r3, [r3, #0]
 80110b6:	b29b      	uxth	r3, r3
 80110b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80110bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80110c0:	b29a      	uxth	r2, r3
 80110c2:	697b      	ldr	r3, [r7, #20]
 80110c4:	801a      	strh	r2, [r3, #0]
 80110c6:	e05d      	b.n	8011184 <USB_EPStartXfer+0x37a>
 80110c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80110ce:	d81c      	bhi.n	801110a <USB_EPStartXfer+0x300>
 80110d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110d4:	085b      	lsrs	r3, r3, #1
 80110d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80110da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110de:	f003 0301 	and.w	r3, r3, #1
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d004      	beq.n	80110f0 <USB_EPStartXfer+0x2e6>
 80110e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80110ea:	3301      	adds	r3, #1
 80110ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	881b      	ldrh	r3, [r3, #0]
 80110f4:	b29a      	uxth	r2, r3
 80110f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80110fa:	b29b      	uxth	r3, r3
 80110fc:	029b      	lsls	r3, r3, #10
 80110fe:	b29b      	uxth	r3, r3
 8011100:	4313      	orrs	r3, r2
 8011102:	b29a      	uxth	r2, r3
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	801a      	strh	r2, [r3, #0]
 8011108:	e03c      	b.n	8011184 <USB_EPStartXfer+0x37a>
 801110a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801110e:	095b      	lsrs	r3, r3, #5
 8011110:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011114:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011118:	f003 031f 	and.w	r3, r3, #31
 801111c:	2b00      	cmp	r3, #0
 801111e:	d104      	bne.n	801112a <USB_EPStartXfer+0x320>
 8011120:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011124:	3b01      	subs	r3, #1
 8011126:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801112a:	697b      	ldr	r3, [r7, #20]
 801112c:	881b      	ldrh	r3, [r3, #0]
 801112e:	b29a      	uxth	r2, r3
 8011130:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011134:	b29b      	uxth	r3, r3
 8011136:	029b      	lsls	r3, r3, #10
 8011138:	b29b      	uxth	r3, r3
 801113a:	4313      	orrs	r3, r2
 801113c:	b29b      	uxth	r3, r3
 801113e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011146:	b29a      	uxth	r2, r3
 8011148:	697b      	ldr	r3, [r7, #20]
 801114a:	801a      	strh	r2, [r3, #0]
 801114c:	e01a      	b.n	8011184 <USB_EPStartXfer+0x37a>
 801114e:	683b      	ldr	r3, [r7, #0]
 8011150:	785b      	ldrb	r3, [r3, #1]
 8011152:	2b01      	cmp	r3, #1
 8011154:	d116      	bne.n	8011184 <USB_EPStartXfer+0x37a>
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	623b      	str	r3, [r7, #32]
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011160:	b29b      	uxth	r3, r3
 8011162:	461a      	mov	r2, r3
 8011164:	6a3b      	ldr	r3, [r7, #32]
 8011166:	4413      	add	r3, r2
 8011168:	623b      	str	r3, [r7, #32]
 801116a:	683b      	ldr	r3, [r7, #0]
 801116c:	781b      	ldrb	r3, [r3, #0]
 801116e:	00da      	lsls	r2, r3, #3
 8011170:	6a3b      	ldr	r3, [r7, #32]
 8011172:	4413      	add	r3, r2
 8011174:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011178:	61fb      	str	r3, [r7, #28]
 801117a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801117e:	b29a      	uxth	r2, r3
 8011180:	69fb      	ldr	r3, [r7, #28]
 8011182:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011184:	683b      	ldr	r3, [r7, #0]
 8011186:	891b      	ldrh	r3, [r3, #8]
 8011188:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	6959      	ldr	r1, [r3, #20]
 8011190:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011194:	b29b      	uxth	r3, r3
 8011196:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	f000 fd19 	bl	8011bd2 <USB_WritePMA>
 80111a0:	e2e2      	b.n	8011768 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	785b      	ldrb	r3, [r3, #1]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d16b      	bne.n	8011282 <USB_EPStartXfer+0x478>
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80111b4:	b29b      	uxth	r3, r3
 80111b6:	461a      	mov	r2, r3
 80111b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111ba:	4413      	add	r3, r2
 80111bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	781b      	ldrb	r3, [r3, #0]
 80111c2:	00da      	lsls	r2, r3, #3
 80111c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111c6:	4413      	add	r3, r2
 80111c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80111cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80111ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111d0:	881b      	ldrh	r3, [r3, #0]
 80111d2:	b29b      	uxth	r3, r3
 80111d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80111d8:	b29a      	uxth	r2, r3
 80111da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111dc:	801a      	strh	r2, [r3, #0]
 80111de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d10a      	bne.n	80111fc <USB_EPStartXfer+0x3f2>
 80111e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111e8:	881b      	ldrh	r3, [r3, #0]
 80111ea:	b29b      	uxth	r3, r3
 80111ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80111f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80111f4:	b29a      	uxth	r2, r3
 80111f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111f8:	801a      	strh	r2, [r3, #0]
 80111fa:	e05d      	b.n	80112b8 <USB_EPStartXfer+0x4ae>
 80111fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011200:	2b3e      	cmp	r3, #62	@ 0x3e
 8011202:	d81c      	bhi.n	801123e <USB_EPStartXfer+0x434>
 8011204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011208:	085b      	lsrs	r3, r3, #1
 801120a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801120e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011212:	f003 0301 	and.w	r3, r3, #1
 8011216:	2b00      	cmp	r3, #0
 8011218:	d004      	beq.n	8011224 <USB_EPStartXfer+0x41a>
 801121a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801121e:	3301      	adds	r3, #1
 8011220:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011226:	881b      	ldrh	r3, [r3, #0]
 8011228:	b29a      	uxth	r2, r3
 801122a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801122e:	b29b      	uxth	r3, r3
 8011230:	029b      	lsls	r3, r3, #10
 8011232:	b29b      	uxth	r3, r3
 8011234:	4313      	orrs	r3, r2
 8011236:	b29a      	uxth	r2, r3
 8011238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801123a:	801a      	strh	r2, [r3, #0]
 801123c:	e03c      	b.n	80112b8 <USB_EPStartXfer+0x4ae>
 801123e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011242:	095b      	lsrs	r3, r3, #5
 8011244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011248:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801124c:	f003 031f 	and.w	r3, r3, #31
 8011250:	2b00      	cmp	r3, #0
 8011252:	d104      	bne.n	801125e <USB_EPStartXfer+0x454>
 8011254:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011258:	3b01      	subs	r3, #1
 801125a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801125e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011260:	881b      	ldrh	r3, [r3, #0]
 8011262:	b29a      	uxth	r2, r3
 8011264:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011268:	b29b      	uxth	r3, r3
 801126a:	029b      	lsls	r3, r3, #10
 801126c:	b29b      	uxth	r3, r3
 801126e:	4313      	orrs	r3, r2
 8011270:	b29b      	uxth	r3, r3
 8011272:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011276:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801127a:	b29a      	uxth	r2, r3
 801127c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801127e:	801a      	strh	r2, [r3, #0]
 8011280:	e01a      	b.n	80112b8 <USB_EPStartXfer+0x4ae>
 8011282:	683b      	ldr	r3, [r7, #0]
 8011284:	785b      	ldrb	r3, [r3, #1]
 8011286:	2b01      	cmp	r3, #1
 8011288:	d116      	bne.n	80112b8 <USB_EPStartXfer+0x4ae>
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	653b      	str	r3, [r7, #80]	@ 0x50
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011294:	b29b      	uxth	r3, r3
 8011296:	461a      	mov	r2, r3
 8011298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801129a:	4413      	add	r3, r2
 801129c:	653b      	str	r3, [r7, #80]	@ 0x50
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	00da      	lsls	r2, r3, #3
 80112a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112a6:	4413      	add	r3, r2
 80112a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80112ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80112ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112b2:	b29a      	uxth	r2, r3
 80112b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112b6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	891b      	ldrh	r3, [r3, #8]
 80112bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	6959      	ldr	r1, [r3, #20]
 80112c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112c8:	b29b      	uxth	r3, r3
 80112ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f000 fc7f 	bl	8011bd2 <USB_WritePMA>
            ep->xfer_buff += len;
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	695a      	ldr	r2, [r3, #20]
 80112d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112dc:	441a      	add	r2, r3
 80112de:	683b      	ldr	r3, [r7, #0]
 80112e0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80112e2:	683b      	ldr	r3, [r7, #0]
 80112e4:	6a1a      	ldr	r2, [r3, #32]
 80112e6:	683b      	ldr	r3, [r7, #0]
 80112e8:	691b      	ldr	r3, [r3, #16]
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d907      	bls.n	80112fe <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	6a1a      	ldr	r2, [r3, #32]
 80112f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112f6:	1ad2      	subs	r2, r2, r3
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	621a      	str	r2, [r3, #32]
 80112fc:	e006      	b.n	801130c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80112fe:	683b      	ldr	r3, [r7, #0]
 8011300:	6a1b      	ldr	r3, [r3, #32]
 8011302:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	2200      	movs	r2, #0
 801130a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011310:	683b      	ldr	r3, [r7, #0]
 8011312:	785b      	ldrb	r3, [r3, #1]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d16b      	bne.n	80113f0 <USB_EPStartXfer+0x5e6>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011322:	b29b      	uxth	r3, r3
 8011324:	461a      	mov	r2, r3
 8011326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011328:	4413      	add	r3, r2
 801132a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	781b      	ldrb	r3, [r3, #0]
 8011330:	00da      	lsls	r2, r3, #3
 8011332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011334:	4413      	add	r3, r2
 8011336:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801133a:	637b      	str	r3, [r7, #52]	@ 0x34
 801133c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801133e:	881b      	ldrh	r3, [r3, #0]
 8011340:	b29b      	uxth	r3, r3
 8011342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011346:	b29a      	uxth	r2, r3
 8011348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801134a:	801a      	strh	r2, [r3, #0]
 801134c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011350:	2b00      	cmp	r3, #0
 8011352:	d10a      	bne.n	801136a <USB_EPStartXfer+0x560>
 8011354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011356:	881b      	ldrh	r3, [r3, #0]
 8011358:	b29b      	uxth	r3, r3
 801135a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801135e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011362:	b29a      	uxth	r2, r3
 8011364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011366:	801a      	strh	r2, [r3, #0]
 8011368:	e05b      	b.n	8011422 <USB_EPStartXfer+0x618>
 801136a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801136e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011370:	d81c      	bhi.n	80113ac <USB_EPStartXfer+0x5a2>
 8011372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011376:	085b      	lsrs	r3, r3, #1
 8011378:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801137c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011380:	f003 0301 	and.w	r3, r3, #1
 8011384:	2b00      	cmp	r3, #0
 8011386:	d004      	beq.n	8011392 <USB_EPStartXfer+0x588>
 8011388:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801138c:	3301      	adds	r3, #1
 801138e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011394:	881b      	ldrh	r3, [r3, #0]
 8011396:	b29a      	uxth	r2, r3
 8011398:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801139c:	b29b      	uxth	r3, r3
 801139e:	029b      	lsls	r3, r3, #10
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	4313      	orrs	r3, r2
 80113a4:	b29a      	uxth	r2, r3
 80113a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113a8:	801a      	strh	r2, [r3, #0]
 80113aa:	e03a      	b.n	8011422 <USB_EPStartXfer+0x618>
 80113ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113b0:	095b      	lsrs	r3, r3, #5
 80113b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80113b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113ba:	f003 031f 	and.w	r3, r3, #31
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d104      	bne.n	80113cc <USB_EPStartXfer+0x5c2>
 80113c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80113c6:	3b01      	subs	r3, #1
 80113c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80113cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113ce:	881b      	ldrh	r3, [r3, #0]
 80113d0:	b29a      	uxth	r2, r3
 80113d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80113d6:	b29b      	uxth	r3, r3
 80113d8:	029b      	lsls	r3, r3, #10
 80113da:	b29b      	uxth	r3, r3
 80113dc:	4313      	orrs	r3, r2
 80113de:	b29b      	uxth	r3, r3
 80113e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113e8:	b29a      	uxth	r2, r3
 80113ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113ec:	801a      	strh	r2, [r3, #0]
 80113ee:	e018      	b.n	8011422 <USB_EPStartXfer+0x618>
 80113f0:	683b      	ldr	r3, [r7, #0]
 80113f2:	785b      	ldrb	r3, [r3, #1]
 80113f4:	2b01      	cmp	r3, #1
 80113f6:	d114      	bne.n	8011422 <USB_EPStartXfer+0x618>
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113fe:	b29b      	uxth	r3, r3
 8011400:	461a      	mov	r2, r3
 8011402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011404:	4413      	add	r3, r2
 8011406:	643b      	str	r3, [r7, #64]	@ 0x40
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	00da      	lsls	r2, r3, #3
 801140e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011410:	4413      	add	r3, r2
 8011412:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801141c:	b29a      	uxth	r2, r3
 801141e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011420:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011422:	683b      	ldr	r3, [r7, #0]
 8011424:	895b      	ldrh	r3, [r3, #10]
 8011426:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801142a:	683b      	ldr	r3, [r7, #0]
 801142c:	6959      	ldr	r1, [r3, #20]
 801142e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011432:	b29b      	uxth	r3, r3
 8011434:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011438:	6878      	ldr	r0, [r7, #4]
 801143a:	f000 fbca 	bl	8011bd2 <USB_WritePMA>
 801143e:	e193      	b.n	8011768 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	6a1b      	ldr	r3, [r3, #32]
 8011444:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011448:	687a      	ldr	r2, [r7, #4]
 801144a:	683b      	ldr	r3, [r7, #0]
 801144c:	781b      	ldrb	r3, [r3, #0]
 801144e:	009b      	lsls	r3, r3, #2
 8011450:	4413      	add	r3, r2
 8011452:	881b      	ldrh	r3, [r3, #0]
 8011454:	b29b      	uxth	r3, r3
 8011456:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801145a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801145e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011462:	687a      	ldr	r2, [r7, #4]
 8011464:	683b      	ldr	r3, [r7, #0]
 8011466:	781b      	ldrb	r3, [r3, #0]
 8011468:	009b      	lsls	r3, r3, #2
 801146a:	441a      	add	r2, r3
 801146c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011470:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011474:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801147c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011480:	b29b      	uxth	r3, r3
 8011482:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801148e:	b29b      	uxth	r3, r3
 8011490:	461a      	mov	r2, r3
 8011492:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011494:	4413      	add	r3, r2
 8011496:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011498:	683b      	ldr	r3, [r7, #0]
 801149a:	781b      	ldrb	r3, [r3, #0]
 801149c:	00da      	lsls	r2, r3, #3
 801149e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80114a0:	4413      	add	r3, r2
 80114a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80114a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80114a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114ac:	b29a      	uxth	r2, r3
 80114ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80114b0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	891b      	ldrh	r3, [r3, #8]
 80114b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80114ba:	683b      	ldr	r3, [r7, #0]
 80114bc:	6959      	ldr	r1, [r3, #20]
 80114be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114c2:	b29b      	uxth	r3, r3
 80114c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80114c8:	6878      	ldr	r0, [r7, #4]
 80114ca:	f000 fb82 	bl	8011bd2 <USB_WritePMA>
 80114ce:	e14b      	b.n	8011768 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	6a1a      	ldr	r2, [r3, #32]
 80114d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114d8:	1ad2      	subs	r2, r2, r3
 80114da:	683b      	ldr	r3, [r7, #0]
 80114dc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	683b      	ldr	r3, [r7, #0]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	009b      	lsls	r3, r3, #2
 80114e6:	4413      	add	r3, r2
 80114e8:	881b      	ldrh	r3, [r3, #0]
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	f000 809a 	beq.w	801162a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	785b      	ldrb	r3, [r3, #1]
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d16b      	bne.n	80115da <USB_EPStartXfer+0x7d0>
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801150c:	b29b      	uxth	r3, r3
 801150e:	461a      	mov	r2, r3
 8011510:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011512:	4413      	add	r3, r2
 8011514:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011516:	683b      	ldr	r3, [r7, #0]
 8011518:	781b      	ldrb	r3, [r3, #0]
 801151a:	00da      	lsls	r2, r3, #3
 801151c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801151e:	4413      	add	r3, r2
 8011520:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011524:	667b      	str	r3, [r7, #100]	@ 0x64
 8011526:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011528:	881b      	ldrh	r3, [r3, #0]
 801152a:	b29b      	uxth	r3, r3
 801152c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011530:	b29a      	uxth	r2, r3
 8011532:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011534:	801a      	strh	r2, [r3, #0]
 8011536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801153a:	2b00      	cmp	r3, #0
 801153c:	d10a      	bne.n	8011554 <USB_EPStartXfer+0x74a>
 801153e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011540:	881b      	ldrh	r3, [r3, #0]
 8011542:	b29b      	uxth	r3, r3
 8011544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801154c:	b29a      	uxth	r2, r3
 801154e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011550:	801a      	strh	r2, [r3, #0]
 8011552:	e05b      	b.n	801160c <USB_EPStartXfer+0x802>
 8011554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011558:	2b3e      	cmp	r3, #62	@ 0x3e
 801155a:	d81c      	bhi.n	8011596 <USB_EPStartXfer+0x78c>
 801155c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011560:	085b      	lsrs	r3, r3, #1
 8011562:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801156a:	f003 0301 	and.w	r3, r3, #1
 801156e:	2b00      	cmp	r3, #0
 8011570:	d004      	beq.n	801157c <USB_EPStartXfer+0x772>
 8011572:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011576:	3301      	adds	r3, #1
 8011578:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801157c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801157e:	881b      	ldrh	r3, [r3, #0]
 8011580:	b29a      	uxth	r2, r3
 8011582:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011586:	b29b      	uxth	r3, r3
 8011588:	029b      	lsls	r3, r3, #10
 801158a:	b29b      	uxth	r3, r3
 801158c:	4313      	orrs	r3, r2
 801158e:	b29a      	uxth	r2, r3
 8011590:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011592:	801a      	strh	r2, [r3, #0]
 8011594:	e03a      	b.n	801160c <USB_EPStartXfer+0x802>
 8011596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801159a:	095b      	lsrs	r3, r3, #5
 801159c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80115a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115a4:	f003 031f 	and.w	r3, r3, #31
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d104      	bne.n	80115b6 <USB_EPStartXfer+0x7ac>
 80115ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80115b0:	3b01      	subs	r3, #1
 80115b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80115b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115b8:	881b      	ldrh	r3, [r3, #0]
 80115ba:	b29a      	uxth	r2, r3
 80115bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	029b      	lsls	r3, r3, #10
 80115c4:	b29b      	uxth	r3, r3
 80115c6:	4313      	orrs	r3, r2
 80115c8:	b29b      	uxth	r3, r3
 80115ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80115ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80115d2:	b29a      	uxth	r2, r3
 80115d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115d6:	801a      	strh	r2, [r3, #0]
 80115d8:	e018      	b.n	801160c <USB_EPStartXfer+0x802>
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	785b      	ldrb	r3, [r3, #1]
 80115de:	2b01      	cmp	r3, #1
 80115e0:	d114      	bne.n	801160c <USB_EPStartXfer+0x802>
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115e8:	b29b      	uxth	r3, r3
 80115ea:	461a      	mov	r2, r3
 80115ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115ee:	4413      	add	r3, r2
 80115f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80115f2:	683b      	ldr	r3, [r7, #0]
 80115f4:	781b      	ldrb	r3, [r3, #0]
 80115f6:	00da      	lsls	r2, r3, #3
 80115f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115fa:	4413      	add	r3, r2
 80115fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011600:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011606:	b29a      	uxth	r2, r3
 8011608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801160a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	895b      	ldrh	r3, [r3, #10]
 8011610:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	6959      	ldr	r1, [r3, #20]
 8011618:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801161c:	b29b      	uxth	r3, r3
 801161e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f000 fad5 	bl	8011bd2 <USB_WritePMA>
 8011628:	e09e      	b.n	8011768 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801162a:	683b      	ldr	r3, [r7, #0]
 801162c:	785b      	ldrb	r3, [r3, #1]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d16b      	bne.n	801170a <USB_EPStartXfer+0x900>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801163c:	b29b      	uxth	r3, r3
 801163e:	461a      	mov	r2, r3
 8011640:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011642:	4413      	add	r3, r2
 8011644:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011646:	683b      	ldr	r3, [r7, #0]
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	00da      	lsls	r2, r3, #3
 801164c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801164e:	4413      	add	r3, r2
 8011650:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011654:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011658:	881b      	ldrh	r3, [r3, #0]
 801165a:	b29b      	uxth	r3, r3
 801165c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011660:	b29a      	uxth	r2, r3
 8011662:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011664:	801a      	strh	r2, [r3, #0]
 8011666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801166a:	2b00      	cmp	r3, #0
 801166c:	d10a      	bne.n	8011684 <USB_EPStartXfer+0x87a>
 801166e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011670:	881b      	ldrh	r3, [r3, #0]
 8011672:	b29b      	uxth	r3, r3
 8011674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801167c:	b29a      	uxth	r2, r3
 801167e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011680:	801a      	strh	r2, [r3, #0]
 8011682:	e063      	b.n	801174c <USB_EPStartXfer+0x942>
 8011684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011688:	2b3e      	cmp	r3, #62	@ 0x3e
 801168a:	d81c      	bhi.n	80116c6 <USB_EPStartXfer+0x8bc>
 801168c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011690:	085b      	lsrs	r3, r3, #1
 8011692:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801169a:	f003 0301 	and.w	r3, r3, #1
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d004      	beq.n	80116ac <USB_EPStartXfer+0x8a2>
 80116a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80116a6:	3301      	adds	r3, #1
 80116a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80116ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80116ae:	881b      	ldrh	r3, [r3, #0]
 80116b0:	b29a      	uxth	r2, r3
 80116b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80116b6:	b29b      	uxth	r3, r3
 80116b8:	029b      	lsls	r3, r3, #10
 80116ba:	b29b      	uxth	r3, r3
 80116bc:	4313      	orrs	r3, r2
 80116be:	b29a      	uxth	r2, r3
 80116c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80116c2:	801a      	strh	r2, [r3, #0]
 80116c4:	e042      	b.n	801174c <USB_EPStartXfer+0x942>
 80116c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80116ca:	095b      	lsrs	r3, r3, #5
 80116cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80116d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80116d4:	f003 031f 	and.w	r3, r3, #31
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d104      	bne.n	80116e6 <USB_EPStartXfer+0x8dc>
 80116dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80116e0:	3b01      	subs	r3, #1
 80116e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80116e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80116e8:	881b      	ldrh	r3, [r3, #0]
 80116ea:	b29a      	uxth	r2, r3
 80116ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80116f0:	b29b      	uxth	r3, r3
 80116f2:	029b      	lsls	r3, r3, #10
 80116f4:	b29b      	uxth	r3, r3
 80116f6:	4313      	orrs	r3, r2
 80116f8:	b29b      	uxth	r3, r3
 80116fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011702:	b29a      	uxth	r2, r3
 8011704:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011706:	801a      	strh	r2, [r3, #0]
 8011708:	e020      	b.n	801174c <USB_EPStartXfer+0x942>
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	785b      	ldrb	r3, [r3, #1]
 801170e:	2b01      	cmp	r3, #1
 8011710:	d11c      	bne.n	801174c <USB_EPStartXfer+0x942>
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801171e:	b29b      	uxth	r3, r3
 8011720:	461a      	mov	r2, r3
 8011722:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011726:	4413      	add	r3, r2
 8011728:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	781b      	ldrb	r3, [r3, #0]
 8011730:	00da      	lsls	r2, r3, #3
 8011732:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011736:	4413      	add	r3, r2
 8011738:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801173c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011744:	b29a      	uxth	r2, r3
 8011746:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801174a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	891b      	ldrh	r3, [r3, #8]
 8011750:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	6959      	ldr	r1, [r3, #20]
 8011758:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801175c:	b29b      	uxth	r3, r3
 801175e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f000 fa35 	bl	8011bd2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011768:	687a      	ldr	r2, [r7, #4]
 801176a:	683b      	ldr	r3, [r7, #0]
 801176c:	781b      	ldrb	r3, [r3, #0]
 801176e:	009b      	lsls	r3, r3, #2
 8011770:	4413      	add	r3, r2
 8011772:	881b      	ldrh	r3, [r3, #0]
 8011774:	b29b      	uxth	r3, r3
 8011776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801177a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801177e:	817b      	strh	r3, [r7, #10]
 8011780:	897b      	ldrh	r3, [r7, #10]
 8011782:	f083 0310 	eor.w	r3, r3, #16
 8011786:	817b      	strh	r3, [r7, #10]
 8011788:	897b      	ldrh	r3, [r7, #10]
 801178a:	f083 0320 	eor.w	r3, r3, #32
 801178e:	817b      	strh	r3, [r7, #10]
 8011790:	687a      	ldr	r2, [r7, #4]
 8011792:	683b      	ldr	r3, [r7, #0]
 8011794:	781b      	ldrb	r3, [r3, #0]
 8011796:	009b      	lsls	r3, r3, #2
 8011798:	441a      	add	r2, r3
 801179a:	897b      	ldrh	r3, [r7, #10]
 801179c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ac:	b29b      	uxth	r3, r3
 80117ae:	8013      	strh	r3, [r2, #0]
 80117b0:	e0d5      	b.n	801195e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80117b2:	683b      	ldr	r3, [r7, #0]
 80117b4:	7b1b      	ldrb	r3, [r3, #12]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d156      	bne.n	8011868 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80117ba:	683b      	ldr	r3, [r7, #0]
 80117bc:	699b      	ldr	r3, [r3, #24]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d122      	bne.n	8011808 <USB_EPStartXfer+0x9fe>
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	78db      	ldrb	r3, [r3, #3]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d11e      	bne.n	8011808 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80117ca:	687a      	ldr	r2, [r7, #4]
 80117cc:	683b      	ldr	r3, [r7, #0]
 80117ce:	781b      	ldrb	r3, [r3, #0]
 80117d0:	009b      	lsls	r3, r3, #2
 80117d2:	4413      	add	r3, r2
 80117d4:	881b      	ldrh	r3, [r3, #0]
 80117d6:	b29b      	uxth	r3, r3
 80117d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117e0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80117e4:	687a      	ldr	r2, [r7, #4]
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	781b      	ldrb	r3, [r3, #0]
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	441a      	add	r2, r3
 80117ee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80117f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80117fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011802:	b29b      	uxth	r3, r3
 8011804:	8013      	strh	r3, [r2, #0]
 8011806:	e01d      	b.n	8011844 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8011808:	687a      	ldr	r2, [r7, #4]
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	781b      	ldrb	r3, [r3, #0]
 801180e:	009b      	lsls	r3, r3, #2
 8011810:	4413      	add	r3, r2
 8011812:	881b      	ldrh	r3, [r3, #0]
 8011814:	b29b      	uxth	r3, r3
 8011816:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801181a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801181e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8011822:	687a      	ldr	r2, [r7, #4]
 8011824:	683b      	ldr	r3, [r7, #0]
 8011826:	781b      	ldrb	r3, [r3, #0]
 8011828:	009b      	lsls	r3, r3, #2
 801182a:	441a      	add	r2, r3
 801182c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8011830:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011834:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011838:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801183c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011840:	b29b      	uxth	r3, r3
 8011842:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	699a      	ldr	r2, [r3, #24]
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	691b      	ldr	r3, [r3, #16]
 801184c:	429a      	cmp	r2, r3
 801184e:	d907      	bls.n	8011860 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	699a      	ldr	r2, [r3, #24]
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	691b      	ldr	r3, [r3, #16]
 8011858:	1ad2      	subs	r2, r2, r3
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	619a      	str	r2, [r3, #24]
 801185e:	e054      	b.n	801190a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	2200      	movs	r2, #0
 8011864:	619a      	str	r2, [r3, #24]
 8011866:	e050      	b.n	801190a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011868:	683b      	ldr	r3, [r7, #0]
 801186a:	78db      	ldrb	r3, [r3, #3]
 801186c:	2b02      	cmp	r3, #2
 801186e:	d142      	bne.n	80118f6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8011870:	683b      	ldr	r3, [r7, #0]
 8011872:	69db      	ldr	r3, [r3, #28]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d048      	beq.n	801190a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011878:	687a      	ldr	r2, [r7, #4]
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	781b      	ldrb	r3, [r3, #0]
 801187e:	009b      	lsls	r3, r3, #2
 8011880:	4413      	add	r3, r2
 8011882:	881b      	ldrh	r3, [r3, #0]
 8011884:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011888:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801188c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011890:	2b00      	cmp	r3, #0
 8011892:	d005      	beq.n	80118a0 <USB_EPStartXfer+0xa96>
 8011894:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801189c:	2b00      	cmp	r3, #0
 801189e:	d10b      	bne.n	80118b8 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80118a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80118a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d12e      	bne.n	801190a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80118ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80118b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d128      	bne.n	801190a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80118b8:	687a      	ldr	r2, [r7, #4]
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	781b      	ldrb	r3, [r3, #0]
 80118be:	009b      	lsls	r3, r3, #2
 80118c0:	4413      	add	r3, r2
 80118c2:	881b      	ldrh	r3, [r3, #0]
 80118c4:	b29b      	uxth	r3, r3
 80118c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118ce:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80118d2:	687a      	ldr	r2, [r7, #4]
 80118d4:	683b      	ldr	r3, [r7, #0]
 80118d6:	781b      	ldrb	r3, [r3, #0]
 80118d8:	009b      	lsls	r3, r3, #2
 80118da:	441a      	add	r2, r3
 80118dc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80118e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80118f0:	b29b      	uxth	r3, r3
 80118f2:	8013      	strh	r3, [r2, #0]
 80118f4:	e009      	b.n	801190a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	78db      	ldrb	r3, [r3, #3]
 80118fa:	2b01      	cmp	r3, #1
 80118fc:	d103      	bne.n	8011906 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	2200      	movs	r2, #0
 8011902:	619a      	str	r2, [r3, #24]
 8011904:	e001      	b.n	801190a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8011906:	2301      	movs	r3, #1
 8011908:	e02a      	b.n	8011960 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801190a:	687a      	ldr	r2, [r7, #4]
 801190c:	683b      	ldr	r3, [r7, #0]
 801190e:	781b      	ldrb	r3, [r3, #0]
 8011910:	009b      	lsls	r3, r3, #2
 8011912:	4413      	add	r3, r2
 8011914:	881b      	ldrh	r3, [r3, #0]
 8011916:	b29b      	uxth	r3, r3
 8011918:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801191c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011920:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011924:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011928:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801192c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011930:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011934:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011938:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801193c:	687a      	ldr	r2, [r7, #4]
 801193e:	683b      	ldr	r3, [r7, #0]
 8011940:	781b      	ldrb	r3, [r3, #0]
 8011942:	009b      	lsls	r3, r3, #2
 8011944:	441a      	add	r2, r3
 8011946:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801194a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801194e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801195a:	b29b      	uxth	r3, r3
 801195c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801195e:	2300      	movs	r3, #0
}
 8011960:	4618      	mov	r0, r3
 8011962:	37b0      	adds	r7, #176	@ 0xb0
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011968:	b480      	push	{r7}
 801196a:	b085      	sub	sp, #20
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011972:	683b      	ldr	r3, [r7, #0]
 8011974:	785b      	ldrb	r3, [r3, #1]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d020      	beq.n	80119bc <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801197a:	687a      	ldr	r2, [r7, #4]
 801197c:	683b      	ldr	r3, [r7, #0]
 801197e:	781b      	ldrb	r3, [r3, #0]
 8011980:	009b      	lsls	r3, r3, #2
 8011982:	4413      	add	r3, r2
 8011984:	881b      	ldrh	r3, [r3, #0]
 8011986:	b29b      	uxth	r3, r3
 8011988:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801198c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011990:	81bb      	strh	r3, [r7, #12]
 8011992:	89bb      	ldrh	r3, [r7, #12]
 8011994:	f083 0310 	eor.w	r3, r3, #16
 8011998:	81bb      	strh	r3, [r7, #12]
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	441a      	add	r2, r3
 80119a4:	89bb      	ldrh	r3, [r7, #12]
 80119a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119b6:	b29b      	uxth	r3, r3
 80119b8:	8013      	strh	r3, [r2, #0]
 80119ba:	e01f      	b.n	80119fc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80119bc:	687a      	ldr	r2, [r7, #4]
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	781b      	ldrb	r3, [r3, #0]
 80119c2:	009b      	lsls	r3, r3, #2
 80119c4:	4413      	add	r3, r2
 80119c6:	881b      	ldrh	r3, [r3, #0]
 80119c8:	b29b      	uxth	r3, r3
 80119ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80119ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119d2:	81fb      	strh	r3, [r7, #14]
 80119d4:	89fb      	ldrh	r3, [r7, #14]
 80119d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80119da:	81fb      	strh	r3, [r7, #14]
 80119dc:	687a      	ldr	r2, [r7, #4]
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	781b      	ldrb	r3, [r3, #0]
 80119e2:	009b      	lsls	r3, r3, #2
 80119e4:	441a      	add	r2, r3
 80119e6:	89fb      	ldrh	r3, [r7, #14]
 80119e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119f8:	b29b      	uxth	r3, r3
 80119fa:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80119fc:	2300      	movs	r3, #0
}
 80119fe:	4618      	mov	r0, r3
 8011a00:	3714      	adds	r7, #20
 8011a02:	46bd      	mov	sp, r7
 8011a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a08:	4770      	bx	lr

08011a0a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011a0a:	b480      	push	{r7}
 8011a0c:	b087      	sub	sp, #28
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	6078      	str	r0, [r7, #4]
 8011a12:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	785b      	ldrb	r3, [r3, #1]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d04c      	beq.n	8011ab6 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011a1c:	687a      	ldr	r2, [r7, #4]
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	009b      	lsls	r3, r3, #2
 8011a24:	4413      	add	r3, r2
 8011a26:	881b      	ldrh	r3, [r3, #0]
 8011a28:	823b      	strh	r3, [r7, #16]
 8011a2a:	8a3b      	ldrh	r3, [r7, #16]
 8011a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d01b      	beq.n	8011a6c <USB_EPClearStall+0x62>
 8011a34:	687a      	ldr	r2, [r7, #4]
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	781b      	ldrb	r3, [r3, #0]
 8011a3a:	009b      	lsls	r3, r3, #2
 8011a3c:	4413      	add	r3, r2
 8011a3e:	881b      	ldrh	r3, [r3, #0]
 8011a40:	b29b      	uxth	r3, r3
 8011a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a4a:	81fb      	strh	r3, [r7, #14]
 8011a4c:	687a      	ldr	r2, [r7, #4]
 8011a4e:	683b      	ldr	r3, [r7, #0]
 8011a50:	781b      	ldrb	r3, [r3, #0]
 8011a52:	009b      	lsls	r3, r3, #2
 8011a54:	441a      	add	r2, r3
 8011a56:	89fb      	ldrh	r3, [r7, #14]
 8011a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011a68:	b29b      	uxth	r3, r3
 8011a6a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8011a6c:	683b      	ldr	r3, [r7, #0]
 8011a6e:	78db      	ldrb	r3, [r3, #3]
 8011a70:	2b01      	cmp	r3, #1
 8011a72:	d06c      	beq.n	8011b4e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011a74:	687a      	ldr	r2, [r7, #4]
 8011a76:	683b      	ldr	r3, [r7, #0]
 8011a78:	781b      	ldrb	r3, [r3, #0]
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4413      	add	r3, r2
 8011a7e:	881b      	ldrh	r3, [r3, #0]
 8011a80:	b29b      	uxth	r3, r3
 8011a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011a8a:	81bb      	strh	r3, [r7, #12]
 8011a8c:	89bb      	ldrh	r3, [r7, #12]
 8011a8e:	f083 0320 	eor.w	r3, r3, #32
 8011a92:	81bb      	strh	r3, [r7, #12]
 8011a94:	687a      	ldr	r2, [r7, #4]
 8011a96:	683b      	ldr	r3, [r7, #0]
 8011a98:	781b      	ldrb	r3, [r3, #0]
 8011a9a:	009b      	lsls	r3, r3, #2
 8011a9c:	441a      	add	r2, r3
 8011a9e:	89bb      	ldrh	r3, [r7, #12]
 8011aa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011aa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011aa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011aac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ab0:	b29b      	uxth	r3, r3
 8011ab2:	8013      	strh	r3, [r2, #0]
 8011ab4:	e04b      	b.n	8011b4e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ab6:	687a      	ldr	r2, [r7, #4]
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	781b      	ldrb	r3, [r3, #0]
 8011abc:	009b      	lsls	r3, r3, #2
 8011abe:	4413      	add	r3, r2
 8011ac0:	881b      	ldrh	r3, [r3, #0]
 8011ac2:	82fb      	strh	r3, [r7, #22]
 8011ac4:	8afb      	ldrh	r3, [r7, #22]
 8011ac6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d01b      	beq.n	8011b06 <USB_EPClearStall+0xfc>
 8011ace:	687a      	ldr	r2, [r7, #4]
 8011ad0:	683b      	ldr	r3, [r7, #0]
 8011ad2:	781b      	ldrb	r3, [r3, #0]
 8011ad4:	009b      	lsls	r3, r3, #2
 8011ad6:	4413      	add	r3, r2
 8011ad8:	881b      	ldrh	r3, [r3, #0]
 8011ada:	b29b      	uxth	r3, r3
 8011adc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ae0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ae4:	82bb      	strh	r3, [r7, #20]
 8011ae6:	687a      	ldr	r2, [r7, #4]
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	781b      	ldrb	r3, [r3, #0]
 8011aec:	009b      	lsls	r3, r3, #2
 8011aee:	441a      	add	r2, r3
 8011af0:	8abb      	ldrh	r3, [r7, #20]
 8011af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011afa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b02:	b29b      	uxth	r3, r3
 8011b04:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011b06:	687a      	ldr	r2, [r7, #4]
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	781b      	ldrb	r3, [r3, #0]
 8011b0c:	009b      	lsls	r3, r3, #2
 8011b0e:	4413      	add	r3, r2
 8011b10:	881b      	ldrh	r3, [r3, #0]
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011b18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b1c:	827b      	strh	r3, [r7, #18]
 8011b1e:	8a7b      	ldrh	r3, [r7, #18]
 8011b20:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011b24:	827b      	strh	r3, [r7, #18]
 8011b26:	8a7b      	ldrh	r3, [r7, #18]
 8011b28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011b2c:	827b      	strh	r3, [r7, #18]
 8011b2e:	687a      	ldr	r2, [r7, #4]
 8011b30:	683b      	ldr	r3, [r7, #0]
 8011b32:	781b      	ldrb	r3, [r3, #0]
 8011b34:	009b      	lsls	r3, r3, #2
 8011b36:	441a      	add	r2, r3
 8011b38:	8a7b      	ldrh	r3, [r7, #18]
 8011b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b4a:	b29b      	uxth	r3, r3
 8011b4c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011b4e:	2300      	movs	r3, #0
}
 8011b50:	4618      	mov	r0, r3
 8011b52:	371c      	adds	r7, #28
 8011b54:	46bd      	mov	sp, r7
 8011b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5a:	4770      	bx	lr

08011b5c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8011b5c:	b480      	push	{r7}
 8011b5e:	b083      	sub	sp, #12
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
 8011b64:	460b      	mov	r3, r1
 8011b66:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011b68:	78fb      	ldrb	r3, [r7, #3]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d103      	bne.n	8011b76 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	2280      	movs	r2, #128	@ 0x80
 8011b72:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8011b76:	2300      	movs	r3, #0
}
 8011b78:	4618      	mov	r0, r3
 8011b7a:	370c      	adds	r7, #12
 8011b7c:	46bd      	mov	sp, r7
 8011b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b82:	4770      	bx	lr

08011b84 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b083      	sub	sp, #12
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8011b92:	b29b      	uxth	r3, r3
 8011b94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b9c:	b29a      	uxth	r2, r3
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8011ba4:	2300      	movs	r3, #0
}
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	370c      	adds	r7, #12
 8011baa:	46bd      	mov	sp, r7
 8011bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb0:	4770      	bx	lr

08011bb2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8011bb2:	b480      	push	{r7}
 8011bb4:	b085      	sub	sp, #20
 8011bb6:	af00      	add	r7, sp, #0
 8011bb8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8011bc0:	b29b      	uxth	r3, r3
 8011bc2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	3714      	adds	r7, #20
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd0:	4770      	bx	lr

08011bd2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011bd2:	b480      	push	{r7}
 8011bd4:	b08b      	sub	sp, #44	@ 0x2c
 8011bd6:	af00      	add	r7, sp, #0
 8011bd8:	60f8      	str	r0, [r7, #12]
 8011bda:	60b9      	str	r1, [r7, #8]
 8011bdc:	4611      	mov	r1, r2
 8011bde:	461a      	mov	r2, r3
 8011be0:	460b      	mov	r3, r1
 8011be2:	80fb      	strh	r3, [r7, #6]
 8011be4:	4613      	mov	r3, r2
 8011be6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011be8:	88bb      	ldrh	r3, [r7, #4]
 8011bea:	3301      	adds	r3, #1
 8011bec:	085b      	lsrs	r3, r3, #1
 8011bee:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011bf8:	88fa      	ldrh	r2, [r7, #6]
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	4413      	add	r3, r2
 8011bfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011c02:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011c04:	69bb      	ldr	r3, [r7, #24]
 8011c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c08:	e01c      	b.n	8011c44 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8011c0a:	69fb      	ldr	r3, [r7, #28]
 8011c0c:	781b      	ldrb	r3, [r3, #0]
 8011c0e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011c10:	69fb      	ldr	r3, [r7, #28]
 8011c12:	3301      	adds	r3, #1
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	b21b      	sxth	r3, r3
 8011c18:	021b      	lsls	r3, r3, #8
 8011c1a:	b21a      	sxth	r2, r3
 8011c1c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011c20:	4313      	orrs	r3, r2
 8011c22:	b21b      	sxth	r3, r3
 8011c24:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011c26:	6a3b      	ldr	r3, [r7, #32]
 8011c28:	8a7a      	ldrh	r2, [r7, #18]
 8011c2a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8011c2c:	6a3b      	ldr	r3, [r7, #32]
 8011c2e:	3302      	adds	r3, #2
 8011c30:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8011c32:	69fb      	ldr	r3, [r7, #28]
 8011c34:	3301      	adds	r3, #1
 8011c36:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011c38:	69fb      	ldr	r3, [r7, #28]
 8011c3a:	3301      	adds	r3, #1
 8011c3c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c40:	3b01      	subs	r3, #1
 8011c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d1df      	bne.n	8011c0a <USB_WritePMA+0x38>
  }
}
 8011c4a:	bf00      	nop
 8011c4c:	bf00      	nop
 8011c4e:	372c      	adds	r7, #44	@ 0x2c
 8011c50:	46bd      	mov	sp, r7
 8011c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c56:	4770      	bx	lr

08011c58 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011c58:	b480      	push	{r7}
 8011c5a:	b08b      	sub	sp, #44	@ 0x2c
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	60f8      	str	r0, [r7, #12]
 8011c60:	60b9      	str	r1, [r7, #8]
 8011c62:	4611      	mov	r1, r2
 8011c64:	461a      	mov	r2, r3
 8011c66:	460b      	mov	r3, r1
 8011c68:	80fb      	strh	r3, [r7, #6]
 8011c6a:	4613      	mov	r3, r2
 8011c6c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8011c6e:	88bb      	ldrh	r3, [r7, #4]
 8011c70:	085b      	lsrs	r3, r3, #1
 8011c72:	b29b      	uxth	r3, r3
 8011c74:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011c7e:	88fa      	ldrh	r2, [r7, #6]
 8011c80:	697b      	ldr	r3, [r7, #20]
 8011c82:	4413      	add	r3, r2
 8011c84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011c88:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011c8a:	69bb      	ldr	r3, [r7, #24]
 8011c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c8e:	e018      	b.n	8011cc2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8011c90:	6a3b      	ldr	r3, [r7, #32]
 8011c92:	881b      	ldrh	r3, [r3, #0]
 8011c94:	b29b      	uxth	r3, r3
 8011c96:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8011c98:	6a3b      	ldr	r3, [r7, #32]
 8011c9a:	3302      	adds	r3, #2
 8011c9c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011c9e:	693b      	ldr	r3, [r7, #16]
 8011ca0:	b2da      	uxtb	r2, r3
 8011ca2:	69fb      	ldr	r3, [r7, #28]
 8011ca4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011ca6:	69fb      	ldr	r3, [r7, #28]
 8011ca8:	3301      	adds	r3, #1
 8011caa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8011cac:	693b      	ldr	r3, [r7, #16]
 8011cae:	0a1b      	lsrs	r3, r3, #8
 8011cb0:	b2da      	uxtb	r2, r3
 8011cb2:	69fb      	ldr	r3, [r7, #28]
 8011cb4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011cb6:	69fb      	ldr	r3, [r7, #28]
 8011cb8:	3301      	adds	r3, #1
 8011cba:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cbe:	3b01      	subs	r3, #1
 8011cc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8011cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d1e3      	bne.n	8011c90 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8011cc8:	88bb      	ldrh	r3, [r7, #4]
 8011cca:	f003 0301 	and.w	r3, r3, #1
 8011cce:	b29b      	uxth	r3, r3
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d007      	beq.n	8011ce4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8011cd4:	6a3b      	ldr	r3, [r7, #32]
 8011cd6:	881b      	ldrh	r3, [r3, #0]
 8011cd8:	b29b      	uxth	r3, r3
 8011cda:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011cdc:	693b      	ldr	r3, [r7, #16]
 8011cde:	b2da      	uxtb	r2, r3
 8011ce0:	69fb      	ldr	r3, [r7, #28]
 8011ce2:	701a      	strb	r2, [r3, #0]
  }
}
 8011ce4:	bf00      	nop
 8011ce6:	372c      	adds	r7, #44	@ 0x2c
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cee:	4770      	bx	lr

08011cf0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8011cf0:	b580      	push	{r7, lr}
 8011cf2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8011cf4:	4907      	ldr	r1, [pc, #28]	@ (8011d14 <MX_FATFS_Init+0x24>)
 8011cf6:	4808      	ldr	r0, [pc, #32]	@ (8011d18 <MX_FATFS_Init+0x28>)
 8011cf8:	f004 fc44 	bl	8016584 <FATFS_LinkDriver>
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d002      	beq.n	8011d08 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8011d02:	f04f 33ff 	mov.w	r3, #4294967295
 8011d06:	e003      	b.n	8011d10 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8011d08:	4b04      	ldr	r3, [pc, #16]	@ (8011d1c <MX_FATFS_Init+0x2c>)
 8011d0a:	2201      	movs	r2, #1
 8011d0c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8011d0e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8011d10:	4618      	mov	r0, r3
 8011d12:	bd80      	pop	{r7, pc}
 8011d14:	20002904 	.word	0x20002904
 8011d18:	20000014 	.word	0x20000014
 8011d1c:	20002908 	.word	0x20002908

08011d20 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011d20:	b480      	push	{r7}
 8011d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011d24:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011d26:	4618      	mov	r0, r3
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2e:	4770      	bx	lr

08011d30 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b082      	sub	sp, #8
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	4603      	mov	r3, r0
 8011d38:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8011d3a:	79fb      	ldrb	r3, [r7, #7]
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f7f5 f9bf 	bl	80070c0 <USER_SPI_initialize>
 8011d42:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	3708      	adds	r7, #8
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b082      	sub	sp, #8
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	4603      	mov	r3, r0
 8011d54:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8011d56:	79fb      	ldrb	r3, [r7, #7]
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f7f5 fa9d 	bl	8007298 <USER_SPI_status>
 8011d5e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8011d60:	4618      	mov	r0, r3
 8011d62:	3708      	adds	r7, #8
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}

08011d68 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b084      	sub	sp, #16
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	60b9      	str	r1, [r7, #8]
 8011d70:	607a      	str	r2, [r7, #4]
 8011d72:	603b      	str	r3, [r7, #0]
 8011d74:	4603      	mov	r3, r0
 8011d76:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8011d78:	7bf8      	ldrb	r0, [r7, #15]
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	687a      	ldr	r2, [r7, #4]
 8011d7e:	68b9      	ldr	r1, [r7, #8]
 8011d80:	f7f5 faa0 	bl	80072c4 <USER_SPI_read>
 8011d84:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3710      	adds	r7, #16
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd80      	pop	{r7, pc}

08011d8e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8011d8e:	b580      	push	{r7, lr}
 8011d90:	b084      	sub	sp, #16
 8011d92:	af00      	add	r7, sp, #0
 8011d94:	60b9      	str	r1, [r7, #8]
 8011d96:	607a      	str	r2, [r7, #4]
 8011d98:	603b      	str	r3, [r7, #0]
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8011d9e:	7bf8      	ldrb	r0, [r7, #15]
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	687a      	ldr	r2, [r7, #4]
 8011da4:	68b9      	ldr	r1, [r7, #8]
 8011da6:	f7f5 faf3 	bl	8007390 <USER_SPI_write>
 8011daa:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8011dac:	4618      	mov	r0, r3
 8011dae:	3710      	adds	r7, #16
 8011db0:	46bd      	mov	sp, r7
 8011db2:	bd80      	pop	{r7, pc}

08011db4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b082      	sub	sp, #8
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	4603      	mov	r3, r0
 8011dbc:	603a      	str	r2, [r7, #0]
 8011dbe:	71fb      	strb	r3, [r7, #7]
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8011dc4:	79b9      	ldrb	r1, [r7, #6]
 8011dc6:	79fb      	ldrb	r3, [r7, #7]
 8011dc8:	683a      	ldr	r2, [r7, #0]
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f7f5 fb5c 	bl	8007488 <USER_SPI_ioctl>
 8011dd0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3708      	adds	r7, #8
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}

08011dda <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011dda:	b580      	push	{r7, lr}
 8011ddc:	b084      	sub	sp, #16
 8011dde:	af00      	add	r7, sp, #0
 8011de0:	6078      	str	r0, [r7, #4]
 8011de2:	460b      	mov	r3, r1
 8011de4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011de6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011dea:	f005 f961 	bl	80170b0 <USBD_static_malloc>
 8011dee:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d105      	bne.n	8011e02 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	2200      	movs	r2, #0
 8011dfa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8011dfe:	2302      	movs	r3, #2
 8011e00:	e066      	b.n	8011ed0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	68fa      	ldr	r2, [r7, #12]
 8011e06:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	7c1b      	ldrb	r3, [r3, #16]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d119      	bne.n	8011e46 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011e12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011e16:	2202      	movs	r2, #2
 8011e18:	2181      	movs	r1, #129	@ 0x81
 8011e1a:	6878      	ldr	r0, [r7, #4]
 8011e1c:	f004 ffef 	bl	8016dfe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	2201      	movs	r2, #1
 8011e24:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011e26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011e2a:	2202      	movs	r2, #2
 8011e2c:	2101      	movs	r1, #1
 8011e2e:	6878      	ldr	r0, [r7, #4]
 8011e30:	f004 ffe5 	bl	8016dfe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	2201      	movs	r2, #1
 8011e38:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2210      	movs	r2, #16
 8011e40:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8011e44:	e016      	b.n	8011e74 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011e46:	2340      	movs	r3, #64	@ 0x40
 8011e48:	2202      	movs	r2, #2
 8011e4a:	2181      	movs	r1, #129	@ 0x81
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f004 ffd6 	bl	8016dfe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2201      	movs	r2, #1
 8011e56:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011e58:	2340      	movs	r3, #64	@ 0x40
 8011e5a:	2202      	movs	r2, #2
 8011e5c:	2101      	movs	r1, #1
 8011e5e:	6878      	ldr	r0, [r7, #4]
 8011e60:	f004 ffcd 	bl	8016dfe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2201      	movs	r2, #1
 8011e68:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2210      	movs	r2, #16
 8011e70:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011e74:	2308      	movs	r3, #8
 8011e76:	2203      	movs	r2, #3
 8011e78:	2182      	movs	r1, #130	@ 0x82
 8011e7a:	6878      	ldr	r0, [r7, #4]
 8011e7c:	f004 ffbf 	bl	8016dfe <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	2201      	movs	r2, #1
 8011e84:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	2200      	movs	r2, #0
 8011e96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	7c1b      	ldrb	r3, [r3, #16]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d109      	bne.n	8011ebe <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011eb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011eb4:	2101      	movs	r1, #1
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	f005 f890 	bl	8016fdc <USBD_LL_PrepareReceive>
 8011ebc:	e007      	b.n	8011ece <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011ec4:	2340      	movs	r3, #64	@ 0x40
 8011ec6:	2101      	movs	r1, #1
 8011ec8:	6878      	ldr	r0, [r7, #4]
 8011eca:	f005 f887 	bl	8016fdc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011ece:	2300      	movs	r3, #0
}
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	3710      	adds	r7, #16
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	bd80      	pop	{r7, pc}

08011ed8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b082      	sub	sp, #8
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
 8011ee0:	460b      	mov	r3, r1
 8011ee2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011ee4:	2181      	movs	r1, #129	@ 0x81
 8011ee6:	6878      	ldr	r0, [r7, #4]
 8011ee8:	f004 ffaf 	bl	8016e4a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	2200      	movs	r2, #0
 8011ef0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011ef2:	2101      	movs	r1, #1
 8011ef4:	6878      	ldr	r0, [r7, #4]
 8011ef6:	f004 ffa8 	bl	8016e4a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	2200      	movs	r2, #0
 8011efe:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011f02:	2182      	movs	r1, #130	@ 0x82
 8011f04:	6878      	ldr	r0, [r7, #4]
 8011f06:	f004 ffa0 	bl	8016e4a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	2200      	movs	r2, #0
 8011f16:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d00e      	beq.n	8011f42 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011f2a:	685b      	ldr	r3, [r3, #4]
 8011f2c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011f34:	4618      	mov	r0, r3
 8011f36:	f005 f8c9 	bl	80170cc <USBD_static_free>
    pdev->pClassData = NULL;
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2200      	movs	r2, #0
 8011f3e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011f42:	2300      	movs	r3, #0
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	3708      	adds	r7, #8
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	bd80      	pop	{r7, pc}

08011f4c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	b086      	sub	sp, #24
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	6078      	str	r0, [r7, #4]
 8011f54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011f5c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011f5e:	2300      	movs	r3, #0
 8011f60:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011f62:	2300      	movs	r3, #0
 8011f64:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011f66:	2300      	movs	r3, #0
 8011f68:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011f6a:	693b      	ldr	r3, [r7, #16]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d101      	bne.n	8011f74 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8011f70:	2303      	movs	r3, #3
 8011f72:	e0af      	b.n	80120d4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	781b      	ldrb	r3, [r3, #0]
 8011f78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d03f      	beq.n	8012000 <USBD_CDC_Setup+0xb4>
 8011f80:	2b20      	cmp	r3, #32
 8011f82:	f040 809f 	bne.w	80120c4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	88db      	ldrh	r3, [r3, #6]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d02e      	beq.n	8011fec <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011f8e:	683b      	ldr	r3, [r7, #0]
 8011f90:	781b      	ldrb	r3, [r3, #0]
 8011f92:	b25b      	sxtb	r3, r3
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	da16      	bge.n	8011fc6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011f9e:	689b      	ldr	r3, [r3, #8]
 8011fa0:	683a      	ldr	r2, [r7, #0]
 8011fa2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011fa4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011fa6:	683a      	ldr	r2, [r7, #0]
 8011fa8:	88d2      	ldrh	r2, [r2, #6]
 8011faa:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011fac:	683b      	ldr	r3, [r7, #0]
 8011fae:	88db      	ldrh	r3, [r3, #6]
 8011fb0:	2b07      	cmp	r3, #7
 8011fb2:	bf28      	it	cs
 8011fb4:	2307      	movcs	r3, #7
 8011fb6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	89fa      	ldrh	r2, [r7, #14]
 8011fbc:	4619      	mov	r1, r3
 8011fbe:	6878      	ldr	r0, [r7, #4]
 8011fc0:	f001 facf 	bl	8013562 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011fc4:	e085      	b.n	80120d2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	785a      	ldrb	r2, [r3, #1]
 8011fca:	693b      	ldr	r3, [r7, #16]
 8011fcc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011fd0:	683b      	ldr	r3, [r7, #0]
 8011fd2:	88db      	ldrh	r3, [r3, #6]
 8011fd4:	b2da      	uxtb	r2, r3
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011fdc:	6939      	ldr	r1, [r7, #16]
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	88db      	ldrh	r3, [r3, #6]
 8011fe2:	461a      	mov	r2, r3
 8011fe4:	6878      	ldr	r0, [r7, #4]
 8011fe6:	f001 fae8 	bl	80135ba <USBD_CtlPrepareRx>
      break;
 8011fea:	e072      	b.n	80120d2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011ff2:	689b      	ldr	r3, [r3, #8]
 8011ff4:	683a      	ldr	r2, [r7, #0]
 8011ff6:	7850      	ldrb	r0, [r2, #1]
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	6839      	ldr	r1, [r7, #0]
 8011ffc:	4798      	blx	r3
      break;
 8011ffe:	e068      	b.n	80120d2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	785b      	ldrb	r3, [r3, #1]
 8012004:	2b0b      	cmp	r3, #11
 8012006:	d852      	bhi.n	80120ae <USBD_CDC_Setup+0x162>
 8012008:	a201      	add	r2, pc, #4	@ (adr r2, 8012010 <USBD_CDC_Setup+0xc4>)
 801200a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801200e:	bf00      	nop
 8012010:	08012041 	.word	0x08012041
 8012014:	080120bd 	.word	0x080120bd
 8012018:	080120af 	.word	0x080120af
 801201c:	080120af 	.word	0x080120af
 8012020:	080120af 	.word	0x080120af
 8012024:	080120af 	.word	0x080120af
 8012028:	080120af 	.word	0x080120af
 801202c:	080120af 	.word	0x080120af
 8012030:	080120af 	.word	0x080120af
 8012034:	080120af 	.word	0x080120af
 8012038:	0801206b 	.word	0x0801206b
 801203c:	08012095 	.word	0x08012095
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012046:	b2db      	uxtb	r3, r3
 8012048:	2b03      	cmp	r3, #3
 801204a:	d107      	bne.n	801205c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801204c:	f107 030a 	add.w	r3, r7, #10
 8012050:	2202      	movs	r2, #2
 8012052:	4619      	mov	r1, r3
 8012054:	6878      	ldr	r0, [r7, #4]
 8012056:	f001 fa84 	bl	8013562 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801205a:	e032      	b.n	80120c2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801205c:	6839      	ldr	r1, [r7, #0]
 801205e:	6878      	ldr	r0, [r7, #4]
 8012060:	f001 fa0e 	bl	8013480 <USBD_CtlError>
            ret = USBD_FAIL;
 8012064:	2303      	movs	r3, #3
 8012066:	75fb      	strb	r3, [r7, #23]
          break;
 8012068:	e02b      	b.n	80120c2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012070:	b2db      	uxtb	r3, r3
 8012072:	2b03      	cmp	r3, #3
 8012074:	d107      	bne.n	8012086 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012076:	f107 030d 	add.w	r3, r7, #13
 801207a:	2201      	movs	r2, #1
 801207c:	4619      	mov	r1, r3
 801207e:	6878      	ldr	r0, [r7, #4]
 8012080:	f001 fa6f 	bl	8013562 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012084:	e01d      	b.n	80120c2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012086:	6839      	ldr	r1, [r7, #0]
 8012088:	6878      	ldr	r0, [r7, #4]
 801208a:	f001 f9f9 	bl	8013480 <USBD_CtlError>
            ret = USBD_FAIL;
 801208e:	2303      	movs	r3, #3
 8012090:	75fb      	strb	r3, [r7, #23]
          break;
 8012092:	e016      	b.n	80120c2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801209a:	b2db      	uxtb	r3, r3
 801209c:	2b03      	cmp	r3, #3
 801209e:	d00f      	beq.n	80120c0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80120a0:	6839      	ldr	r1, [r7, #0]
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	f001 f9ec 	bl	8013480 <USBD_CtlError>
            ret = USBD_FAIL;
 80120a8:	2303      	movs	r3, #3
 80120aa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80120ac:	e008      	b.n	80120c0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80120ae:	6839      	ldr	r1, [r7, #0]
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f001 f9e5 	bl	8013480 <USBD_CtlError>
          ret = USBD_FAIL;
 80120b6:	2303      	movs	r3, #3
 80120b8:	75fb      	strb	r3, [r7, #23]
          break;
 80120ba:	e002      	b.n	80120c2 <USBD_CDC_Setup+0x176>
          break;
 80120bc:	bf00      	nop
 80120be:	e008      	b.n	80120d2 <USBD_CDC_Setup+0x186>
          break;
 80120c0:	bf00      	nop
      }
      break;
 80120c2:	e006      	b.n	80120d2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80120c4:	6839      	ldr	r1, [r7, #0]
 80120c6:	6878      	ldr	r0, [r7, #4]
 80120c8:	f001 f9da 	bl	8013480 <USBD_CtlError>
      ret = USBD_FAIL;
 80120cc:	2303      	movs	r3, #3
 80120ce:	75fb      	strb	r3, [r7, #23]
      break;
 80120d0:	bf00      	nop
  }

  return (uint8_t)ret;
 80120d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80120d4:	4618      	mov	r0, r3
 80120d6:	3718      	adds	r7, #24
 80120d8:	46bd      	mov	sp, r7
 80120da:	bd80      	pop	{r7, pc}

080120dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80120dc:	b580      	push	{r7, lr}
 80120de:	b084      	sub	sp, #16
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	6078      	str	r0, [r7, #4]
 80120e4:	460b      	mov	r3, r1
 80120e6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80120ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d101      	bne.n	80120fe <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80120fa:	2303      	movs	r3, #3
 80120fc:	e04f      	b.n	801219e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012104:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012106:	78fa      	ldrb	r2, [r7, #3]
 8012108:	6879      	ldr	r1, [r7, #4]
 801210a:	4613      	mov	r3, r2
 801210c:	009b      	lsls	r3, r3, #2
 801210e:	4413      	add	r3, r2
 8012110:	009b      	lsls	r3, r3, #2
 8012112:	440b      	add	r3, r1
 8012114:	3318      	adds	r3, #24
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	2b00      	cmp	r3, #0
 801211a:	d029      	beq.n	8012170 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 801211c:	78fa      	ldrb	r2, [r7, #3]
 801211e:	6879      	ldr	r1, [r7, #4]
 8012120:	4613      	mov	r3, r2
 8012122:	009b      	lsls	r3, r3, #2
 8012124:	4413      	add	r3, r2
 8012126:	009b      	lsls	r3, r3, #2
 8012128:	440b      	add	r3, r1
 801212a:	3318      	adds	r3, #24
 801212c:	681a      	ldr	r2, [r3, #0]
 801212e:	78f9      	ldrb	r1, [r7, #3]
 8012130:	68f8      	ldr	r0, [r7, #12]
 8012132:	460b      	mov	r3, r1
 8012134:	009b      	lsls	r3, r3, #2
 8012136:	440b      	add	r3, r1
 8012138:	00db      	lsls	r3, r3, #3
 801213a:	4403      	add	r3, r0
 801213c:	3320      	adds	r3, #32
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	fbb2 f1f3 	udiv	r1, r2, r3
 8012144:	fb01 f303 	mul.w	r3, r1, r3
 8012148:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801214a:	2b00      	cmp	r3, #0
 801214c:	d110      	bne.n	8012170 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801214e:	78fa      	ldrb	r2, [r7, #3]
 8012150:	6879      	ldr	r1, [r7, #4]
 8012152:	4613      	mov	r3, r2
 8012154:	009b      	lsls	r3, r3, #2
 8012156:	4413      	add	r3, r2
 8012158:	009b      	lsls	r3, r3, #2
 801215a:	440b      	add	r3, r1
 801215c:	3318      	adds	r3, #24
 801215e:	2200      	movs	r2, #0
 8012160:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012162:	78f9      	ldrb	r1, [r7, #3]
 8012164:	2300      	movs	r3, #0
 8012166:	2200      	movs	r2, #0
 8012168:	6878      	ldr	r0, [r7, #4]
 801216a:	f004 ff16 	bl	8016f9a <USBD_LL_Transmit>
 801216e:	e015      	b.n	801219c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8012170:	68bb      	ldr	r3, [r7, #8]
 8012172:	2200      	movs	r2, #0
 8012174:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801217e:	691b      	ldr	r3, [r3, #16]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d00b      	beq.n	801219c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801218a:	691b      	ldr	r3, [r3, #16]
 801218c:	68ba      	ldr	r2, [r7, #8]
 801218e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012192:	68ba      	ldr	r2, [r7, #8]
 8012194:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012198:	78fa      	ldrb	r2, [r7, #3]
 801219a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801219c:	2300      	movs	r3, #0
}
 801219e:	4618      	mov	r0, r3
 80121a0:	3710      	adds	r7, #16
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}

080121a6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80121a6:	b580      	push	{r7, lr}
 80121a8:	b084      	sub	sp, #16
 80121aa:	af00      	add	r7, sp, #0
 80121ac:	6078      	str	r0, [r7, #4]
 80121ae:	460b      	mov	r3, r1
 80121b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80121b8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d101      	bne.n	80121c8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80121c4:	2303      	movs	r3, #3
 80121c6:	e015      	b.n	80121f4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80121c8:	78fb      	ldrb	r3, [r7, #3]
 80121ca:	4619      	mov	r1, r3
 80121cc:	6878      	ldr	r0, [r7, #4]
 80121ce:	f004 ff26 	bl	801701e <USBD_LL_GetRxDataSize>
 80121d2:	4602      	mov	r2, r0
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80121e0:	68db      	ldr	r3, [r3, #12]
 80121e2:	68fa      	ldr	r2, [r7, #12]
 80121e4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80121e8:	68fa      	ldr	r2, [r7, #12]
 80121ea:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80121ee:	4611      	mov	r1, r2
 80121f0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80121f2:	2300      	movs	r3, #0
}
 80121f4:	4618      	mov	r0, r3
 80121f6:	3710      	adds	r7, #16
 80121f8:	46bd      	mov	sp, r7
 80121fa:	bd80      	pop	{r7, pc}

080121fc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80121fc:	b580      	push	{r7, lr}
 80121fe:	b084      	sub	sp, #16
 8012200:	af00      	add	r7, sp, #0
 8012202:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801220a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d101      	bne.n	8012216 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012212:	2303      	movs	r3, #3
 8012214:	e01a      	b.n	801224c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801221c:	2b00      	cmp	r3, #0
 801221e:	d014      	beq.n	801224a <USBD_CDC_EP0_RxReady+0x4e>
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012226:	2bff      	cmp	r3, #255	@ 0xff
 8012228:	d00f      	beq.n	801224a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012230:	689b      	ldr	r3, [r3, #8]
 8012232:	68fa      	ldr	r2, [r7, #12]
 8012234:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012238:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 801223a:	68fa      	ldr	r2, [r7, #12]
 801223c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012240:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	22ff      	movs	r2, #255	@ 0xff
 8012246:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801224a:	2300      	movs	r3, #0
}
 801224c:	4618      	mov	r0, r3
 801224e:	3710      	adds	r7, #16
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}

08012254 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012254:	b480      	push	{r7}
 8012256:	b083      	sub	sp, #12
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	2243      	movs	r2, #67	@ 0x43
 8012260:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012262:	4b03      	ldr	r3, [pc, #12]	@ (8012270 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012264:	4618      	mov	r0, r3
 8012266:	370c      	adds	r7, #12
 8012268:	46bd      	mov	sp, r7
 801226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801226e:	4770      	bx	lr
 8012270:	200000b0 	.word	0x200000b0

08012274 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012274:	b480      	push	{r7}
 8012276:	b083      	sub	sp, #12
 8012278:	af00      	add	r7, sp, #0
 801227a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2243      	movs	r2, #67	@ 0x43
 8012280:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8012282:	4b03      	ldr	r3, [pc, #12]	@ (8012290 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012284:	4618      	mov	r0, r3
 8012286:	370c      	adds	r7, #12
 8012288:	46bd      	mov	sp, r7
 801228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228e:	4770      	bx	lr
 8012290:	2000006c 	.word	0x2000006c

08012294 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012294:	b480      	push	{r7}
 8012296:	b083      	sub	sp, #12
 8012298:	af00      	add	r7, sp, #0
 801229a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2243      	movs	r2, #67	@ 0x43
 80122a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80122a2:	4b03      	ldr	r3, [pc, #12]	@ (80122b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80122a4:	4618      	mov	r0, r3
 80122a6:	370c      	adds	r7, #12
 80122a8:	46bd      	mov	sp, r7
 80122aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ae:	4770      	bx	lr
 80122b0:	200000f4 	.word	0x200000f4

080122b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80122b4:	b480      	push	{r7}
 80122b6:	b083      	sub	sp, #12
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	220a      	movs	r2, #10
 80122c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80122c2:	4b03      	ldr	r3, [pc, #12]	@ (80122d0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	370c      	adds	r7, #12
 80122c8:	46bd      	mov	sp, r7
 80122ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ce:	4770      	bx	lr
 80122d0:	20000028 	.word	0x20000028

080122d4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80122d4:	b480      	push	{r7}
 80122d6:	b083      	sub	sp, #12
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d101      	bne.n	80122e8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80122e4:	2303      	movs	r3, #3
 80122e6:	e004      	b.n	80122f2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	683a      	ldr	r2, [r7, #0]
 80122ec:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80122f0:	2300      	movs	r3, #0
}
 80122f2:	4618      	mov	r0, r3
 80122f4:	370c      	adds	r7, #12
 80122f6:	46bd      	mov	sp, r7
 80122f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122fc:	4770      	bx	lr

080122fe <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80122fe:	b480      	push	{r7}
 8012300:	b087      	sub	sp, #28
 8012302:	af00      	add	r7, sp, #0
 8012304:	60f8      	str	r0, [r7, #12]
 8012306:	60b9      	str	r1, [r7, #8]
 8012308:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012310:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012312:	697b      	ldr	r3, [r7, #20]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d101      	bne.n	801231c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012318:	2303      	movs	r3, #3
 801231a:	e008      	b.n	801232e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 801231c:	697b      	ldr	r3, [r7, #20]
 801231e:	68ba      	ldr	r2, [r7, #8]
 8012320:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	687a      	ldr	r2, [r7, #4]
 8012328:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801232c:	2300      	movs	r3, #0
}
 801232e:	4618      	mov	r0, r3
 8012330:	371c      	adds	r7, #28
 8012332:	46bd      	mov	sp, r7
 8012334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012338:	4770      	bx	lr

0801233a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801233a:	b480      	push	{r7}
 801233c:	b085      	sub	sp, #20
 801233e:	af00      	add	r7, sp, #0
 8012340:	6078      	str	r0, [r7, #4]
 8012342:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801234a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d101      	bne.n	8012356 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8012352:	2303      	movs	r3, #3
 8012354:	e004      	b.n	8012360 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	683a      	ldr	r2, [r7, #0]
 801235a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801235e:	2300      	movs	r3, #0
}
 8012360:	4618      	mov	r0, r3
 8012362:	3714      	adds	r7, #20
 8012364:	46bd      	mov	sp, r7
 8012366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236a:	4770      	bx	lr

0801236c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b084      	sub	sp, #16
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801237a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 801237c:	2301      	movs	r3, #1
 801237e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012386:	2b00      	cmp	r3, #0
 8012388:	d101      	bne.n	801238e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801238a:	2303      	movs	r3, #3
 801238c:	e01a      	b.n	80123c4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801238e:	68bb      	ldr	r3, [r7, #8]
 8012390:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012394:	2b00      	cmp	r3, #0
 8012396:	d114      	bne.n	80123c2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	2201      	movs	r2, #1
 801239c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80123aa:	68bb      	ldr	r3, [r7, #8]
 80123ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80123b0:	68bb      	ldr	r3, [r7, #8]
 80123b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80123b6:	2181      	movs	r1, #129	@ 0x81
 80123b8:	6878      	ldr	r0, [r7, #4]
 80123ba:	f004 fdee 	bl	8016f9a <USBD_LL_Transmit>

    ret = USBD_OK;
 80123be:	2300      	movs	r3, #0
 80123c0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80123c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80123c4:	4618      	mov	r0, r3
 80123c6:	3710      	adds	r7, #16
 80123c8:	46bd      	mov	sp, r7
 80123ca:	bd80      	pop	{r7, pc}

080123cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b084      	sub	sp, #16
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80123da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d101      	bne.n	80123ea <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80123e6:	2303      	movs	r3, #3
 80123e8:	e016      	b.n	8012418 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	7c1b      	ldrb	r3, [r3, #16]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d109      	bne.n	8012406 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80123f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80123fc:	2101      	movs	r1, #1
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f004 fdec 	bl	8016fdc <USBD_LL_PrepareReceive>
 8012404:	e007      	b.n	8012416 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801240c:	2340      	movs	r3, #64	@ 0x40
 801240e:	2101      	movs	r1, #1
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f004 fde3 	bl	8016fdc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012416:	2300      	movs	r3, #0
}
 8012418:	4618      	mov	r0, r3
 801241a:	3710      	adds	r7, #16
 801241c:	46bd      	mov	sp, r7
 801241e:	bd80      	pop	{r7, pc}

08012420 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012420:	b580      	push	{r7, lr}
 8012422:	b086      	sub	sp, #24
 8012424:	af00      	add	r7, sp, #0
 8012426:	60f8      	str	r0, [r7, #12]
 8012428:	60b9      	str	r1, [r7, #8]
 801242a:	4613      	mov	r3, r2
 801242c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d101      	bne.n	8012438 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012434:	2303      	movs	r3, #3
 8012436:	e01f      	b.n	8012478 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	2200      	movs	r2, #0
 801243c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	2200      	movs	r2, #0
 8012444:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	2200      	movs	r2, #0
 801244c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012450:	68bb      	ldr	r3, [r7, #8]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d003      	beq.n	801245e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	68ba      	ldr	r2, [r7, #8]
 801245a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	2201      	movs	r2, #1
 8012462:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	79fa      	ldrb	r2, [r7, #7]
 801246a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801246c:	68f8      	ldr	r0, [r7, #12]
 801246e:	f004 fc4b 	bl	8016d08 <USBD_LL_Init>
 8012472:	4603      	mov	r3, r0
 8012474:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012476:	7dfb      	ldrb	r3, [r7, #23]
}
 8012478:	4618      	mov	r0, r3
 801247a:	3718      	adds	r7, #24
 801247c:	46bd      	mov	sp, r7
 801247e:	bd80      	pop	{r7, pc}

08012480 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b084      	sub	sp, #16
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
 8012488:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801248a:	2300      	movs	r3, #0
 801248c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801248e:	683b      	ldr	r3, [r7, #0]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d101      	bne.n	8012498 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012494:	2303      	movs	r3, #3
 8012496:	e016      	b.n	80124c6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	683a      	ldr	r2, [r7, #0]
 801249c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80124a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d00b      	beq.n	80124c4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80124b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124b4:	f107 020e 	add.w	r2, r7, #14
 80124b8:	4610      	mov	r0, r2
 80124ba:	4798      	blx	r3
 80124bc:	4602      	mov	r2, r0
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80124c4:	2300      	movs	r3, #0
}
 80124c6:	4618      	mov	r0, r3
 80124c8:	3710      	adds	r7, #16
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd80      	pop	{r7, pc}

080124ce <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80124ce:	b580      	push	{r7, lr}
 80124d0:	b082      	sub	sp, #8
 80124d2:	af00      	add	r7, sp, #0
 80124d4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80124d6:	6878      	ldr	r0, [r7, #4]
 80124d8:	f004 fc76 	bl	8016dc8 <USBD_LL_Start>
 80124dc:	4603      	mov	r3, r0
}
 80124de:	4618      	mov	r0, r3
 80124e0:	3708      	adds	r7, #8
 80124e2:	46bd      	mov	sp, r7
 80124e4:	bd80      	pop	{r7, pc}

080124e6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80124e6:	b480      	push	{r7}
 80124e8:	b083      	sub	sp, #12
 80124ea:	af00      	add	r7, sp, #0
 80124ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80124ee:	2300      	movs	r3, #0
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	370c      	adds	r7, #12
 80124f4:	46bd      	mov	sp, r7
 80124f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124fa:	4770      	bx	lr

080124fc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	b084      	sub	sp, #16
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
 8012504:	460b      	mov	r3, r1
 8012506:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012508:	2303      	movs	r3, #3
 801250a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012512:	2b00      	cmp	r3, #0
 8012514:	d009      	beq.n	801252a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	78fa      	ldrb	r2, [r7, #3]
 8012520:	4611      	mov	r1, r2
 8012522:	6878      	ldr	r0, [r7, #4]
 8012524:	4798      	blx	r3
 8012526:	4603      	mov	r3, r0
 8012528:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801252a:	7bfb      	ldrb	r3, [r7, #15]
}
 801252c:	4618      	mov	r0, r3
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b082      	sub	sp, #8
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
 801253c:	460b      	mov	r3, r1
 801253e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012546:	2b00      	cmp	r3, #0
 8012548:	d007      	beq.n	801255a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012550:	685b      	ldr	r3, [r3, #4]
 8012552:	78fa      	ldrb	r2, [r7, #3]
 8012554:	4611      	mov	r1, r2
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	4798      	blx	r3
  }

  return USBD_OK;
 801255a:	2300      	movs	r3, #0
}
 801255c:	4618      	mov	r0, r3
 801255e:	3708      	adds	r7, #8
 8012560:	46bd      	mov	sp, r7
 8012562:	bd80      	pop	{r7, pc}

08012564 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b084      	sub	sp, #16
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
 801256c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012574:	6839      	ldr	r1, [r7, #0]
 8012576:	4618      	mov	r0, r3
 8012578:	f000 ff48 	bl	801340c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	2201      	movs	r2, #1
 8012580:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801258a:	461a      	mov	r2, r3
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012598:	f003 031f 	and.w	r3, r3, #31
 801259c:	2b02      	cmp	r3, #2
 801259e:	d01a      	beq.n	80125d6 <USBD_LL_SetupStage+0x72>
 80125a0:	2b02      	cmp	r3, #2
 80125a2:	d822      	bhi.n	80125ea <USBD_LL_SetupStage+0x86>
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d002      	beq.n	80125ae <USBD_LL_SetupStage+0x4a>
 80125a8:	2b01      	cmp	r3, #1
 80125aa:	d00a      	beq.n	80125c2 <USBD_LL_SetupStage+0x5e>
 80125ac:	e01d      	b.n	80125ea <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80125b4:	4619      	mov	r1, r3
 80125b6:	6878      	ldr	r0, [r7, #4]
 80125b8:	f000 f9f0 	bl	801299c <USBD_StdDevReq>
 80125bc:	4603      	mov	r3, r0
 80125be:	73fb      	strb	r3, [r7, #15]
      break;
 80125c0:	e020      	b.n	8012604 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80125c8:	4619      	mov	r1, r3
 80125ca:	6878      	ldr	r0, [r7, #4]
 80125cc:	f000 fa54 	bl	8012a78 <USBD_StdItfReq>
 80125d0:	4603      	mov	r3, r0
 80125d2:	73fb      	strb	r3, [r7, #15]
      break;
 80125d4:	e016      	b.n	8012604 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80125dc:	4619      	mov	r1, r3
 80125de:	6878      	ldr	r0, [r7, #4]
 80125e0:	f000 fa93 	bl	8012b0a <USBD_StdEPReq>
 80125e4:	4603      	mov	r3, r0
 80125e6:	73fb      	strb	r3, [r7, #15]
      break;
 80125e8:	e00c      	b.n	8012604 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80125f0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80125f4:	b2db      	uxtb	r3, r3
 80125f6:	4619      	mov	r1, r3
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f004 fc45 	bl	8016e88 <USBD_LL_StallEP>
 80125fe:	4603      	mov	r3, r0
 8012600:	73fb      	strb	r3, [r7, #15]
      break;
 8012602:	bf00      	nop
  }

  return ret;
 8012604:	7bfb      	ldrb	r3, [r7, #15]
}
 8012606:	4618      	mov	r0, r3
 8012608:	3710      	adds	r7, #16
 801260a:	46bd      	mov	sp, r7
 801260c:	bd80      	pop	{r7, pc}

0801260e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801260e:	b580      	push	{r7, lr}
 8012610:	b086      	sub	sp, #24
 8012612:	af00      	add	r7, sp, #0
 8012614:	60f8      	str	r0, [r7, #12]
 8012616:	460b      	mov	r3, r1
 8012618:	607a      	str	r2, [r7, #4]
 801261a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801261c:	7afb      	ldrb	r3, [r7, #11]
 801261e:	2b00      	cmp	r3, #0
 8012620:	d138      	bne.n	8012694 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012628:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012630:	2b03      	cmp	r3, #3
 8012632:	d14a      	bne.n	80126ca <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012634:	693b      	ldr	r3, [r7, #16]
 8012636:	689a      	ldr	r2, [r3, #8]
 8012638:	693b      	ldr	r3, [r7, #16]
 801263a:	68db      	ldr	r3, [r3, #12]
 801263c:	429a      	cmp	r2, r3
 801263e:	d913      	bls.n	8012668 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012640:	693b      	ldr	r3, [r7, #16]
 8012642:	689a      	ldr	r2, [r3, #8]
 8012644:	693b      	ldr	r3, [r7, #16]
 8012646:	68db      	ldr	r3, [r3, #12]
 8012648:	1ad2      	subs	r2, r2, r3
 801264a:	693b      	ldr	r3, [r7, #16]
 801264c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801264e:	693b      	ldr	r3, [r7, #16]
 8012650:	68da      	ldr	r2, [r3, #12]
 8012652:	693b      	ldr	r3, [r7, #16]
 8012654:	689b      	ldr	r3, [r3, #8]
 8012656:	4293      	cmp	r3, r2
 8012658:	bf28      	it	cs
 801265a:	4613      	movcs	r3, r2
 801265c:	461a      	mov	r2, r3
 801265e:	6879      	ldr	r1, [r7, #4]
 8012660:	68f8      	ldr	r0, [r7, #12]
 8012662:	f000 ffc7 	bl	80135f4 <USBD_CtlContinueRx>
 8012666:	e030      	b.n	80126ca <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801266e:	b2db      	uxtb	r3, r3
 8012670:	2b03      	cmp	r3, #3
 8012672:	d10b      	bne.n	801268c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801267a:	691b      	ldr	r3, [r3, #16]
 801267c:	2b00      	cmp	r3, #0
 801267e:	d005      	beq.n	801268c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012680:	68fb      	ldr	r3, [r7, #12]
 8012682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012686:	691b      	ldr	r3, [r3, #16]
 8012688:	68f8      	ldr	r0, [r7, #12]
 801268a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801268c:	68f8      	ldr	r0, [r7, #12]
 801268e:	f000 ffc2 	bl	8013616 <USBD_CtlSendStatus>
 8012692:	e01a      	b.n	80126ca <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801269a:	b2db      	uxtb	r3, r3
 801269c:	2b03      	cmp	r3, #3
 801269e:	d114      	bne.n	80126ca <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80126a6:	699b      	ldr	r3, [r3, #24]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d00e      	beq.n	80126ca <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80126b2:	699b      	ldr	r3, [r3, #24]
 80126b4:	7afa      	ldrb	r2, [r7, #11]
 80126b6:	4611      	mov	r1, r2
 80126b8:	68f8      	ldr	r0, [r7, #12]
 80126ba:	4798      	blx	r3
 80126bc:	4603      	mov	r3, r0
 80126be:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80126c0:	7dfb      	ldrb	r3, [r7, #23]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d001      	beq.n	80126ca <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80126c6:	7dfb      	ldrb	r3, [r7, #23]
 80126c8:	e000      	b.n	80126cc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80126ca:	2300      	movs	r3, #0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3718      	adds	r7, #24
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b086      	sub	sp, #24
 80126d8:	af00      	add	r7, sp, #0
 80126da:	60f8      	str	r0, [r7, #12]
 80126dc:	460b      	mov	r3, r1
 80126de:	607a      	str	r2, [r7, #4]
 80126e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80126e2:	7afb      	ldrb	r3, [r7, #11]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d16b      	bne.n	80127c0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	3314      	adds	r3, #20
 80126ec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80126f4:	2b02      	cmp	r3, #2
 80126f6:	d156      	bne.n	80127a6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80126f8:	693b      	ldr	r3, [r7, #16]
 80126fa:	689a      	ldr	r2, [r3, #8]
 80126fc:	693b      	ldr	r3, [r7, #16]
 80126fe:	68db      	ldr	r3, [r3, #12]
 8012700:	429a      	cmp	r2, r3
 8012702:	d914      	bls.n	801272e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	689a      	ldr	r2, [r3, #8]
 8012708:	693b      	ldr	r3, [r7, #16]
 801270a:	68db      	ldr	r3, [r3, #12]
 801270c:	1ad2      	subs	r2, r2, r3
 801270e:	693b      	ldr	r3, [r7, #16]
 8012710:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012712:	693b      	ldr	r3, [r7, #16]
 8012714:	689b      	ldr	r3, [r3, #8]
 8012716:	461a      	mov	r2, r3
 8012718:	6879      	ldr	r1, [r7, #4]
 801271a:	68f8      	ldr	r0, [r7, #12]
 801271c:	f000 ff3c 	bl	8013598 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012720:	2300      	movs	r3, #0
 8012722:	2200      	movs	r2, #0
 8012724:	2100      	movs	r1, #0
 8012726:	68f8      	ldr	r0, [r7, #12]
 8012728:	f004 fc58 	bl	8016fdc <USBD_LL_PrepareReceive>
 801272c:	e03b      	b.n	80127a6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801272e:	693b      	ldr	r3, [r7, #16]
 8012730:	68da      	ldr	r2, [r3, #12]
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	689b      	ldr	r3, [r3, #8]
 8012736:	429a      	cmp	r2, r3
 8012738:	d11c      	bne.n	8012774 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801273a:	693b      	ldr	r3, [r7, #16]
 801273c:	685a      	ldr	r2, [r3, #4]
 801273e:	693b      	ldr	r3, [r7, #16]
 8012740:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012742:	429a      	cmp	r2, r3
 8012744:	d316      	bcc.n	8012774 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012746:	693b      	ldr	r3, [r7, #16]
 8012748:	685a      	ldr	r2, [r3, #4]
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012750:	429a      	cmp	r2, r3
 8012752:	d20f      	bcs.n	8012774 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012754:	2200      	movs	r2, #0
 8012756:	2100      	movs	r1, #0
 8012758:	68f8      	ldr	r0, [r7, #12]
 801275a:	f000 ff1d 	bl	8013598 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	2200      	movs	r2, #0
 8012762:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012766:	2300      	movs	r3, #0
 8012768:	2200      	movs	r2, #0
 801276a:	2100      	movs	r1, #0
 801276c:	68f8      	ldr	r0, [r7, #12]
 801276e:	f004 fc35 	bl	8016fdc <USBD_LL_PrepareReceive>
 8012772:	e018      	b.n	80127a6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801277a:	b2db      	uxtb	r3, r3
 801277c:	2b03      	cmp	r3, #3
 801277e:	d10b      	bne.n	8012798 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012786:	68db      	ldr	r3, [r3, #12]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d005      	beq.n	8012798 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012792:	68db      	ldr	r3, [r3, #12]
 8012794:	68f8      	ldr	r0, [r7, #12]
 8012796:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012798:	2180      	movs	r1, #128	@ 0x80
 801279a:	68f8      	ldr	r0, [r7, #12]
 801279c:	f004 fb74 	bl	8016e88 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80127a0:	68f8      	ldr	r0, [r7, #12]
 80127a2:	f000 ff4b 	bl	801363c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80127ac:	2b01      	cmp	r3, #1
 80127ae:	d122      	bne.n	80127f6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80127b0:	68f8      	ldr	r0, [r7, #12]
 80127b2:	f7ff fe98 	bl	80124e6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	2200      	movs	r2, #0
 80127ba:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80127be:	e01a      	b.n	80127f6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80127c6:	b2db      	uxtb	r3, r3
 80127c8:	2b03      	cmp	r3, #3
 80127ca:	d114      	bne.n	80127f6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127d2:	695b      	ldr	r3, [r3, #20]
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d00e      	beq.n	80127f6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127de:	695b      	ldr	r3, [r3, #20]
 80127e0:	7afa      	ldrb	r2, [r7, #11]
 80127e2:	4611      	mov	r1, r2
 80127e4:	68f8      	ldr	r0, [r7, #12]
 80127e6:	4798      	blx	r3
 80127e8:	4603      	mov	r3, r0
 80127ea:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80127ec:	7dfb      	ldrb	r3, [r7, #23]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d001      	beq.n	80127f6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80127f2:	7dfb      	ldrb	r3, [r7, #23]
 80127f4:	e000      	b.n	80127f8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80127f6:	2300      	movs	r3, #0
}
 80127f8:	4618      	mov	r0, r3
 80127fa:	3718      	adds	r7, #24
 80127fc:	46bd      	mov	sp, r7
 80127fe:	bd80      	pop	{r7, pc}

08012800 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b082      	sub	sp, #8
 8012804:	af00      	add	r7, sp, #0
 8012806:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	2201      	movs	r2, #1
 801280c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	2200      	movs	r2, #0
 8012814:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2200      	movs	r2, #0
 801281c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2200      	movs	r2, #0
 8012822:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801282c:	2b00      	cmp	r3, #0
 801282e:	d101      	bne.n	8012834 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8012830:	2303      	movs	r3, #3
 8012832:	e02f      	b.n	8012894 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801283a:	2b00      	cmp	r3, #0
 801283c:	d00f      	beq.n	801285e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012844:	685b      	ldr	r3, [r3, #4]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d009      	beq.n	801285e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012850:	685b      	ldr	r3, [r3, #4]
 8012852:	687a      	ldr	r2, [r7, #4]
 8012854:	6852      	ldr	r2, [r2, #4]
 8012856:	b2d2      	uxtb	r2, r2
 8012858:	4611      	mov	r1, r2
 801285a:	6878      	ldr	r0, [r7, #4]
 801285c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801285e:	2340      	movs	r3, #64	@ 0x40
 8012860:	2200      	movs	r2, #0
 8012862:	2100      	movs	r1, #0
 8012864:	6878      	ldr	r0, [r7, #4]
 8012866:	f004 faca 	bl	8016dfe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	2201      	movs	r2, #1
 801286e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	2240      	movs	r2, #64	@ 0x40
 8012876:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801287a:	2340      	movs	r3, #64	@ 0x40
 801287c:	2200      	movs	r2, #0
 801287e:	2180      	movs	r1, #128	@ 0x80
 8012880:	6878      	ldr	r0, [r7, #4]
 8012882:	f004 fabc 	bl	8016dfe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	2201      	movs	r2, #1
 801288a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	2240      	movs	r2, #64	@ 0x40
 8012890:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8012892:	2300      	movs	r3, #0
}
 8012894:	4618      	mov	r0, r3
 8012896:	3708      	adds	r7, #8
 8012898:	46bd      	mov	sp, r7
 801289a:	bd80      	pop	{r7, pc}

0801289c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801289c:	b480      	push	{r7}
 801289e:	b083      	sub	sp, #12
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
 80128a4:	460b      	mov	r3, r1
 80128a6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	78fa      	ldrb	r2, [r7, #3]
 80128ac:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80128ae:	2300      	movs	r3, #0
}
 80128b0:	4618      	mov	r0, r3
 80128b2:	370c      	adds	r7, #12
 80128b4:	46bd      	mov	sp, r7
 80128b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ba:	4770      	bx	lr

080128bc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80128bc:	b480      	push	{r7}
 80128be:	b083      	sub	sp, #12
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128ca:	b2da      	uxtb	r2, r3
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	2204      	movs	r2, #4
 80128d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80128da:	2300      	movs	r3, #0
}
 80128dc:	4618      	mov	r0, r3
 80128de:	370c      	adds	r7, #12
 80128e0:	46bd      	mov	sp, r7
 80128e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e6:	4770      	bx	lr

080128e8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80128e8:	b480      	push	{r7}
 80128ea:	b083      	sub	sp, #12
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128f6:	b2db      	uxtb	r3, r3
 80128f8:	2b04      	cmp	r3, #4
 80128fa:	d106      	bne.n	801290a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012902:	b2da      	uxtb	r2, r3
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801290a:	2300      	movs	r3, #0
}
 801290c:	4618      	mov	r0, r3
 801290e:	370c      	adds	r7, #12
 8012910:	46bd      	mov	sp, r7
 8012912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012916:	4770      	bx	lr

08012918 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b082      	sub	sp, #8
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012926:	2b00      	cmp	r3, #0
 8012928:	d101      	bne.n	801292e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801292a:	2303      	movs	r3, #3
 801292c:	e012      	b.n	8012954 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012934:	b2db      	uxtb	r3, r3
 8012936:	2b03      	cmp	r3, #3
 8012938:	d10b      	bne.n	8012952 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012940:	69db      	ldr	r3, [r3, #28]
 8012942:	2b00      	cmp	r3, #0
 8012944:	d005      	beq.n	8012952 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801294c:	69db      	ldr	r3, [r3, #28]
 801294e:	6878      	ldr	r0, [r7, #4]
 8012950:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012952:	2300      	movs	r3, #0
}
 8012954:	4618      	mov	r0, r3
 8012956:	3708      	adds	r7, #8
 8012958:	46bd      	mov	sp, r7
 801295a:	bd80      	pop	{r7, pc}

0801295c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801295c:	b480      	push	{r7}
 801295e:	b087      	sub	sp, #28
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012968:	697b      	ldr	r3, [r7, #20]
 801296a:	781b      	ldrb	r3, [r3, #0]
 801296c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801296e:	697b      	ldr	r3, [r7, #20]
 8012970:	3301      	adds	r3, #1
 8012972:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012974:	697b      	ldr	r3, [r7, #20]
 8012976:	781b      	ldrb	r3, [r3, #0]
 8012978:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801297a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801297e:	021b      	lsls	r3, r3, #8
 8012980:	b21a      	sxth	r2, r3
 8012982:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012986:	4313      	orrs	r3, r2
 8012988:	b21b      	sxth	r3, r3
 801298a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801298c:	89fb      	ldrh	r3, [r7, #14]
}
 801298e:	4618      	mov	r0, r3
 8012990:	371c      	adds	r7, #28
 8012992:	46bd      	mov	sp, r7
 8012994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012998:	4770      	bx	lr
	...

0801299c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b084      	sub	sp, #16
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
 80129a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80129a6:	2300      	movs	r3, #0
 80129a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80129aa:	683b      	ldr	r3, [r7, #0]
 80129ac:	781b      	ldrb	r3, [r3, #0]
 80129ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80129b2:	2b40      	cmp	r3, #64	@ 0x40
 80129b4:	d005      	beq.n	80129c2 <USBD_StdDevReq+0x26>
 80129b6:	2b40      	cmp	r3, #64	@ 0x40
 80129b8:	d853      	bhi.n	8012a62 <USBD_StdDevReq+0xc6>
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d00b      	beq.n	80129d6 <USBD_StdDevReq+0x3a>
 80129be:	2b20      	cmp	r3, #32
 80129c0:	d14f      	bne.n	8012a62 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129c8:	689b      	ldr	r3, [r3, #8]
 80129ca:	6839      	ldr	r1, [r7, #0]
 80129cc:	6878      	ldr	r0, [r7, #4]
 80129ce:	4798      	blx	r3
 80129d0:	4603      	mov	r3, r0
 80129d2:	73fb      	strb	r3, [r7, #15]
      break;
 80129d4:	e04a      	b.n	8012a6c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80129d6:	683b      	ldr	r3, [r7, #0]
 80129d8:	785b      	ldrb	r3, [r3, #1]
 80129da:	2b09      	cmp	r3, #9
 80129dc:	d83b      	bhi.n	8012a56 <USBD_StdDevReq+0xba>
 80129de:	a201      	add	r2, pc, #4	@ (adr r2, 80129e4 <USBD_StdDevReq+0x48>)
 80129e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129e4:	08012a39 	.word	0x08012a39
 80129e8:	08012a4d 	.word	0x08012a4d
 80129ec:	08012a57 	.word	0x08012a57
 80129f0:	08012a43 	.word	0x08012a43
 80129f4:	08012a57 	.word	0x08012a57
 80129f8:	08012a17 	.word	0x08012a17
 80129fc:	08012a0d 	.word	0x08012a0d
 8012a00:	08012a57 	.word	0x08012a57
 8012a04:	08012a2f 	.word	0x08012a2f
 8012a08:	08012a21 	.word	0x08012a21
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012a0c:	6839      	ldr	r1, [r7, #0]
 8012a0e:	6878      	ldr	r0, [r7, #4]
 8012a10:	f000 f9de 	bl	8012dd0 <USBD_GetDescriptor>
          break;
 8012a14:	e024      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012a16:	6839      	ldr	r1, [r7, #0]
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f000 fb6d 	bl	80130f8 <USBD_SetAddress>
          break;
 8012a1e:	e01f      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012a20:	6839      	ldr	r1, [r7, #0]
 8012a22:	6878      	ldr	r0, [r7, #4]
 8012a24:	f000 fbac 	bl	8013180 <USBD_SetConfig>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	73fb      	strb	r3, [r7, #15]
          break;
 8012a2c:	e018      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012a2e:	6839      	ldr	r1, [r7, #0]
 8012a30:	6878      	ldr	r0, [r7, #4]
 8012a32:	f000 fc4b 	bl	80132cc <USBD_GetConfig>
          break;
 8012a36:	e013      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012a38:	6839      	ldr	r1, [r7, #0]
 8012a3a:	6878      	ldr	r0, [r7, #4]
 8012a3c:	f000 fc7c 	bl	8013338 <USBD_GetStatus>
          break;
 8012a40:	e00e      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012a42:	6839      	ldr	r1, [r7, #0]
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f000 fcab 	bl	80133a0 <USBD_SetFeature>
          break;
 8012a4a:	e009      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012a4c:	6839      	ldr	r1, [r7, #0]
 8012a4e:	6878      	ldr	r0, [r7, #4]
 8012a50:	f000 fcba 	bl	80133c8 <USBD_ClrFeature>
          break;
 8012a54:	e004      	b.n	8012a60 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8012a56:	6839      	ldr	r1, [r7, #0]
 8012a58:	6878      	ldr	r0, [r7, #4]
 8012a5a:	f000 fd11 	bl	8013480 <USBD_CtlError>
          break;
 8012a5e:	bf00      	nop
      }
      break;
 8012a60:	e004      	b.n	8012a6c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8012a62:	6839      	ldr	r1, [r7, #0]
 8012a64:	6878      	ldr	r0, [r7, #4]
 8012a66:	f000 fd0b 	bl	8013480 <USBD_CtlError>
      break;
 8012a6a:	bf00      	nop
  }

  return ret;
 8012a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a6e:	4618      	mov	r0, r3
 8012a70:	3710      	adds	r7, #16
 8012a72:	46bd      	mov	sp, r7
 8012a74:	bd80      	pop	{r7, pc}
 8012a76:	bf00      	nop

08012a78 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b084      	sub	sp, #16
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
 8012a80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012a82:	2300      	movs	r3, #0
 8012a84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012a86:	683b      	ldr	r3, [r7, #0]
 8012a88:	781b      	ldrb	r3, [r3, #0]
 8012a8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012a8e:	2b40      	cmp	r3, #64	@ 0x40
 8012a90:	d005      	beq.n	8012a9e <USBD_StdItfReq+0x26>
 8012a92:	2b40      	cmp	r3, #64	@ 0x40
 8012a94:	d82f      	bhi.n	8012af6 <USBD_StdItfReq+0x7e>
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d001      	beq.n	8012a9e <USBD_StdItfReq+0x26>
 8012a9a:	2b20      	cmp	r3, #32
 8012a9c:	d12b      	bne.n	8012af6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012aa4:	b2db      	uxtb	r3, r3
 8012aa6:	3b01      	subs	r3, #1
 8012aa8:	2b02      	cmp	r3, #2
 8012aaa:	d81d      	bhi.n	8012ae8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	889b      	ldrh	r3, [r3, #4]
 8012ab0:	b2db      	uxtb	r3, r3
 8012ab2:	2b01      	cmp	r3, #1
 8012ab4:	d813      	bhi.n	8012ade <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012abc:	689b      	ldr	r3, [r3, #8]
 8012abe:	6839      	ldr	r1, [r7, #0]
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	4798      	blx	r3
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012ac8:	683b      	ldr	r3, [r7, #0]
 8012aca:	88db      	ldrh	r3, [r3, #6]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d110      	bne.n	8012af2 <USBD_StdItfReq+0x7a>
 8012ad0:	7bfb      	ldrb	r3, [r7, #15]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d10d      	bne.n	8012af2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012ad6:	6878      	ldr	r0, [r7, #4]
 8012ad8:	f000 fd9d 	bl	8013616 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012adc:	e009      	b.n	8012af2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8012ade:	6839      	ldr	r1, [r7, #0]
 8012ae0:	6878      	ldr	r0, [r7, #4]
 8012ae2:	f000 fccd 	bl	8013480 <USBD_CtlError>
          break;
 8012ae6:	e004      	b.n	8012af2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012ae8:	6839      	ldr	r1, [r7, #0]
 8012aea:	6878      	ldr	r0, [r7, #4]
 8012aec:	f000 fcc8 	bl	8013480 <USBD_CtlError>
          break;
 8012af0:	e000      	b.n	8012af4 <USBD_StdItfReq+0x7c>
          break;
 8012af2:	bf00      	nop
      }
      break;
 8012af4:	e004      	b.n	8012b00 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012af6:	6839      	ldr	r1, [r7, #0]
 8012af8:	6878      	ldr	r0, [r7, #4]
 8012afa:	f000 fcc1 	bl	8013480 <USBD_CtlError>
      break;
 8012afe:	bf00      	nop
  }

  return ret;
 8012b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b02:	4618      	mov	r0, r3
 8012b04:	3710      	adds	r7, #16
 8012b06:	46bd      	mov	sp, r7
 8012b08:	bd80      	pop	{r7, pc}

08012b0a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b0a:	b580      	push	{r7, lr}
 8012b0c:	b084      	sub	sp, #16
 8012b0e:	af00      	add	r7, sp, #0
 8012b10:	6078      	str	r0, [r7, #4]
 8012b12:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012b14:	2300      	movs	r3, #0
 8012b16:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	889b      	ldrh	r3, [r3, #4]
 8012b1c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	781b      	ldrb	r3, [r3, #0]
 8012b22:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012b26:	2b40      	cmp	r3, #64	@ 0x40
 8012b28:	d007      	beq.n	8012b3a <USBD_StdEPReq+0x30>
 8012b2a:	2b40      	cmp	r3, #64	@ 0x40
 8012b2c:	f200 8145 	bhi.w	8012dba <USBD_StdEPReq+0x2b0>
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d00c      	beq.n	8012b4e <USBD_StdEPReq+0x44>
 8012b34:	2b20      	cmp	r3, #32
 8012b36:	f040 8140 	bne.w	8012dba <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b40:	689b      	ldr	r3, [r3, #8]
 8012b42:	6839      	ldr	r1, [r7, #0]
 8012b44:	6878      	ldr	r0, [r7, #4]
 8012b46:	4798      	blx	r3
 8012b48:	4603      	mov	r3, r0
 8012b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8012b4c:	e13a      	b.n	8012dc4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	785b      	ldrb	r3, [r3, #1]
 8012b52:	2b03      	cmp	r3, #3
 8012b54:	d007      	beq.n	8012b66 <USBD_StdEPReq+0x5c>
 8012b56:	2b03      	cmp	r3, #3
 8012b58:	f300 8129 	bgt.w	8012dae <USBD_StdEPReq+0x2a4>
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d07f      	beq.n	8012c60 <USBD_StdEPReq+0x156>
 8012b60:	2b01      	cmp	r3, #1
 8012b62:	d03c      	beq.n	8012bde <USBD_StdEPReq+0xd4>
 8012b64:	e123      	b.n	8012dae <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b6c:	b2db      	uxtb	r3, r3
 8012b6e:	2b02      	cmp	r3, #2
 8012b70:	d002      	beq.n	8012b78 <USBD_StdEPReq+0x6e>
 8012b72:	2b03      	cmp	r3, #3
 8012b74:	d016      	beq.n	8012ba4 <USBD_StdEPReq+0x9a>
 8012b76:	e02c      	b.n	8012bd2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012b78:	7bbb      	ldrb	r3, [r7, #14]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d00d      	beq.n	8012b9a <USBD_StdEPReq+0x90>
 8012b7e:	7bbb      	ldrb	r3, [r7, #14]
 8012b80:	2b80      	cmp	r3, #128	@ 0x80
 8012b82:	d00a      	beq.n	8012b9a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012b84:	7bbb      	ldrb	r3, [r7, #14]
 8012b86:	4619      	mov	r1, r3
 8012b88:	6878      	ldr	r0, [r7, #4]
 8012b8a:	f004 f97d 	bl	8016e88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012b8e:	2180      	movs	r1, #128	@ 0x80
 8012b90:	6878      	ldr	r0, [r7, #4]
 8012b92:	f004 f979 	bl	8016e88 <USBD_LL_StallEP>
 8012b96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012b98:	e020      	b.n	8012bdc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012b9a:	6839      	ldr	r1, [r7, #0]
 8012b9c:	6878      	ldr	r0, [r7, #4]
 8012b9e:	f000 fc6f 	bl	8013480 <USBD_CtlError>
              break;
 8012ba2:	e01b      	b.n	8012bdc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012ba4:	683b      	ldr	r3, [r7, #0]
 8012ba6:	885b      	ldrh	r3, [r3, #2]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d10e      	bne.n	8012bca <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012bac:	7bbb      	ldrb	r3, [r7, #14]
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d00b      	beq.n	8012bca <USBD_StdEPReq+0xc0>
 8012bb2:	7bbb      	ldrb	r3, [r7, #14]
 8012bb4:	2b80      	cmp	r3, #128	@ 0x80
 8012bb6:	d008      	beq.n	8012bca <USBD_StdEPReq+0xc0>
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	88db      	ldrh	r3, [r3, #6]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d104      	bne.n	8012bca <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012bc0:	7bbb      	ldrb	r3, [r7, #14]
 8012bc2:	4619      	mov	r1, r3
 8012bc4:	6878      	ldr	r0, [r7, #4]
 8012bc6:	f004 f95f 	bl	8016e88 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012bca:	6878      	ldr	r0, [r7, #4]
 8012bcc:	f000 fd23 	bl	8013616 <USBD_CtlSendStatus>

              break;
 8012bd0:	e004      	b.n	8012bdc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012bd2:	6839      	ldr	r1, [r7, #0]
 8012bd4:	6878      	ldr	r0, [r7, #4]
 8012bd6:	f000 fc53 	bl	8013480 <USBD_CtlError>
              break;
 8012bda:	bf00      	nop
          }
          break;
 8012bdc:	e0ec      	b.n	8012db8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012be4:	b2db      	uxtb	r3, r3
 8012be6:	2b02      	cmp	r3, #2
 8012be8:	d002      	beq.n	8012bf0 <USBD_StdEPReq+0xe6>
 8012bea:	2b03      	cmp	r3, #3
 8012bec:	d016      	beq.n	8012c1c <USBD_StdEPReq+0x112>
 8012bee:	e030      	b.n	8012c52 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012bf0:	7bbb      	ldrb	r3, [r7, #14]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d00d      	beq.n	8012c12 <USBD_StdEPReq+0x108>
 8012bf6:	7bbb      	ldrb	r3, [r7, #14]
 8012bf8:	2b80      	cmp	r3, #128	@ 0x80
 8012bfa:	d00a      	beq.n	8012c12 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012bfc:	7bbb      	ldrb	r3, [r7, #14]
 8012bfe:	4619      	mov	r1, r3
 8012c00:	6878      	ldr	r0, [r7, #4]
 8012c02:	f004 f941 	bl	8016e88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012c06:	2180      	movs	r1, #128	@ 0x80
 8012c08:	6878      	ldr	r0, [r7, #4]
 8012c0a:	f004 f93d 	bl	8016e88 <USBD_LL_StallEP>
 8012c0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012c10:	e025      	b.n	8012c5e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8012c12:	6839      	ldr	r1, [r7, #0]
 8012c14:	6878      	ldr	r0, [r7, #4]
 8012c16:	f000 fc33 	bl	8013480 <USBD_CtlError>
              break;
 8012c1a:	e020      	b.n	8012c5e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	885b      	ldrh	r3, [r3, #2]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d11b      	bne.n	8012c5c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012c24:	7bbb      	ldrb	r3, [r7, #14]
 8012c26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d004      	beq.n	8012c38 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012c2e:	7bbb      	ldrb	r3, [r7, #14]
 8012c30:	4619      	mov	r1, r3
 8012c32:	6878      	ldr	r0, [r7, #4]
 8012c34:	f004 f947 	bl	8016ec6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012c38:	6878      	ldr	r0, [r7, #4]
 8012c3a:	f000 fcec 	bl	8013616 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c44:	689b      	ldr	r3, [r3, #8]
 8012c46:	6839      	ldr	r1, [r7, #0]
 8012c48:	6878      	ldr	r0, [r7, #4]
 8012c4a:	4798      	blx	r3
 8012c4c:	4603      	mov	r3, r0
 8012c4e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8012c50:	e004      	b.n	8012c5c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8012c52:	6839      	ldr	r1, [r7, #0]
 8012c54:	6878      	ldr	r0, [r7, #4]
 8012c56:	f000 fc13 	bl	8013480 <USBD_CtlError>
              break;
 8012c5a:	e000      	b.n	8012c5e <USBD_StdEPReq+0x154>
              break;
 8012c5c:	bf00      	nop
          }
          break;
 8012c5e:	e0ab      	b.n	8012db8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c66:	b2db      	uxtb	r3, r3
 8012c68:	2b02      	cmp	r3, #2
 8012c6a:	d002      	beq.n	8012c72 <USBD_StdEPReq+0x168>
 8012c6c:	2b03      	cmp	r3, #3
 8012c6e:	d032      	beq.n	8012cd6 <USBD_StdEPReq+0x1cc>
 8012c70:	e097      	b.n	8012da2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012c72:	7bbb      	ldrb	r3, [r7, #14]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d007      	beq.n	8012c88 <USBD_StdEPReq+0x17e>
 8012c78:	7bbb      	ldrb	r3, [r7, #14]
 8012c7a:	2b80      	cmp	r3, #128	@ 0x80
 8012c7c:	d004      	beq.n	8012c88 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8012c7e:	6839      	ldr	r1, [r7, #0]
 8012c80:	6878      	ldr	r0, [r7, #4]
 8012c82:	f000 fbfd 	bl	8013480 <USBD_CtlError>
                break;
 8012c86:	e091      	b.n	8012dac <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	da0b      	bge.n	8012ca8 <USBD_StdEPReq+0x19e>
 8012c90:	7bbb      	ldrb	r3, [r7, #14]
 8012c92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012c96:	4613      	mov	r3, r2
 8012c98:	009b      	lsls	r3, r3, #2
 8012c9a:	4413      	add	r3, r2
 8012c9c:	009b      	lsls	r3, r3, #2
 8012c9e:	3310      	adds	r3, #16
 8012ca0:	687a      	ldr	r2, [r7, #4]
 8012ca2:	4413      	add	r3, r2
 8012ca4:	3304      	adds	r3, #4
 8012ca6:	e00b      	b.n	8012cc0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012ca8:	7bbb      	ldrb	r3, [r7, #14]
 8012caa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012cae:	4613      	mov	r3, r2
 8012cb0:	009b      	lsls	r3, r3, #2
 8012cb2:	4413      	add	r3, r2
 8012cb4:	009b      	lsls	r3, r3, #2
 8012cb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012cba:	687a      	ldr	r2, [r7, #4]
 8012cbc:	4413      	add	r3, r2
 8012cbe:	3304      	adds	r3, #4
 8012cc0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012cc2:	68bb      	ldr	r3, [r7, #8]
 8012cc4:	2200      	movs	r2, #0
 8012cc6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012cc8:	68bb      	ldr	r3, [r7, #8]
 8012cca:	2202      	movs	r2, #2
 8012ccc:	4619      	mov	r1, r3
 8012cce:	6878      	ldr	r0, [r7, #4]
 8012cd0:	f000 fc47 	bl	8013562 <USBD_CtlSendData>
              break;
 8012cd4:	e06a      	b.n	8012dac <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012cd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	da11      	bge.n	8012d02 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012cde:	7bbb      	ldrb	r3, [r7, #14]
 8012ce0:	f003 020f 	and.w	r2, r3, #15
 8012ce4:	6879      	ldr	r1, [r7, #4]
 8012ce6:	4613      	mov	r3, r2
 8012ce8:	009b      	lsls	r3, r3, #2
 8012cea:	4413      	add	r3, r2
 8012cec:	009b      	lsls	r3, r3, #2
 8012cee:	440b      	add	r3, r1
 8012cf0:	3324      	adds	r3, #36	@ 0x24
 8012cf2:	881b      	ldrh	r3, [r3, #0]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d117      	bne.n	8012d28 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012cf8:	6839      	ldr	r1, [r7, #0]
 8012cfa:	6878      	ldr	r0, [r7, #4]
 8012cfc:	f000 fbc0 	bl	8013480 <USBD_CtlError>
                  break;
 8012d00:	e054      	b.n	8012dac <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012d02:	7bbb      	ldrb	r3, [r7, #14]
 8012d04:	f003 020f 	and.w	r2, r3, #15
 8012d08:	6879      	ldr	r1, [r7, #4]
 8012d0a:	4613      	mov	r3, r2
 8012d0c:	009b      	lsls	r3, r3, #2
 8012d0e:	4413      	add	r3, r2
 8012d10:	009b      	lsls	r3, r3, #2
 8012d12:	440b      	add	r3, r1
 8012d14:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012d18:	881b      	ldrh	r3, [r3, #0]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d104      	bne.n	8012d28 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012d1e:	6839      	ldr	r1, [r7, #0]
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f000 fbad 	bl	8013480 <USBD_CtlError>
                  break;
 8012d26:	e041      	b.n	8012dac <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012d28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	da0b      	bge.n	8012d48 <USBD_StdEPReq+0x23e>
 8012d30:	7bbb      	ldrb	r3, [r7, #14]
 8012d32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012d36:	4613      	mov	r3, r2
 8012d38:	009b      	lsls	r3, r3, #2
 8012d3a:	4413      	add	r3, r2
 8012d3c:	009b      	lsls	r3, r3, #2
 8012d3e:	3310      	adds	r3, #16
 8012d40:	687a      	ldr	r2, [r7, #4]
 8012d42:	4413      	add	r3, r2
 8012d44:	3304      	adds	r3, #4
 8012d46:	e00b      	b.n	8012d60 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012d48:	7bbb      	ldrb	r3, [r7, #14]
 8012d4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012d4e:	4613      	mov	r3, r2
 8012d50:	009b      	lsls	r3, r3, #2
 8012d52:	4413      	add	r3, r2
 8012d54:	009b      	lsls	r3, r3, #2
 8012d56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012d5a:	687a      	ldr	r2, [r7, #4]
 8012d5c:	4413      	add	r3, r2
 8012d5e:	3304      	adds	r3, #4
 8012d60:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012d62:	7bbb      	ldrb	r3, [r7, #14]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d002      	beq.n	8012d6e <USBD_StdEPReq+0x264>
 8012d68:	7bbb      	ldrb	r3, [r7, #14]
 8012d6a:	2b80      	cmp	r3, #128	@ 0x80
 8012d6c:	d103      	bne.n	8012d76 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	2200      	movs	r2, #0
 8012d72:	601a      	str	r2, [r3, #0]
 8012d74:	e00e      	b.n	8012d94 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012d76:	7bbb      	ldrb	r3, [r7, #14]
 8012d78:	4619      	mov	r1, r3
 8012d7a:	6878      	ldr	r0, [r7, #4]
 8012d7c:	f004 f8c2 	bl	8016f04 <USBD_LL_IsStallEP>
 8012d80:	4603      	mov	r3, r0
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d003      	beq.n	8012d8e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8012d86:	68bb      	ldr	r3, [r7, #8]
 8012d88:	2201      	movs	r2, #1
 8012d8a:	601a      	str	r2, [r3, #0]
 8012d8c:	e002      	b.n	8012d94 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8012d8e:	68bb      	ldr	r3, [r7, #8]
 8012d90:	2200      	movs	r2, #0
 8012d92:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012d94:	68bb      	ldr	r3, [r7, #8]
 8012d96:	2202      	movs	r2, #2
 8012d98:	4619      	mov	r1, r3
 8012d9a:	6878      	ldr	r0, [r7, #4]
 8012d9c:	f000 fbe1 	bl	8013562 <USBD_CtlSendData>
              break;
 8012da0:	e004      	b.n	8012dac <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8012da2:	6839      	ldr	r1, [r7, #0]
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f000 fb6b 	bl	8013480 <USBD_CtlError>
              break;
 8012daa:	bf00      	nop
          }
          break;
 8012dac:	e004      	b.n	8012db8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8012dae:	6839      	ldr	r1, [r7, #0]
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	f000 fb65 	bl	8013480 <USBD_CtlError>
          break;
 8012db6:	bf00      	nop
      }
      break;
 8012db8:	e004      	b.n	8012dc4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8012dba:	6839      	ldr	r1, [r7, #0]
 8012dbc:	6878      	ldr	r0, [r7, #4]
 8012dbe:	f000 fb5f 	bl	8013480 <USBD_CtlError>
      break;
 8012dc2:	bf00      	nop
  }

  return ret;
 8012dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	3710      	adds	r7, #16
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bd80      	pop	{r7, pc}
	...

08012dd0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b084      	sub	sp, #16
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
 8012dd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012dda:	2300      	movs	r3, #0
 8012ddc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012dde:	2300      	movs	r3, #0
 8012de0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012de2:	2300      	movs	r3, #0
 8012de4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012de6:	683b      	ldr	r3, [r7, #0]
 8012de8:	885b      	ldrh	r3, [r3, #2]
 8012dea:	0a1b      	lsrs	r3, r3, #8
 8012dec:	b29b      	uxth	r3, r3
 8012dee:	3b01      	subs	r3, #1
 8012df0:	2b0e      	cmp	r3, #14
 8012df2:	f200 8152 	bhi.w	801309a <USBD_GetDescriptor+0x2ca>
 8012df6:	a201      	add	r2, pc, #4	@ (adr r2, 8012dfc <USBD_GetDescriptor+0x2c>)
 8012df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dfc:	08012e6d 	.word	0x08012e6d
 8012e00:	08012e85 	.word	0x08012e85
 8012e04:	08012ec5 	.word	0x08012ec5
 8012e08:	0801309b 	.word	0x0801309b
 8012e0c:	0801309b 	.word	0x0801309b
 8012e10:	0801303b 	.word	0x0801303b
 8012e14:	08013067 	.word	0x08013067
 8012e18:	0801309b 	.word	0x0801309b
 8012e1c:	0801309b 	.word	0x0801309b
 8012e20:	0801309b 	.word	0x0801309b
 8012e24:	0801309b 	.word	0x0801309b
 8012e28:	0801309b 	.word	0x0801309b
 8012e2c:	0801309b 	.word	0x0801309b
 8012e30:	0801309b 	.word	0x0801309b
 8012e34:	08012e39 	.word	0x08012e39
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012e3e:	69db      	ldr	r3, [r3, #28]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d00b      	beq.n	8012e5c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012e4a:	69db      	ldr	r3, [r3, #28]
 8012e4c:	687a      	ldr	r2, [r7, #4]
 8012e4e:	7c12      	ldrb	r2, [r2, #16]
 8012e50:	f107 0108 	add.w	r1, r7, #8
 8012e54:	4610      	mov	r0, r2
 8012e56:	4798      	blx	r3
 8012e58:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012e5a:	e126      	b.n	80130aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012e5c:	6839      	ldr	r1, [r7, #0]
 8012e5e:	6878      	ldr	r0, [r7, #4]
 8012e60:	f000 fb0e 	bl	8013480 <USBD_CtlError>
        err++;
 8012e64:	7afb      	ldrb	r3, [r7, #11]
 8012e66:	3301      	adds	r3, #1
 8012e68:	72fb      	strb	r3, [r7, #11]
      break;
 8012e6a:	e11e      	b.n	80130aa <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	687a      	ldr	r2, [r7, #4]
 8012e76:	7c12      	ldrb	r2, [r2, #16]
 8012e78:	f107 0108 	add.w	r1, r7, #8
 8012e7c:	4610      	mov	r0, r2
 8012e7e:	4798      	blx	r3
 8012e80:	60f8      	str	r0, [r7, #12]
      break;
 8012e82:	e112      	b.n	80130aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	7c1b      	ldrb	r3, [r3, #16]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d10d      	bne.n	8012ea8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e94:	f107 0208 	add.w	r2, r7, #8
 8012e98:	4610      	mov	r0, r2
 8012e9a:	4798      	blx	r3
 8012e9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	3301      	adds	r3, #1
 8012ea2:	2202      	movs	r2, #2
 8012ea4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012ea6:	e100      	b.n	80130aa <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012eb0:	f107 0208 	add.w	r2, r7, #8
 8012eb4:	4610      	mov	r0, r2
 8012eb6:	4798      	blx	r3
 8012eb8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	3301      	adds	r3, #1
 8012ebe:	2202      	movs	r2, #2
 8012ec0:	701a      	strb	r2, [r3, #0]
      break;
 8012ec2:	e0f2      	b.n	80130aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012ec4:	683b      	ldr	r3, [r7, #0]
 8012ec6:	885b      	ldrh	r3, [r3, #2]
 8012ec8:	b2db      	uxtb	r3, r3
 8012eca:	2b05      	cmp	r3, #5
 8012ecc:	f200 80ac 	bhi.w	8013028 <USBD_GetDescriptor+0x258>
 8012ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8012ed8 <USBD_GetDescriptor+0x108>)
 8012ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ed6:	bf00      	nop
 8012ed8:	08012ef1 	.word	0x08012ef1
 8012edc:	08012f25 	.word	0x08012f25
 8012ee0:	08012f59 	.word	0x08012f59
 8012ee4:	08012f8d 	.word	0x08012f8d
 8012ee8:	08012fc1 	.word	0x08012fc1
 8012eec:	08012ff5 	.word	0x08012ff5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012ef6:	685b      	ldr	r3, [r3, #4]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d00b      	beq.n	8012f14 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f02:	685b      	ldr	r3, [r3, #4]
 8012f04:	687a      	ldr	r2, [r7, #4]
 8012f06:	7c12      	ldrb	r2, [r2, #16]
 8012f08:	f107 0108 	add.w	r1, r7, #8
 8012f0c:	4610      	mov	r0, r2
 8012f0e:	4798      	blx	r3
 8012f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012f12:	e091      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012f14:	6839      	ldr	r1, [r7, #0]
 8012f16:	6878      	ldr	r0, [r7, #4]
 8012f18:	f000 fab2 	bl	8013480 <USBD_CtlError>
            err++;
 8012f1c:	7afb      	ldrb	r3, [r7, #11]
 8012f1e:	3301      	adds	r3, #1
 8012f20:	72fb      	strb	r3, [r7, #11]
          break;
 8012f22:	e089      	b.n	8013038 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f2a:	689b      	ldr	r3, [r3, #8]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d00b      	beq.n	8012f48 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f36:	689b      	ldr	r3, [r3, #8]
 8012f38:	687a      	ldr	r2, [r7, #4]
 8012f3a:	7c12      	ldrb	r2, [r2, #16]
 8012f3c:	f107 0108 	add.w	r1, r7, #8
 8012f40:	4610      	mov	r0, r2
 8012f42:	4798      	blx	r3
 8012f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012f46:	e077      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012f48:	6839      	ldr	r1, [r7, #0]
 8012f4a:	6878      	ldr	r0, [r7, #4]
 8012f4c:	f000 fa98 	bl	8013480 <USBD_CtlError>
            err++;
 8012f50:	7afb      	ldrb	r3, [r7, #11]
 8012f52:	3301      	adds	r3, #1
 8012f54:	72fb      	strb	r3, [r7, #11]
          break;
 8012f56:	e06f      	b.n	8013038 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f5e:	68db      	ldr	r3, [r3, #12]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d00b      	beq.n	8012f7c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f6a:	68db      	ldr	r3, [r3, #12]
 8012f6c:	687a      	ldr	r2, [r7, #4]
 8012f6e:	7c12      	ldrb	r2, [r2, #16]
 8012f70:	f107 0108 	add.w	r1, r7, #8
 8012f74:	4610      	mov	r0, r2
 8012f76:	4798      	blx	r3
 8012f78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012f7a:	e05d      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012f7c:	6839      	ldr	r1, [r7, #0]
 8012f7e:	6878      	ldr	r0, [r7, #4]
 8012f80:	f000 fa7e 	bl	8013480 <USBD_CtlError>
            err++;
 8012f84:	7afb      	ldrb	r3, [r7, #11]
 8012f86:	3301      	adds	r3, #1
 8012f88:	72fb      	strb	r3, [r7, #11]
          break;
 8012f8a:	e055      	b.n	8013038 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f92:	691b      	ldr	r3, [r3, #16]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d00b      	beq.n	8012fb0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012f9e:	691b      	ldr	r3, [r3, #16]
 8012fa0:	687a      	ldr	r2, [r7, #4]
 8012fa2:	7c12      	ldrb	r2, [r2, #16]
 8012fa4:	f107 0108 	add.w	r1, r7, #8
 8012fa8:	4610      	mov	r0, r2
 8012faa:	4798      	blx	r3
 8012fac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012fae:	e043      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012fb0:	6839      	ldr	r1, [r7, #0]
 8012fb2:	6878      	ldr	r0, [r7, #4]
 8012fb4:	f000 fa64 	bl	8013480 <USBD_CtlError>
            err++;
 8012fb8:	7afb      	ldrb	r3, [r7, #11]
 8012fba:	3301      	adds	r3, #1
 8012fbc:	72fb      	strb	r3, [r7, #11]
          break;
 8012fbe:	e03b      	b.n	8013038 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012fc6:	695b      	ldr	r3, [r3, #20]
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d00b      	beq.n	8012fe4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012fd2:	695b      	ldr	r3, [r3, #20]
 8012fd4:	687a      	ldr	r2, [r7, #4]
 8012fd6:	7c12      	ldrb	r2, [r2, #16]
 8012fd8:	f107 0108 	add.w	r1, r7, #8
 8012fdc:	4610      	mov	r0, r2
 8012fde:	4798      	blx	r3
 8012fe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012fe2:	e029      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012fe4:	6839      	ldr	r1, [r7, #0]
 8012fe6:	6878      	ldr	r0, [r7, #4]
 8012fe8:	f000 fa4a 	bl	8013480 <USBD_CtlError>
            err++;
 8012fec:	7afb      	ldrb	r3, [r7, #11]
 8012fee:	3301      	adds	r3, #1
 8012ff0:	72fb      	strb	r3, [r7, #11]
          break;
 8012ff2:	e021      	b.n	8013038 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012ffa:	699b      	ldr	r3, [r3, #24]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d00b      	beq.n	8013018 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013006:	699b      	ldr	r3, [r3, #24]
 8013008:	687a      	ldr	r2, [r7, #4]
 801300a:	7c12      	ldrb	r2, [r2, #16]
 801300c:	f107 0108 	add.w	r1, r7, #8
 8013010:	4610      	mov	r0, r2
 8013012:	4798      	blx	r3
 8013014:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013016:	e00f      	b.n	8013038 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013018:	6839      	ldr	r1, [r7, #0]
 801301a:	6878      	ldr	r0, [r7, #4]
 801301c:	f000 fa30 	bl	8013480 <USBD_CtlError>
            err++;
 8013020:	7afb      	ldrb	r3, [r7, #11]
 8013022:	3301      	adds	r3, #1
 8013024:	72fb      	strb	r3, [r7, #11]
          break;
 8013026:	e007      	b.n	8013038 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013028:	6839      	ldr	r1, [r7, #0]
 801302a:	6878      	ldr	r0, [r7, #4]
 801302c:	f000 fa28 	bl	8013480 <USBD_CtlError>
          err++;
 8013030:	7afb      	ldrb	r3, [r7, #11]
 8013032:	3301      	adds	r3, #1
 8013034:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013036:	bf00      	nop
      }
      break;
 8013038:	e037      	b.n	80130aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	7c1b      	ldrb	r3, [r3, #16]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d109      	bne.n	8013056 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801304a:	f107 0208 	add.w	r2, r7, #8
 801304e:	4610      	mov	r0, r2
 8013050:	4798      	blx	r3
 8013052:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013054:	e029      	b.n	80130aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013056:	6839      	ldr	r1, [r7, #0]
 8013058:	6878      	ldr	r0, [r7, #4]
 801305a:	f000 fa11 	bl	8013480 <USBD_CtlError>
        err++;
 801305e:	7afb      	ldrb	r3, [r7, #11]
 8013060:	3301      	adds	r3, #1
 8013062:	72fb      	strb	r3, [r7, #11]
      break;
 8013064:	e021      	b.n	80130aa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	7c1b      	ldrb	r3, [r3, #16]
 801306a:	2b00      	cmp	r3, #0
 801306c:	d10d      	bne.n	801308a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013076:	f107 0208 	add.w	r2, r7, #8
 801307a:	4610      	mov	r0, r2
 801307c:	4798      	blx	r3
 801307e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	3301      	adds	r3, #1
 8013084:	2207      	movs	r2, #7
 8013086:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013088:	e00f      	b.n	80130aa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801308a:	6839      	ldr	r1, [r7, #0]
 801308c:	6878      	ldr	r0, [r7, #4]
 801308e:	f000 f9f7 	bl	8013480 <USBD_CtlError>
        err++;
 8013092:	7afb      	ldrb	r3, [r7, #11]
 8013094:	3301      	adds	r3, #1
 8013096:	72fb      	strb	r3, [r7, #11]
      break;
 8013098:	e007      	b.n	80130aa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801309a:	6839      	ldr	r1, [r7, #0]
 801309c:	6878      	ldr	r0, [r7, #4]
 801309e:	f000 f9ef 	bl	8013480 <USBD_CtlError>
      err++;
 80130a2:	7afb      	ldrb	r3, [r7, #11]
 80130a4:	3301      	adds	r3, #1
 80130a6:	72fb      	strb	r3, [r7, #11]
      break;
 80130a8:	bf00      	nop
  }

  if (err != 0U)
 80130aa:	7afb      	ldrb	r3, [r7, #11]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d11e      	bne.n	80130ee <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	88db      	ldrh	r3, [r3, #6]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d016      	beq.n	80130e6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80130b8:	893b      	ldrh	r3, [r7, #8]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d00e      	beq.n	80130dc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80130be:	683b      	ldr	r3, [r7, #0]
 80130c0:	88da      	ldrh	r2, [r3, #6]
 80130c2:	893b      	ldrh	r3, [r7, #8]
 80130c4:	4293      	cmp	r3, r2
 80130c6:	bf28      	it	cs
 80130c8:	4613      	movcs	r3, r2
 80130ca:	b29b      	uxth	r3, r3
 80130cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80130ce:	893b      	ldrh	r3, [r7, #8]
 80130d0:	461a      	mov	r2, r3
 80130d2:	68f9      	ldr	r1, [r7, #12]
 80130d4:	6878      	ldr	r0, [r7, #4]
 80130d6:	f000 fa44 	bl	8013562 <USBD_CtlSendData>
 80130da:	e009      	b.n	80130f0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80130dc:	6839      	ldr	r1, [r7, #0]
 80130de:	6878      	ldr	r0, [r7, #4]
 80130e0:	f000 f9ce 	bl	8013480 <USBD_CtlError>
 80130e4:	e004      	b.n	80130f0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80130e6:	6878      	ldr	r0, [r7, #4]
 80130e8:	f000 fa95 	bl	8013616 <USBD_CtlSendStatus>
 80130ec:	e000      	b.n	80130f0 <USBD_GetDescriptor+0x320>
    return;
 80130ee:	bf00      	nop
  }
}
 80130f0:	3710      	adds	r7, #16
 80130f2:	46bd      	mov	sp, r7
 80130f4:	bd80      	pop	{r7, pc}
 80130f6:	bf00      	nop

080130f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130f8:	b580      	push	{r7, lr}
 80130fa:	b084      	sub	sp, #16
 80130fc:	af00      	add	r7, sp, #0
 80130fe:	6078      	str	r0, [r7, #4]
 8013100:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	889b      	ldrh	r3, [r3, #4]
 8013106:	2b00      	cmp	r3, #0
 8013108:	d131      	bne.n	801316e <USBD_SetAddress+0x76>
 801310a:	683b      	ldr	r3, [r7, #0]
 801310c:	88db      	ldrh	r3, [r3, #6]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d12d      	bne.n	801316e <USBD_SetAddress+0x76>
 8013112:	683b      	ldr	r3, [r7, #0]
 8013114:	885b      	ldrh	r3, [r3, #2]
 8013116:	2b7f      	cmp	r3, #127	@ 0x7f
 8013118:	d829      	bhi.n	801316e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801311a:	683b      	ldr	r3, [r7, #0]
 801311c:	885b      	ldrh	r3, [r3, #2]
 801311e:	b2db      	uxtb	r3, r3
 8013120:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013124:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801312c:	b2db      	uxtb	r3, r3
 801312e:	2b03      	cmp	r3, #3
 8013130:	d104      	bne.n	801313c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013132:	6839      	ldr	r1, [r7, #0]
 8013134:	6878      	ldr	r0, [r7, #4]
 8013136:	f000 f9a3 	bl	8013480 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801313a:	e01d      	b.n	8013178 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	7bfa      	ldrb	r2, [r7, #15]
 8013140:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013144:	7bfb      	ldrb	r3, [r7, #15]
 8013146:	4619      	mov	r1, r3
 8013148:	6878      	ldr	r0, [r7, #4]
 801314a:	f003 ff07 	bl	8016f5c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 fa61 	bl	8013616 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013154:	7bfb      	ldrb	r3, [r7, #15]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d004      	beq.n	8013164 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	2202      	movs	r2, #2
 801315e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013162:	e009      	b.n	8013178 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	2201      	movs	r2, #1
 8013168:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801316c:	e004      	b.n	8013178 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801316e:	6839      	ldr	r1, [r7, #0]
 8013170:	6878      	ldr	r0, [r7, #4]
 8013172:	f000 f985 	bl	8013480 <USBD_CtlError>
  }
}
 8013176:	bf00      	nop
 8013178:	bf00      	nop
 801317a:	3710      	adds	r7, #16
 801317c:	46bd      	mov	sp, r7
 801317e:	bd80      	pop	{r7, pc}

08013180 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013180:	b580      	push	{r7, lr}
 8013182:	b084      	sub	sp, #16
 8013184:	af00      	add	r7, sp, #0
 8013186:	6078      	str	r0, [r7, #4]
 8013188:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801318a:	2300      	movs	r3, #0
 801318c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801318e:	683b      	ldr	r3, [r7, #0]
 8013190:	885b      	ldrh	r3, [r3, #2]
 8013192:	b2da      	uxtb	r2, r3
 8013194:	4b4c      	ldr	r3, [pc, #304]	@ (80132c8 <USBD_SetConfig+0x148>)
 8013196:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013198:	4b4b      	ldr	r3, [pc, #300]	@ (80132c8 <USBD_SetConfig+0x148>)
 801319a:	781b      	ldrb	r3, [r3, #0]
 801319c:	2b01      	cmp	r3, #1
 801319e:	d905      	bls.n	80131ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80131a0:	6839      	ldr	r1, [r7, #0]
 80131a2:	6878      	ldr	r0, [r7, #4]
 80131a4:	f000 f96c 	bl	8013480 <USBD_CtlError>
    return USBD_FAIL;
 80131a8:	2303      	movs	r3, #3
 80131aa:	e088      	b.n	80132be <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131b2:	b2db      	uxtb	r3, r3
 80131b4:	2b02      	cmp	r3, #2
 80131b6:	d002      	beq.n	80131be <USBD_SetConfig+0x3e>
 80131b8:	2b03      	cmp	r3, #3
 80131ba:	d025      	beq.n	8013208 <USBD_SetConfig+0x88>
 80131bc:	e071      	b.n	80132a2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80131be:	4b42      	ldr	r3, [pc, #264]	@ (80132c8 <USBD_SetConfig+0x148>)
 80131c0:	781b      	ldrb	r3, [r3, #0]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d01c      	beq.n	8013200 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80131c6:	4b40      	ldr	r3, [pc, #256]	@ (80132c8 <USBD_SetConfig+0x148>)
 80131c8:	781b      	ldrb	r3, [r3, #0]
 80131ca:	461a      	mov	r2, r3
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80131d0:	4b3d      	ldr	r3, [pc, #244]	@ (80132c8 <USBD_SetConfig+0x148>)
 80131d2:	781b      	ldrb	r3, [r3, #0]
 80131d4:	4619      	mov	r1, r3
 80131d6:	6878      	ldr	r0, [r7, #4]
 80131d8:	f7ff f990 	bl	80124fc <USBD_SetClassConfig>
 80131dc:	4603      	mov	r3, r0
 80131de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80131e0:	7bfb      	ldrb	r3, [r7, #15]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d004      	beq.n	80131f0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80131e6:	6839      	ldr	r1, [r7, #0]
 80131e8:	6878      	ldr	r0, [r7, #4]
 80131ea:	f000 f949 	bl	8013480 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80131ee:	e065      	b.n	80132bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80131f0:	6878      	ldr	r0, [r7, #4]
 80131f2:	f000 fa10 	bl	8013616 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	2203      	movs	r2, #3
 80131fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80131fe:	e05d      	b.n	80132bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013200:	6878      	ldr	r0, [r7, #4]
 8013202:	f000 fa08 	bl	8013616 <USBD_CtlSendStatus>
      break;
 8013206:	e059      	b.n	80132bc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013208:	4b2f      	ldr	r3, [pc, #188]	@ (80132c8 <USBD_SetConfig+0x148>)
 801320a:	781b      	ldrb	r3, [r3, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d112      	bne.n	8013236 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	2202      	movs	r2, #2
 8013214:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013218:	4b2b      	ldr	r3, [pc, #172]	@ (80132c8 <USBD_SetConfig+0x148>)
 801321a:	781b      	ldrb	r3, [r3, #0]
 801321c:	461a      	mov	r2, r3
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013222:	4b29      	ldr	r3, [pc, #164]	@ (80132c8 <USBD_SetConfig+0x148>)
 8013224:	781b      	ldrb	r3, [r3, #0]
 8013226:	4619      	mov	r1, r3
 8013228:	6878      	ldr	r0, [r7, #4]
 801322a:	f7ff f983 	bl	8012534 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	f000 f9f1 	bl	8013616 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013234:	e042      	b.n	80132bc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013236:	4b24      	ldr	r3, [pc, #144]	@ (80132c8 <USBD_SetConfig+0x148>)
 8013238:	781b      	ldrb	r3, [r3, #0]
 801323a:	461a      	mov	r2, r3
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	685b      	ldr	r3, [r3, #4]
 8013240:	429a      	cmp	r2, r3
 8013242:	d02a      	beq.n	801329a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	685b      	ldr	r3, [r3, #4]
 8013248:	b2db      	uxtb	r3, r3
 801324a:	4619      	mov	r1, r3
 801324c:	6878      	ldr	r0, [r7, #4]
 801324e:	f7ff f971 	bl	8012534 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013252:	4b1d      	ldr	r3, [pc, #116]	@ (80132c8 <USBD_SetConfig+0x148>)
 8013254:	781b      	ldrb	r3, [r3, #0]
 8013256:	461a      	mov	r2, r3
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801325c:	4b1a      	ldr	r3, [pc, #104]	@ (80132c8 <USBD_SetConfig+0x148>)
 801325e:	781b      	ldrb	r3, [r3, #0]
 8013260:	4619      	mov	r1, r3
 8013262:	6878      	ldr	r0, [r7, #4]
 8013264:	f7ff f94a 	bl	80124fc <USBD_SetClassConfig>
 8013268:	4603      	mov	r3, r0
 801326a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801326c:	7bfb      	ldrb	r3, [r7, #15]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d00f      	beq.n	8013292 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013272:	6839      	ldr	r1, [r7, #0]
 8013274:	6878      	ldr	r0, [r7, #4]
 8013276:	f000 f903 	bl	8013480 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	685b      	ldr	r3, [r3, #4]
 801327e:	b2db      	uxtb	r3, r3
 8013280:	4619      	mov	r1, r3
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f7ff f956 	bl	8012534 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2202      	movs	r2, #2
 801328c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013290:	e014      	b.n	80132bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013292:	6878      	ldr	r0, [r7, #4]
 8013294:	f000 f9bf 	bl	8013616 <USBD_CtlSendStatus>
      break;
 8013298:	e010      	b.n	80132bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f000 f9bb 	bl	8013616 <USBD_CtlSendStatus>
      break;
 80132a0:	e00c      	b.n	80132bc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80132a2:	6839      	ldr	r1, [r7, #0]
 80132a4:	6878      	ldr	r0, [r7, #4]
 80132a6:	f000 f8eb 	bl	8013480 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80132aa:	4b07      	ldr	r3, [pc, #28]	@ (80132c8 <USBD_SetConfig+0x148>)
 80132ac:	781b      	ldrb	r3, [r3, #0]
 80132ae:	4619      	mov	r1, r3
 80132b0:	6878      	ldr	r0, [r7, #4]
 80132b2:	f7ff f93f 	bl	8012534 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80132b6:	2303      	movs	r3, #3
 80132b8:	73fb      	strb	r3, [r7, #15]
      break;
 80132ba:	bf00      	nop
  }

  return ret;
 80132bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3710      	adds	r7, #16
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	20002909 	.word	0x20002909

080132cc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b082      	sub	sp, #8
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
 80132d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80132d6:	683b      	ldr	r3, [r7, #0]
 80132d8:	88db      	ldrh	r3, [r3, #6]
 80132da:	2b01      	cmp	r3, #1
 80132dc:	d004      	beq.n	80132e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80132de:	6839      	ldr	r1, [r7, #0]
 80132e0:	6878      	ldr	r0, [r7, #4]
 80132e2:	f000 f8cd 	bl	8013480 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80132e6:	e023      	b.n	8013330 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80132ee:	b2db      	uxtb	r3, r3
 80132f0:	2b02      	cmp	r3, #2
 80132f2:	dc02      	bgt.n	80132fa <USBD_GetConfig+0x2e>
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	dc03      	bgt.n	8013300 <USBD_GetConfig+0x34>
 80132f8:	e015      	b.n	8013326 <USBD_GetConfig+0x5a>
 80132fa:	2b03      	cmp	r3, #3
 80132fc:	d00b      	beq.n	8013316 <USBD_GetConfig+0x4a>
 80132fe:	e012      	b.n	8013326 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	2200      	movs	r2, #0
 8013304:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	3308      	adds	r3, #8
 801330a:	2201      	movs	r2, #1
 801330c:	4619      	mov	r1, r3
 801330e:	6878      	ldr	r0, [r7, #4]
 8013310:	f000 f927 	bl	8013562 <USBD_CtlSendData>
        break;
 8013314:	e00c      	b.n	8013330 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	3304      	adds	r3, #4
 801331a:	2201      	movs	r2, #1
 801331c:	4619      	mov	r1, r3
 801331e:	6878      	ldr	r0, [r7, #4]
 8013320:	f000 f91f 	bl	8013562 <USBD_CtlSendData>
        break;
 8013324:	e004      	b.n	8013330 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013326:	6839      	ldr	r1, [r7, #0]
 8013328:	6878      	ldr	r0, [r7, #4]
 801332a:	f000 f8a9 	bl	8013480 <USBD_CtlError>
        break;
 801332e:	bf00      	nop
}
 8013330:	bf00      	nop
 8013332:	3708      	adds	r7, #8
 8013334:	46bd      	mov	sp, r7
 8013336:	bd80      	pop	{r7, pc}

08013338 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b082      	sub	sp, #8
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
 8013340:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013348:	b2db      	uxtb	r3, r3
 801334a:	3b01      	subs	r3, #1
 801334c:	2b02      	cmp	r3, #2
 801334e:	d81e      	bhi.n	801338e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013350:	683b      	ldr	r3, [r7, #0]
 8013352:	88db      	ldrh	r3, [r3, #6]
 8013354:	2b02      	cmp	r3, #2
 8013356:	d004      	beq.n	8013362 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013358:	6839      	ldr	r1, [r7, #0]
 801335a:	6878      	ldr	r0, [r7, #4]
 801335c:	f000 f890 	bl	8013480 <USBD_CtlError>
        break;
 8013360:	e01a      	b.n	8013398 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2201      	movs	r2, #1
 8013366:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801336e:	2b00      	cmp	r3, #0
 8013370:	d005      	beq.n	801337e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	68db      	ldr	r3, [r3, #12]
 8013376:	f043 0202 	orr.w	r2, r3, #2
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	330c      	adds	r3, #12
 8013382:	2202      	movs	r2, #2
 8013384:	4619      	mov	r1, r3
 8013386:	6878      	ldr	r0, [r7, #4]
 8013388:	f000 f8eb 	bl	8013562 <USBD_CtlSendData>
      break;
 801338c:	e004      	b.n	8013398 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801338e:	6839      	ldr	r1, [r7, #0]
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f000 f875 	bl	8013480 <USBD_CtlError>
      break;
 8013396:	bf00      	nop
  }
}
 8013398:	bf00      	nop
 801339a:	3708      	adds	r7, #8
 801339c:	46bd      	mov	sp, r7
 801339e:	bd80      	pop	{r7, pc}

080133a0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b082      	sub	sp, #8
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
 80133a8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80133aa:	683b      	ldr	r3, [r7, #0]
 80133ac:	885b      	ldrh	r3, [r3, #2]
 80133ae:	2b01      	cmp	r3, #1
 80133b0:	d106      	bne.n	80133c0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2201      	movs	r2, #1
 80133b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80133ba:	6878      	ldr	r0, [r7, #4]
 80133bc:	f000 f92b 	bl	8013616 <USBD_CtlSendStatus>
  }
}
 80133c0:	bf00      	nop
 80133c2:	3708      	adds	r7, #8
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bd80      	pop	{r7, pc}

080133c8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b082      	sub	sp, #8
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]
 80133d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80133d8:	b2db      	uxtb	r3, r3
 80133da:	3b01      	subs	r3, #1
 80133dc:	2b02      	cmp	r3, #2
 80133de:	d80b      	bhi.n	80133f8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	885b      	ldrh	r3, [r3, #2]
 80133e4:	2b01      	cmp	r3, #1
 80133e6:	d10c      	bne.n	8013402 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	2200      	movs	r2, #0
 80133ec:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80133f0:	6878      	ldr	r0, [r7, #4]
 80133f2:	f000 f910 	bl	8013616 <USBD_CtlSendStatus>
      }
      break;
 80133f6:	e004      	b.n	8013402 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80133f8:	6839      	ldr	r1, [r7, #0]
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f000 f840 	bl	8013480 <USBD_CtlError>
      break;
 8013400:	e000      	b.n	8013404 <USBD_ClrFeature+0x3c>
      break;
 8013402:	bf00      	nop
  }
}
 8013404:	bf00      	nop
 8013406:	3708      	adds	r7, #8
 8013408:	46bd      	mov	sp, r7
 801340a:	bd80      	pop	{r7, pc}

0801340c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b084      	sub	sp, #16
 8013410:	af00      	add	r7, sp, #0
 8013412:	6078      	str	r0, [r7, #4]
 8013414:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013416:	683b      	ldr	r3, [r7, #0]
 8013418:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	781a      	ldrb	r2, [r3, #0]
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	3301      	adds	r3, #1
 8013426:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	781a      	ldrb	r2, [r3, #0]
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	3301      	adds	r3, #1
 8013434:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013436:	68f8      	ldr	r0, [r7, #12]
 8013438:	f7ff fa90 	bl	801295c <SWAPBYTE>
 801343c:	4603      	mov	r3, r0
 801343e:	461a      	mov	r2, r3
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	3301      	adds	r3, #1
 8013448:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	3301      	adds	r3, #1
 801344e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013450:	68f8      	ldr	r0, [r7, #12]
 8013452:	f7ff fa83 	bl	801295c <SWAPBYTE>
 8013456:	4603      	mov	r3, r0
 8013458:	461a      	mov	r2, r3
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	3301      	adds	r3, #1
 8013462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	3301      	adds	r3, #1
 8013468:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801346a:	68f8      	ldr	r0, [r7, #12]
 801346c:	f7ff fa76 	bl	801295c <SWAPBYTE>
 8013470:	4603      	mov	r3, r0
 8013472:	461a      	mov	r2, r3
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	80da      	strh	r2, [r3, #6]
}
 8013478:	bf00      	nop
 801347a:	3710      	adds	r7, #16
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}

08013480 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b082      	sub	sp, #8
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801348a:	2180      	movs	r1, #128	@ 0x80
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f003 fcfb 	bl	8016e88 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013492:	2100      	movs	r1, #0
 8013494:	6878      	ldr	r0, [r7, #4]
 8013496:	f003 fcf7 	bl	8016e88 <USBD_LL_StallEP>
}
 801349a:	bf00      	nop
 801349c:	3708      	adds	r7, #8
 801349e:	46bd      	mov	sp, r7
 80134a0:	bd80      	pop	{r7, pc}

080134a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80134a2:	b580      	push	{r7, lr}
 80134a4:	b086      	sub	sp, #24
 80134a6:	af00      	add	r7, sp, #0
 80134a8:	60f8      	str	r0, [r7, #12]
 80134aa:	60b9      	str	r1, [r7, #8]
 80134ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80134ae:	2300      	movs	r3, #0
 80134b0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80134b2:	68fb      	ldr	r3, [r7, #12]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d036      	beq.n	8013526 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80134bc:	6938      	ldr	r0, [r7, #16]
 80134be:	f000 f836 	bl	801352e <USBD_GetLen>
 80134c2:	4603      	mov	r3, r0
 80134c4:	3301      	adds	r3, #1
 80134c6:	b29b      	uxth	r3, r3
 80134c8:	005b      	lsls	r3, r3, #1
 80134ca:	b29a      	uxth	r2, r3
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80134d0:	7dfb      	ldrb	r3, [r7, #23]
 80134d2:	68ba      	ldr	r2, [r7, #8]
 80134d4:	4413      	add	r3, r2
 80134d6:	687a      	ldr	r2, [r7, #4]
 80134d8:	7812      	ldrb	r2, [r2, #0]
 80134da:	701a      	strb	r2, [r3, #0]
  idx++;
 80134dc:	7dfb      	ldrb	r3, [r7, #23]
 80134de:	3301      	adds	r3, #1
 80134e0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80134e2:	7dfb      	ldrb	r3, [r7, #23]
 80134e4:	68ba      	ldr	r2, [r7, #8]
 80134e6:	4413      	add	r3, r2
 80134e8:	2203      	movs	r2, #3
 80134ea:	701a      	strb	r2, [r3, #0]
  idx++;
 80134ec:	7dfb      	ldrb	r3, [r7, #23]
 80134ee:	3301      	adds	r3, #1
 80134f0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80134f2:	e013      	b.n	801351c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80134f4:	7dfb      	ldrb	r3, [r7, #23]
 80134f6:	68ba      	ldr	r2, [r7, #8]
 80134f8:	4413      	add	r3, r2
 80134fa:	693a      	ldr	r2, [r7, #16]
 80134fc:	7812      	ldrb	r2, [r2, #0]
 80134fe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013500:	693b      	ldr	r3, [r7, #16]
 8013502:	3301      	adds	r3, #1
 8013504:	613b      	str	r3, [r7, #16]
    idx++;
 8013506:	7dfb      	ldrb	r3, [r7, #23]
 8013508:	3301      	adds	r3, #1
 801350a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801350c:	7dfb      	ldrb	r3, [r7, #23]
 801350e:	68ba      	ldr	r2, [r7, #8]
 8013510:	4413      	add	r3, r2
 8013512:	2200      	movs	r2, #0
 8013514:	701a      	strb	r2, [r3, #0]
    idx++;
 8013516:	7dfb      	ldrb	r3, [r7, #23]
 8013518:	3301      	adds	r3, #1
 801351a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801351c:	693b      	ldr	r3, [r7, #16]
 801351e:	781b      	ldrb	r3, [r3, #0]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d1e7      	bne.n	80134f4 <USBD_GetString+0x52>
 8013524:	e000      	b.n	8013528 <USBD_GetString+0x86>
    return;
 8013526:	bf00      	nop
  }
}
 8013528:	3718      	adds	r7, #24
 801352a:	46bd      	mov	sp, r7
 801352c:	bd80      	pop	{r7, pc}

0801352e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801352e:	b480      	push	{r7}
 8013530:	b085      	sub	sp, #20
 8013532:	af00      	add	r7, sp, #0
 8013534:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013536:	2300      	movs	r3, #0
 8013538:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801353e:	e005      	b.n	801354c <USBD_GetLen+0x1e>
  {
    len++;
 8013540:	7bfb      	ldrb	r3, [r7, #15]
 8013542:	3301      	adds	r3, #1
 8013544:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013546:	68bb      	ldr	r3, [r7, #8]
 8013548:	3301      	adds	r3, #1
 801354a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801354c:	68bb      	ldr	r3, [r7, #8]
 801354e:	781b      	ldrb	r3, [r3, #0]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d1f5      	bne.n	8013540 <USBD_GetLen+0x12>
  }

  return len;
 8013554:	7bfb      	ldrb	r3, [r7, #15]
}
 8013556:	4618      	mov	r0, r3
 8013558:	3714      	adds	r7, #20
 801355a:	46bd      	mov	sp, r7
 801355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013560:	4770      	bx	lr

08013562 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013562:	b580      	push	{r7, lr}
 8013564:	b084      	sub	sp, #16
 8013566:	af00      	add	r7, sp, #0
 8013568:	60f8      	str	r0, [r7, #12]
 801356a:	60b9      	str	r1, [r7, #8]
 801356c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	2202      	movs	r2, #2
 8013572:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	687a      	ldr	r2, [r7, #4]
 801357a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	687a      	ldr	r2, [r7, #4]
 8013580:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	68ba      	ldr	r2, [r7, #8]
 8013586:	2100      	movs	r1, #0
 8013588:	68f8      	ldr	r0, [r7, #12]
 801358a:	f003 fd06 	bl	8016f9a <USBD_LL_Transmit>

  return USBD_OK;
 801358e:	2300      	movs	r3, #0
}
 8013590:	4618      	mov	r0, r3
 8013592:	3710      	adds	r7, #16
 8013594:	46bd      	mov	sp, r7
 8013596:	bd80      	pop	{r7, pc}

08013598 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013598:	b580      	push	{r7, lr}
 801359a:	b084      	sub	sp, #16
 801359c:	af00      	add	r7, sp, #0
 801359e:	60f8      	str	r0, [r7, #12]
 80135a0:	60b9      	str	r1, [r7, #8]
 80135a2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	68ba      	ldr	r2, [r7, #8]
 80135a8:	2100      	movs	r1, #0
 80135aa:	68f8      	ldr	r0, [r7, #12]
 80135ac:	f003 fcf5 	bl	8016f9a <USBD_LL_Transmit>

  return USBD_OK;
 80135b0:	2300      	movs	r3, #0
}
 80135b2:	4618      	mov	r0, r3
 80135b4:	3710      	adds	r7, #16
 80135b6:	46bd      	mov	sp, r7
 80135b8:	bd80      	pop	{r7, pc}

080135ba <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80135ba:	b580      	push	{r7, lr}
 80135bc:	b084      	sub	sp, #16
 80135be:	af00      	add	r7, sp, #0
 80135c0:	60f8      	str	r0, [r7, #12]
 80135c2:	60b9      	str	r1, [r7, #8]
 80135c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2203      	movs	r2, #3
 80135ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	687a      	ldr	r2, [r7, #4]
 80135d2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	687a      	ldr	r2, [r7, #4]
 80135da:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	68ba      	ldr	r2, [r7, #8]
 80135e2:	2100      	movs	r1, #0
 80135e4:	68f8      	ldr	r0, [r7, #12]
 80135e6:	f003 fcf9 	bl	8016fdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80135ea:	2300      	movs	r3, #0
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	3710      	adds	r7, #16
 80135f0:	46bd      	mov	sp, r7
 80135f2:	bd80      	pop	{r7, pc}

080135f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b084      	sub	sp, #16
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	60f8      	str	r0, [r7, #12]
 80135fc:	60b9      	str	r1, [r7, #8]
 80135fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	68ba      	ldr	r2, [r7, #8]
 8013604:	2100      	movs	r1, #0
 8013606:	68f8      	ldr	r0, [r7, #12]
 8013608:	f003 fce8 	bl	8016fdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801360c:	2300      	movs	r3, #0
}
 801360e:	4618      	mov	r0, r3
 8013610:	3710      	adds	r7, #16
 8013612:	46bd      	mov	sp, r7
 8013614:	bd80      	pop	{r7, pc}

08013616 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013616:	b580      	push	{r7, lr}
 8013618:	b082      	sub	sp, #8
 801361a:	af00      	add	r7, sp, #0
 801361c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	2204      	movs	r2, #4
 8013622:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013626:	2300      	movs	r3, #0
 8013628:	2200      	movs	r2, #0
 801362a:	2100      	movs	r1, #0
 801362c:	6878      	ldr	r0, [r7, #4]
 801362e:	f003 fcb4 	bl	8016f9a <USBD_LL_Transmit>

  return USBD_OK;
 8013632:	2300      	movs	r3, #0
}
 8013634:	4618      	mov	r0, r3
 8013636:	3708      	adds	r7, #8
 8013638:	46bd      	mov	sp, r7
 801363a:	bd80      	pop	{r7, pc}

0801363c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b082      	sub	sp, #8
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	2205      	movs	r2, #5
 8013648:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801364c:	2300      	movs	r3, #0
 801364e:	2200      	movs	r2, #0
 8013650:	2100      	movs	r1, #0
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	f003 fcc2 	bl	8016fdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013658:	2300      	movs	r3, #0
}
 801365a:	4618      	mov	r0, r3
 801365c:	3708      	adds	r7, #8
 801365e:	46bd      	mov	sp, r7
 8013660:	bd80      	pop	{r7, pc}
	...

08013664 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013664:	b580      	push	{r7, lr}
 8013666:	b084      	sub	sp, #16
 8013668:	af00      	add	r7, sp, #0
 801366a:	4603      	mov	r3, r0
 801366c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801366e:	79fb      	ldrb	r3, [r7, #7]
 8013670:	4a08      	ldr	r2, [pc, #32]	@ (8013694 <disk_status+0x30>)
 8013672:	009b      	lsls	r3, r3, #2
 8013674:	4413      	add	r3, r2
 8013676:	685b      	ldr	r3, [r3, #4]
 8013678:	685b      	ldr	r3, [r3, #4]
 801367a:	79fa      	ldrb	r2, [r7, #7]
 801367c:	4905      	ldr	r1, [pc, #20]	@ (8013694 <disk_status+0x30>)
 801367e:	440a      	add	r2, r1
 8013680:	7a12      	ldrb	r2, [r2, #8]
 8013682:	4610      	mov	r0, r2
 8013684:	4798      	blx	r3
 8013686:	4603      	mov	r3, r0
 8013688:	73fb      	strb	r3, [r7, #15]
  return stat;
 801368a:	7bfb      	ldrb	r3, [r7, #15]
}
 801368c:	4618      	mov	r0, r3
 801368e:	3710      	adds	r7, #16
 8013690:	46bd      	mov	sp, r7
 8013692:	bd80      	pop	{r7, pc}
 8013694:	20002b34 	.word	0x20002b34

08013698 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b084      	sub	sp, #16
 801369c:	af00      	add	r7, sp, #0
 801369e:	4603      	mov	r3, r0
 80136a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80136a2:	2300      	movs	r3, #0
 80136a4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80136a6:	79fb      	ldrb	r3, [r7, #7]
 80136a8:	4a0d      	ldr	r2, [pc, #52]	@ (80136e0 <disk_initialize+0x48>)
 80136aa:	5cd3      	ldrb	r3, [r2, r3]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d111      	bne.n	80136d4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80136b0:	79fb      	ldrb	r3, [r7, #7]
 80136b2:	4a0b      	ldr	r2, [pc, #44]	@ (80136e0 <disk_initialize+0x48>)
 80136b4:	2101      	movs	r1, #1
 80136b6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80136b8:	79fb      	ldrb	r3, [r7, #7]
 80136ba:	4a09      	ldr	r2, [pc, #36]	@ (80136e0 <disk_initialize+0x48>)
 80136bc:	009b      	lsls	r3, r3, #2
 80136be:	4413      	add	r3, r2
 80136c0:	685b      	ldr	r3, [r3, #4]
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	79fa      	ldrb	r2, [r7, #7]
 80136c6:	4906      	ldr	r1, [pc, #24]	@ (80136e0 <disk_initialize+0x48>)
 80136c8:	440a      	add	r2, r1
 80136ca:	7a12      	ldrb	r2, [r2, #8]
 80136cc:	4610      	mov	r0, r2
 80136ce:	4798      	blx	r3
 80136d0:	4603      	mov	r3, r0
 80136d2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80136d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80136d6:	4618      	mov	r0, r3
 80136d8:	3710      	adds	r7, #16
 80136da:	46bd      	mov	sp, r7
 80136dc:	bd80      	pop	{r7, pc}
 80136de:	bf00      	nop
 80136e0:	20002b34 	.word	0x20002b34

080136e4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80136e4:	b590      	push	{r4, r7, lr}
 80136e6:	b087      	sub	sp, #28
 80136e8:	af00      	add	r7, sp, #0
 80136ea:	60b9      	str	r1, [r7, #8]
 80136ec:	607a      	str	r2, [r7, #4]
 80136ee:	603b      	str	r3, [r7, #0]
 80136f0:	4603      	mov	r3, r0
 80136f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80136f4:	7bfb      	ldrb	r3, [r7, #15]
 80136f6:	4a0a      	ldr	r2, [pc, #40]	@ (8013720 <disk_read+0x3c>)
 80136f8:	009b      	lsls	r3, r3, #2
 80136fa:	4413      	add	r3, r2
 80136fc:	685b      	ldr	r3, [r3, #4]
 80136fe:	689c      	ldr	r4, [r3, #8]
 8013700:	7bfb      	ldrb	r3, [r7, #15]
 8013702:	4a07      	ldr	r2, [pc, #28]	@ (8013720 <disk_read+0x3c>)
 8013704:	4413      	add	r3, r2
 8013706:	7a18      	ldrb	r0, [r3, #8]
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	687a      	ldr	r2, [r7, #4]
 801370c:	68b9      	ldr	r1, [r7, #8]
 801370e:	47a0      	blx	r4
 8013710:	4603      	mov	r3, r0
 8013712:	75fb      	strb	r3, [r7, #23]
  return res;
 8013714:	7dfb      	ldrb	r3, [r7, #23]
}
 8013716:	4618      	mov	r0, r3
 8013718:	371c      	adds	r7, #28
 801371a:	46bd      	mov	sp, r7
 801371c:	bd90      	pop	{r4, r7, pc}
 801371e:	bf00      	nop
 8013720:	20002b34 	.word	0x20002b34

08013724 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8013724:	b590      	push	{r4, r7, lr}
 8013726:	b087      	sub	sp, #28
 8013728:	af00      	add	r7, sp, #0
 801372a:	60b9      	str	r1, [r7, #8]
 801372c:	607a      	str	r2, [r7, #4]
 801372e:	603b      	str	r3, [r7, #0]
 8013730:	4603      	mov	r3, r0
 8013732:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8013734:	7bfb      	ldrb	r3, [r7, #15]
 8013736:	4a0a      	ldr	r2, [pc, #40]	@ (8013760 <disk_write+0x3c>)
 8013738:	009b      	lsls	r3, r3, #2
 801373a:	4413      	add	r3, r2
 801373c:	685b      	ldr	r3, [r3, #4]
 801373e:	68dc      	ldr	r4, [r3, #12]
 8013740:	7bfb      	ldrb	r3, [r7, #15]
 8013742:	4a07      	ldr	r2, [pc, #28]	@ (8013760 <disk_write+0x3c>)
 8013744:	4413      	add	r3, r2
 8013746:	7a18      	ldrb	r0, [r3, #8]
 8013748:	683b      	ldr	r3, [r7, #0]
 801374a:	687a      	ldr	r2, [r7, #4]
 801374c:	68b9      	ldr	r1, [r7, #8]
 801374e:	47a0      	blx	r4
 8013750:	4603      	mov	r3, r0
 8013752:	75fb      	strb	r3, [r7, #23]
  return res;
 8013754:	7dfb      	ldrb	r3, [r7, #23]
}
 8013756:	4618      	mov	r0, r3
 8013758:	371c      	adds	r7, #28
 801375a:	46bd      	mov	sp, r7
 801375c:	bd90      	pop	{r4, r7, pc}
 801375e:	bf00      	nop
 8013760:	20002b34 	.word	0x20002b34

08013764 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013764:	b580      	push	{r7, lr}
 8013766:	b084      	sub	sp, #16
 8013768:	af00      	add	r7, sp, #0
 801376a:	4603      	mov	r3, r0
 801376c:	603a      	str	r2, [r7, #0]
 801376e:	71fb      	strb	r3, [r7, #7]
 8013770:	460b      	mov	r3, r1
 8013772:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013774:	79fb      	ldrb	r3, [r7, #7]
 8013776:	4a09      	ldr	r2, [pc, #36]	@ (801379c <disk_ioctl+0x38>)
 8013778:	009b      	lsls	r3, r3, #2
 801377a:	4413      	add	r3, r2
 801377c:	685b      	ldr	r3, [r3, #4]
 801377e:	691b      	ldr	r3, [r3, #16]
 8013780:	79fa      	ldrb	r2, [r7, #7]
 8013782:	4906      	ldr	r1, [pc, #24]	@ (801379c <disk_ioctl+0x38>)
 8013784:	440a      	add	r2, r1
 8013786:	7a10      	ldrb	r0, [r2, #8]
 8013788:	79b9      	ldrb	r1, [r7, #6]
 801378a:	683a      	ldr	r2, [r7, #0]
 801378c:	4798      	blx	r3
 801378e:	4603      	mov	r3, r0
 8013790:	73fb      	strb	r3, [r7, #15]
  return res;
 8013792:	7bfb      	ldrb	r3, [r7, #15]
}
 8013794:	4618      	mov	r0, r3
 8013796:	3710      	adds	r7, #16
 8013798:	46bd      	mov	sp, r7
 801379a:	bd80      	pop	{r7, pc}
 801379c:	20002b34 	.word	0x20002b34

080137a0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80137a0:	b480      	push	{r7}
 80137a2:	b085      	sub	sp, #20
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	3301      	adds	r3, #1
 80137ac:	781b      	ldrb	r3, [r3, #0]
 80137ae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80137b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80137b4:	021b      	lsls	r3, r3, #8
 80137b6:	b21a      	sxth	r2, r3
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	781b      	ldrb	r3, [r3, #0]
 80137bc:	b21b      	sxth	r3, r3
 80137be:	4313      	orrs	r3, r2
 80137c0:	b21b      	sxth	r3, r3
 80137c2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80137c4:	89fb      	ldrh	r3, [r7, #14]
}
 80137c6:	4618      	mov	r0, r3
 80137c8:	3714      	adds	r7, #20
 80137ca:	46bd      	mov	sp, r7
 80137cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137d0:	4770      	bx	lr

080137d2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80137d2:	b480      	push	{r7}
 80137d4:	b085      	sub	sp, #20
 80137d6:	af00      	add	r7, sp, #0
 80137d8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	3303      	adds	r3, #3
 80137de:	781b      	ldrb	r3, [r3, #0]
 80137e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	021b      	lsls	r3, r3, #8
 80137e6:	687a      	ldr	r2, [r7, #4]
 80137e8:	3202      	adds	r2, #2
 80137ea:	7812      	ldrb	r2, [r2, #0]
 80137ec:	4313      	orrs	r3, r2
 80137ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	021b      	lsls	r3, r3, #8
 80137f4:	687a      	ldr	r2, [r7, #4]
 80137f6:	3201      	adds	r2, #1
 80137f8:	7812      	ldrb	r2, [r2, #0]
 80137fa:	4313      	orrs	r3, r2
 80137fc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	021b      	lsls	r3, r3, #8
 8013802:	687a      	ldr	r2, [r7, #4]
 8013804:	7812      	ldrb	r2, [r2, #0]
 8013806:	4313      	orrs	r3, r2
 8013808:	60fb      	str	r3, [r7, #12]
	return rv;
 801380a:	68fb      	ldr	r3, [r7, #12]
}
 801380c:	4618      	mov	r0, r3
 801380e:	3714      	adds	r7, #20
 8013810:	46bd      	mov	sp, r7
 8013812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013816:	4770      	bx	lr

08013818 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8013818:	b480      	push	{r7}
 801381a:	b083      	sub	sp, #12
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
 8013820:	460b      	mov	r3, r1
 8013822:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	1c5a      	adds	r2, r3, #1
 8013828:	607a      	str	r2, [r7, #4]
 801382a:	887a      	ldrh	r2, [r7, #2]
 801382c:	b2d2      	uxtb	r2, r2
 801382e:	701a      	strb	r2, [r3, #0]
 8013830:	887b      	ldrh	r3, [r7, #2]
 8013832:	0a1b      	lsrs	r3, r3, #8
 8013834:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	1c5a      	adds	r2, r3, #1
 801383a:	607a      	str	r2, [r7, #4]
 801383c:	887a      	ldrh	r2, [r7, #2]
 801383e:	b2d2      	uxtb	r2, r2
 8013840:	701a      	strb	r2, [r3, #0]
}
 8013842:	bf00      	nop
 8013844:	370c      	adds	r7, #12
 8013846:	46bd      	mov	sp, r7
 8013848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801384c:	4770      	bx	lr

0801384e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801384e:	b480      	push	{r7}
 8013850:	b083      	sub	sp, #12
 8013852:	af00      	add	r7, sp, #0
 8013854:	6078      	str	r0, [r7, #4]
 8013856:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	1c5a      	adds	r2, r3, #1
 801385c:	607a      	str	r2, [r7, #4]
 801385e:	683a      	ldr	r2, [r7, #0]
 8013860:	b2d2      	uxtb	r2, r2
 8013862:	701a      	strb	r2, [r3, #0]
 8013864:	683b      	ldr	r3, [r7, #0]
 8013866:	0a1b      	lsrs	r3, r3, #8
 8013868:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	1c5a      	adds	r2, r3, #1
 801386e:	607a      	str	r2, [r7, #4]
 8013870:	683a      	ldr	r2, [r7, #0]
 8013872:	b2d2      	uxtb	r2, r2
 8013874:	701a      	strb	r2, [r3, #0]
 8013876:	683b      	ldr	r3, [r7, #0]
 8013878:	0a1b      	lsrs	r3, r3, #8
 801387a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	1c5a      	adds	r2, r3, #1
 8013880:	607a      	str	r2, [r7, #4]
 8013882:	683a      	ldr	r2, [r7, #0]
 8013884:	b2d2      	uxtb	r2, r2
 8013886:	701a      	strb	r2, [r3, #0]
 8013888:	683b      	ldr	r3, [r7, #0]
 801388a:	0a1b      	lsrs	r3, r3, #8
 801388c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	1c5a      	adds	r2, r3, #1
 8013892:	607a      	str	r2, [r7, #4]
 8013894:	683a      	ldr	r2, [r7, #0]
 8013896:	b2d2      	uxtb	r2, r2
 8013898:	701a      	strb	r2, [r3, #0]
}
 801389a:	bf00      	nop
 801389c:	370c      	adds	r7, #12
 801389e:	46bd      	mov	sp, r7
 80138a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138a4:	4770      	bx	lr

080138a6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80138a6:	b480      	push	{r7}
 80138a8:	b087      	sub	sp, #28
 80138aa:	af00      	add	r7, sp, #0
 80138ac:	60f8      	str	r0, [r7, #12]
 80138ae:	60b9      	str	r1, [r7, #8]
 80138b0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80138b6:	68bb      	ldr	r3, [r7, #8]
 80138b8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d00d      	beq.n	80138dc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80138c0:	693a      	ldr	r2, [r7, #16]
 80138c2:	1c53      	adds	r3, r2, #1
 80138c4:	613b      	str	r3, [r7, #16]
 80138c6:	697b      	ldr	r3, [r7, #20]
 80138c8:	1c59      	adds	r1, r3, #1
 80138ca:	6179      	str	r1, [r7, #20]
 80138cc:	7812      	ldrb	r2, [r2, #0]
 80138ce:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	3b01      	subs	r3, #1
 80138d4:	607b      	str	r3, [r7, #4]
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d1f1      	bne.n	80138c0 <mem_cpy+0x1a>
	}
}
 80138dc:	bf00      	nop
 80138de:	371c      	adds	r7, #28
 80138e0:	46bd      	mov	sp, r7
 80138e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138e6:	4770      	bx	lr

080138e8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80138e8:	b480      	push	{r7}
 80138ea:	b087      	sub	sp, #28
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	60f8      	str	r0, [r7, #12]
 80138f0:	60b9      	str	r1, [r7, #8]
 80138f2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	1c5a      	adds	r2, r3, #1
 80138fc:	617a      	str	r2, [r7, #20]
 80138fe:	68ba      	ldr	r2, [r7, #8]
 8013900:	b2d2      	uxtb	r2, r2
 8013902:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	3b01      	subs	r3, #1
 8013908:	607b      	str	r3, [r7, #4]
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d1f3      	bne.n	80138f8 <mem_set+0x10>
}
 8013910:	bf00      	nop
 8013912:	bf00      	nop
 8013914:	371c      	adds	r7, #28
 8013916:	46bd      	mov	sp, r7
 8013918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801391c:	4770      	bx	lr

0801391e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801391e:	b480      	push	{r7}
 8013920:	b089      	sub	sp, #36	@ 0x24
 8013922:	af00      	add	r7, sp, #0
 8013924:	60f8      	str	r0, [r7, #12]
 8013926:	60b9      	str	r1, [r7, #8]
 8013928:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	61fb      	str	r3, [r7, #28]
 801392e:	68bb      	ldr	r3, [r7, #8]
 8013930:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8013932:	2300      	movs	r3, #0
 8013934:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8013936:	69fb      	ldr	r3, [r7, #28]
 8013938:	1c5a      	adds	r2, r3, #1
 801393a:	61fa      	str	r2, [r7, #28]
 801393c:	781b      	ldrb	r3, [r3, #0]
 801393e:	4619      	mov	r1, r3
 8013940:	69bb      	ldr	r3, [r7, #24]
 8013942:	1c5a      	adds	r2, r3, #1
 8013944:	61ba      	str	r2, [r7, #24]
 8013946:	781b      	ldrb	r3, [r3, #0]
 8013948:	1acb      	subs	r3, r1, r3
 801394a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	3b01      	subs	r3, #1
 8013950:	607b      	str	r3, [r7, #4]
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d002      	beq.n	801395e <mem_cmp+0x40>
 8013958:	697b      	ldr	r3, [r7, #20]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d0eb      	beq.n	8013936 <mem_cmp+0x18>

	return r;
 801395e:	697b      	ldr	r3, [r7, #20]
}
 8013960:	4618      	mov	r0, r3
 8013962:	3724      	adds	r7, #36	@ 0x24
 8013964:	46bd      	mov	sp, r7
 8013966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801396a:	4770      	bx	lr

0801396c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801396c:	b480      	push	{r7}
 801396e:	b083      	sub	sp, #12
 8013970:	af00      	add	r7, sp, #0
 8013972:	6078      	str	r0, [r7, #4]
 8013974:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8013976:	e002      	b.n	801397e <chk_chr+0x12>
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	3301      	adds	r3, #1
 801397c:	607b      	str	r3, [r7, #4]
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	781b      	ldrb	r3, [r3, #0]
 8013982:	2b00      	cmp	r3, #0
 8013984:	d005      	beq.n	8013992 <chk_chr+0x26>
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	461a      	mov	r2, r3
 801398c:	683b      	ldr	r3, [r7, #0]
 801398e:	4293      	cmp	r3, r2
 8013990:	d1f2      	bne.n	8013978 <chk_chr+0xc>
	return *str;
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	781b      	ldrb	r3, [r3, #0]
}
 8013996:	4618      	mov	r0, r3
 8013998:	370c      	adds	r7, #12
 801399a:	46bd      	mov	sp, r7
 801399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a0:	4770      	bx	lr
	...

080139a4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80139a4:	b480      	push	{r7}
 80139a6:	b085      	sub	sp, #20
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
 80139ac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80139ae:	2300      	movs	r3, #0
 80139b0:	60bb      	str	r3, [r7, #8]
 80139b2:	68bb      	ldr	r3, [r7, #8]
 80139b4:	60fb      	str	r3, [r7, #12]
 80139b6:	e029      	b.n	8013a0c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80139b8:	4a27      	ldr	r2, [pc, #156]	@ (8013a58 <chk_lock+0xb4>)
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	011b      	lsls	r3, r3, #4
 80139be:	4413      	add	r3, r2
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d01d      	beq.n	8013a02 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80139c6:	4a24      	ldr	r2, [pc, #144]	@ (8013a58 <chk_lock+0xb4>)
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	011b      	lsls	r3, r3, #4
 80139cc:	4413      	add	r3, r2
 80139ce:	681a      	ldr	r2, [r3, #0]
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	429a      	cmp	r2, r3
 80139d6:	d116      	bne.n	8013a06 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80139d8:	4a1f      	ldr	r2, [pc, #124]	@ (8013a58 <chk_lock+0xb4>)
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	011b      	lsls	r3, r3, #4
 80139de:	4413      	add	r3, r2
 80139e0:	3304      	adds	r3, #4
 80139e2:	681a      	ldr	r2, [r3, #0]
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80139e8:	429a      	cmp	r2, r3
 80139ea:	d10c      	bne.n	8013a06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80139ec:	4a1a      	ldr	r2, [pc, #104]	@ (8013a58 <chk_lock+0xb4>)
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	011b      	lsls	r3, r3, #4
 80139f2:	4413      	add	r3, r2
 80139f4:	3308      	adds	r3, #8
 80139f6:	681a      	ldr	r2, [r3, #0]
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d102      	bne.n	8013a06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013a00:	e007      	b.n	8013a12 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8013a02:	2301      	movs	r3, #1
 8013a04:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	3301      	adds	r3, #1
 8013a0a:	60fb      	str	r3, [r7, #12]
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	2b01      	cmp	r3, #1
 8013a10:	d9d2      	bls.n	80139b8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	2b02      	cmp	r3, #2
 8013a16:	d109      	bne.n	8013a2c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013a18:	68bb      	ldr	r3, [r7, #8]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d102      	bne.n	8013a24 <chk_lock+0x80>
 8013a1e:	683b      	ldr	r3, [r7, #0]
 8013a20:	2b02      	cmp	r3, #2
 8013a22:	d101      	bne.n	8013a28 <chk_lock+0x84>
 8013a24:	2300      	movs	r3, #0
 8013a26:	e010      	b.n	8013a4a <chk_lock+0xa6>
 8013a28:	2312      	movs	r3, #18
 8013a2a:	e00e      	b.n	8013a4a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013a2c:	683b      	ldr	r3, [r7, #0]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d108      	bne.n	8013a44 <chk_lock+0xa0>
 8013a32:	4a09      	ldr	r2, [pc, #36]	@ (8013a58 <chk_lock+0xb4>)
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	011b      	lsls	r3, r3, #4
 8013a38:	4413      	add	r3, r2
 8013a3a:	330c      	adds	r3, #12
 8013a3c:	881b      	ldrh	r3, [r3, #0]
 8013a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013a42:	d101      	bne.n	8013a48 <chk_lock+0xa4>
 8013a44:	2310      	movs	r3, #16
 8013a46:	e000      	b.n	8013a4a <chk_lock+0xa6>
 8013a48:	2300      	movs	r3, #0
}
 8013a4a:	4618      	mov	r0, r3
 8013a4c:	3714      	adds	r7, #20
 8013a4e:	46bd      	mov	sp, r7
 8013a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a54:	4770      	bx	lr
 8013a56:	bf00      	nop
 8013a58:	20002914 	.word	0x20002914

08013a5c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8013a5c:	b480      	push	{r7}
 8013a5e:	b083      	sub	sp, #12
 8013a60:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013a62:	2300      	movs	r3, #0
 8013a64:	607b      	str	r3, [r7, #4]
 8013a66:	e002      	b.n	8013a6e <enq_lock+0x12>
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	3301      	adds	r3, #1
 8013a6c:	607b      	str	r3, [r7, #4]
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	2b01      	cmp	r3, #1
 8013a72:	d806      	bhi.n	8013a82 <enq_lock+0x26>
 8013a74:	4a09      	ldr	r2, [pc, #36]	@ (8013a9c <enq_lock+0x40>)
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	011b      	lsls	r3, r3, #4
 8013a7a:	4413      	add	r3, r2
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d1f2      	bne.n	8013a68 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	2b02      	cmp	r3, #2
 8013a86:	bf14      	ite	ne
 8013a88:	2301      	movne	r3, #1
 8013a8a:	2300      	moveq	r3, #0
 8013a8c:	b2db      	uxtb	r3, r3
}
 8013a8e:	4618      	mov	r0, r3
 8013a90:	370c      	adds	r7, #12
 8013a92:	46bd      	mov	sp, r7
 8013a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a98:	4770      	bx	lr
 8013a9a:	bf00      	nop
 8013a9c:	20002914 	.word	0x20002914

08013aa0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013aa0:	b480      	push	{r7}
 8013aa2:	b085      	sub	sp, #20
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
 8013aa8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013aaa:	2300      	movs	r3, #0
 8013aac:	60fb      	str	r3, [r7, #12]
 8013aae:	e01f      	b.n	8013af0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8013ab0:	4a41      	ldr	r2, [pc, #260]	@ (8013bb8 <inc_lock+0x118>)
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	011b      	lsls	r3, r3, #4
 8013ab6:	4413      	add	r3, r2
 8013ab8:	681a      	ldr	r2, [r3, #0]
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	429a      	cmp	r2, r3
 8013ac0:	d113      	bne.n	8013aea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8013ac2:	4a3d      	ldr	r2, [pc, #244]	@ (8013bb8 <inc_lock+0x118>)
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	011b      	lsls	r3, r3, #4
 8013ac8:	4413      	add	r3, r2
 8013aca:	3304      	adds	r3, #4
 8013acc:	681a      	ldr	r2, [r3, #0]
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d109      	bne.n	8013aea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8013ad6:	4a38      	ldr	r2, [pc, #224]	@ (8013bb8 <inc_lock+0x118>)
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	011b      	lsls	r3, r3, #4
 8013adc:	4413      	add	r3, r2
 8013ade:	3308      	adds	r3, #8
 8013ae0:	681a      	ldr	r2, [r3, #0]
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013ae6:	429a      	cmp	r2, r3
 8013ae8:	d006      	beq.n	8013af8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	3301      	adds	r3, #1
 8013aee:	60fb      	str	r3, [r7, #12]
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	2b01      	cmp	r3, #1
 8013af4:	d9dc      	bls.n	8013ab0 <inc_lock+0x10>
 8013af6:	e000      	b.n	8013afa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013af8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	2b02      	cmp	r3, #2
 8013afe:	d132      	bne.n	8013b66 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013b00:	2300      	movs	r3, #0
 8013b02:	60fb      	str	r3, [r7, #12]
 8013b04:	e002      	b.n	8013b0c <inc_lock+0x6c>
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	3301      	adds	r3, #1
 8013b0a:	60fb      	str	r3, [r7, #12]
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	2b01      	cmp	r3, #1
 8013b10:	d806      	bhi.n	8013b20 <inc_lock+0x80>
 8013b12:	4a29      	ldr	r2, [pc, #164]	@ (8013bb8 <inc_lock+0x118>)
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	011b      	lsls	r3, r3, #4
 8013b18:	4413      	add	r3, r2
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d1f2      	bne.n	8013b06 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	2b02      	cmp	r3, #2
 8013b24:	d101      	bne.n	8013b2a <inc_lock+0x8a>
 8013b26:	2300      	movs	r3, #0
 8013b28:	e040      	b.n	8013bac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	681a      	ldr	r2, [r3, #0]
 8013b2e:	4922      	ldr	r1, [pc, #136]	@ (8013bb8 <inc_lock+0x118>)
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	011b      	lsls	r3, r3, #4
 8013b34:	440b      	add	r3, r1
 8013b36:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	689a      	ldr	r2, [r3, #8]
 8013b3c:	491e      	ldr	r1, [pc, #120]	@ (8013bb8 <inc_lock+0x118>)
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	011b      	lsls	r3, r3, #4
 8013b42:	440b      	add	r3, r1
 8013b44:	3304      	adds	r3, #4
 8013b46:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	695a      	ldr	r2, [r3, #20]
 8013b4c:	491a      	ldr	r1, [pc, #104]	@ (8013bb8 <inc_lock+0x118>)
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	011b      	lsls	r3, r3, #4
 8013b52:	440b      	add	r3, r1
 8013b54:	3308      	adds	r3, #8
 8013b56:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8013b58:	4a17      	ldr	r2, [pc, #92]	@ (8013bb8 <inc_lock+0x118>)
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	011b      	lsls	r3, r3, #4
 8013b5e:	4413      	add	r3, r2
 8013b60:	330c      	adds	r3, #12
 8013b62:	2200      	movs	r2, #0
 8013b64:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8013b66:	683b      	ldr	r3, [r7, #0]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d009      	beq.n	8013b80 <inc_lock+0xe0>
 8013b6c:	4a12      	ldr	r2, [pc, #72]	@ (8013bb8 <inc_lock+0x118>)
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	011b      	lsls	r3, r3, #4
 8013b72:	4413      	add	r3, r2
 8013b74:	330c      	adds	r3, #12
 8013b76:	881b      	ldrh	r3, [r3, #0]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d001      	beq.n	8013b80 <inc_lock+0xe0>
 8013b7c:	2300      	movs	r3, #0
 8013b7e:	e015      	b.n	8013bac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8013b80:	683b      	ldr	r3, [r7, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d108      	bne.n	8013b98 <inc_lock+0xf8>
 8013b86:	4a0c      	ldr	r2, [pc, #48]	@ (8013bb8 <inc_lock+0x118>)
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	011b      	lsls	r3, r3, #4
 8013b8c:	4413      	add	r3, r2
 8013b8e:	330c      	adds	r3, #12
 8013b90:	881b      	ldrh	r3, [r3, #0]
 8013b92:	3301      	adds	r3, #1
 8013b94:	b29a      	uxth	r2, r3
 8013b96:	e001      	b.n	8013b9c <inc_lock+0xfc>
 8013b98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013b9c:	4906      	ldr	r1, [pc, #24]	@ (8013bb8 <inc_lock+0x118>)
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	011b      	lsls	r3, r3, #4
 8013ba2:	440b      	add	r3, r1
 8013ba4:	330c      	adds	r3, #12
 8013ba6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	3301      	adds	r3, #1
}
 8013bac:	4618      	mov	r0, r3
 8013bae:	3714      	adds	r7, #20
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb6:	4770      	bx	lr
 8013bb8:	20002914 	.word	0x20002914

08013bbc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8013bbc:	b480      	push	{r7}
 8013bbe:	b085      	sub	sp, #20
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	3b01      	subs	r3, #1
 8013bc8:	607b      	str	r3, [r7, #4]
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	2b01      	cmp	r3, #1
 8013bce:	d825      	bhi.n	8013c1c <dec_lock+0x60>
		n = Files[i].ctr;
 8013bd0:	4a17      	ldr	r2, [pc, #92]	@ (8013c30 <dec_lock+0x74>)
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	011b      	lsls	r3, r3, #4
 8013bd6:	4413      	add	r3, r2
 8013bd8:	330c      	adds	r3, #12
 8013bda:	881b      	ldrh	r3, [r3, #0]
 8013bdc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8013bde:	89fb      	ldrh	r3, [r7, #14]
 8013be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013be4:	d101      	bne.n	8013bea <dec_lock+0x2e>
 8013be6:	2300      	movs	r3, #0
 8013be8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8013bea:	89fb      	ldrh	r3, [r7, #14]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d002      	beq.n	8013bf6 <dec_lock+0x3a>
 8013bf0:	89fb      	ldrh	r3, [r7, #14]
 8013bf2:	3b01      	subs	r3, #1
 8013bf4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8013c30 <dec_lock+0x74>)
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	011b      	lsls	r3, r3, #4
 8013bfc:	4413      	add	r3, r2
 8013bfe:	330c      	adds	r3, #12
 8013c00:	89fa      	ldrh	r2, [r7, #14]
 8013c02:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013c04:	89fb      	ldrh	r3, [r7, #14]
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d105      	bne.n	8013c16 <dec_lock+0x5a>
 8013c0a:	4a09      	ldr	r2, [pc, #36]	@ (8013c30 <dec_lock+0x74>)
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	011b      	lsls	r3, r3, #4
 8013c10:	4413      	add	r3, r2
 8013c12:	2200      	movs	r2, #0
 8013c14:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013c16:	2300      	movs	r3, #0
 8013c18:	737b      	strb	r3, [r7, #13]
 8013c1a:	e001      	b.n	8013c20 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8013c1c:	2302      	movs	r3, #2
 8013c1e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013c20:	7b7b      	ldrb	r3, [r7, #13]
}
 8013c22:	4618      	mov	r0, r3
 8013c24:	3714      	adds	r7, #20
 8013c26:	46bd      	mov	sp, r7
 8013c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c2c:	4770      	bx	lr
 8013c2e:	bf00      	nop
 8013c30:	20002914 	.word	0x20002914

08013c34 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013c34:	b480      	push	{r7}
 8013c36:	b085      	sub	sp, #20
 8013c38:	af00      	add	r7, sp, #0
 8013c3a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	60fb      	str	r3, [r7, #12]
 8013c40:	e010      	b.n	8013c64 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8013c42:	4a0d      	ldr	r2, [pc, #52]	@ (8013c78 <clear_lock+0x44>)
 8013c44:	68fb      	ldr	r3, [r7, #12]
 8013c46:	011b      	lsls	r3, r3, #4
 8013c48:	4413      	add	r3, r2
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	687a      	ldr	r2, [r7, #4]
 8013c4e:	429a      	cmp	r2, r3
 8013c50:	d105      	bne.n	8013c5e <clear_lock+0x2a>
 8013c52:	4a09      	ldr	r2, [pc, #36]	@ (8013c78 <clear_lock+0x44>)
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	011b      	lsls	r3, r3, #4
 8013c58:	4413      	add	r3, r2
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	3301      	adds	r3, #1
 8013c62:	60fb      	str	r3, [r7, #12]
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	2b01      	cmp	r3, #1
 8013c68:	d9eb      	bls.n	8013c42 <clear_lock+0xe>
	}
}
 8013c6a:	bf00      	nop
 8013c6c:	bf00      	nop
 8013c6e:	3714      	adds	r7, #20
 8013c70:	46bd      	mov	sp, r7
 8013c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c76:	4770      	bx	lr
 8013c78:	20002914 	.word	0x20002914

08013c7c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b086      	sub	sp, #24
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8013c84:	2300      	movs	r3, #0
 8013c86:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	78db      	ldrb	r3, [r3, #3]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d034      	beq.n	8013cfa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013c94:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	7858      	ldrb	r0, [r3, #1]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013ca0:	2301      	movs	r3, #1
 8013ca2:	697a      	ldr	r2, [r7, #20]
 8013ca4:	f7ff fd3e 	bl	8013724 <disk_write>
 8013ca8:	4603      	mov	r3, r0
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d002      	beq.n	8013cb4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8013cae:	2301      	movs	r3, #1
 8013cb0:	73fb      	strb	r3, [r7, #15]
 8013cb2:	e022      	b.n	8013cfa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cbe:	697a      	ldr	r2, [r7, #20]
 8013cc0:	1ad2      	subs	r2, r2, r3
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	69db      	ldr	r3, [r3, #28]
 8013cc6:	429a      	cmp	r2, r3
 8013cc8:	d217      	bcs.n	8013cfa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	789b      	ldrb	r3, [r3, #2]
 8013cce:	613b      	str	r3, [r7, #16]
 8013cd0:	e010      	b.n	8013cf4 <sync_window+0x78>
					wsect += fs->fsize;
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	69db      	ldr	r3, [r3, #28]
 8013cd6:	697a      	ldr	r2, [r7, #20]
 8013cd8:	4413      	add	r3, r2
 8013cda:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	7858      	ldrb	r0, [r3, #1]
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013ce6:	2301      	movs	r3, #1
 8013ce8:	697a      	ldr	r2, [r7, #20]
 8013cea:	f7ff fd1b 	bl	8013724 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8013cee:	693b      	ldr	r3, [r7, #16]
 8013cf0:	3b01      	subs	r3, #1
 8013cf2:	613b      	str	r3, [r7, #16]
 8013cf4:	693b      	ldr	r3, [r7, #16]
 8013cf6:	2b01      	cmp	r3, #1
 8013cf8:	d8eb      	bhi.n	8013cd2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8013cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cfc:	4618      	mov	r0, r3
 8013cfe:	3718      	adds	r7, #24
 8013d00:	46bd      	mov	sp, r7
 8013d02:	bd80      	pop	{r7, pc}

08013d04 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b084      	sub	sp, #16
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8013d0e:	2300      	movs	r3, #0
 8013d10:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d16:	683a      	ldr	r2, [r7, #0]
 8013d18:	429a      	cmp	r2, r3
 8013d1a:	d01b      	beq.n	8013d54 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8013d1c:	6878      	ldr	r0, [r7, #4]
 8013d1e:	f7ff ffad 	bl	8013c7c <sync_window>
 8013d22:	4603      	mov	r3, r0
 8013d24:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8013d26:	7bfb      	ldrb	r3, [r7, #15]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d113      	bne.n	8013d54 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	7858      	ldrb	r0, [r3, #1]
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013d36:	2301      	movs	r3, #1
 8013d38:	683a      	ldr	r2, [r7, #0]
 8013d3a:	f7ff fcd3 	bl	80136e4 <disk_read>
 8013d3e:	4603      	mov	r3, r0
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d004      	beq.n	8013d4e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8013d44:	f04f 33ff 	mov.w	r3, #4294967295
 8013d48:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	683a      	ldr	r2, [r7, #0]
 8013d52:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8013d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d56:	4618      	mov	r0, r3
 8013d58:	3710      	adds	r7, #16
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	bd80      	pop	{r7, pc}
	...

08013d60 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b084      	sub	sp, #16
 8013d64:	af00      	add	r7, sp, #0
 8013d66:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f7ff ff87 	bl	8013c7c <sync_window>
 8013d6e:	4603      	mov	r3, r0
 8013d70:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8013d72:	7bfb      	ldrb	r3, [r7, #15]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d158      	bne.n	8013e2a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	781b      	ldrb	r3, [r3, #0]
 8013d7c:	2b03      	cmp	r3, #3
 8013d7e:	d148      	bne.n	8013e12 <sync_fs+0xb2>
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	791b      	ldrb	r3, [r3, #4]
 8013d84:	2b01      	cmp	r3, #1
 8013d86:	d144      	bne.n	8013e12 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	3334      	adds	r3, #52	@ 0x34
 8013d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d90:	2100      	movs	r1, #0
 8013d92:	4618      	mov	r0, r3
 8013d94:	f7ff fda8 	bl	80138e8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	3334      	adds	r3, #52	@ 0x34
 8013d9c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013da0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8013da4:	4618      	mov	r0, r3
 8013da6:	f7ff fd37 	bl	8013818 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	3334      	adds	r3, #52	@ 0x34
 8013dae:	4921      	ldr	r1, [pc, #132]	@ (8013e34 <sync_fs+0xd4>)
 8013db0:	4618      	mov	r0, r3
 8013db2:	f7ff fd4c 	bl	801384e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	3334      	adds	r3, #52	@ 0x34
 8013dba:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8013dbe:	491e      	ldr	r1, [pc, #120]	@ (8013e38 <sync_fs+0xd8>)
 8013dc0:	4618      	mov	r0, r3
 8013dc2:	f7ff fd44 	bl	801384e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	3334      	adds	r3, #52	@ 0x34
 8013dca:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	695b      	ldr	r3, [r3, #20]
 8013dd2:	4619      	mov	r1, r3
 8013dd4:	4610      	mov	r0, r2
 8013dd6:	f7ff fd3a 	bl	801384e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	3334      	adds	r3, #52	@ 0x34
 8013dde:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	691b      	ldr	r3, [r3, #16]
 8013de6:	4619      	mov	r1, r3
 8013de8:	4610      	mov	r0, r2
 8013dea:	f7ff fd30 	bl	801384e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6a1b      	ldr	r3, [r3, #32]
 8013df2:	1c5a      	adds	r2, r3, #1
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	7858      	ldrb	r0, [r3, #1]
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013e06:	2301      	movs	r3, #1
 8013e08:	f7ff fc8c 	bl	8013724 <disk_write>
			fs->fsi_flag = 0;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	2200      	movs	r2, #0
 8013e10:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	785b      	ldrb	r3, [r3, #1]
 8013e16:	2200      	movs	r2, #0
 8013e18:	2100      	movs	r1, #0
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	f7ff fca2 	bl	8013764 <disk_ioctl>
 8013e20:	4603      	mov	r3, r0
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d001      	beq.n	8013e2a <sync_fs+0xca>
 8013e26:	2301      	movs	r3, #1
 8013e28:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8013e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	3710      	adds	r7, #16
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}
 8013e34:	41615252 	.word	0x41615252
 8013e38:	61417272 	.word	0x61417272

08013e3c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013e3c:	b480      	push	{r7}
 8013e3e:	b083      	sub	sp, #12
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
 8013e44:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	3b02      	subs	r3, #2
 8013e4a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	699b      	ldr	r3, [r3, #24]
 8013e50:	3b02      	subs	r3, #2
 8013e52:	683a      	ldr	r2, [r7, #0]
 8013e54:	429a      	cmp	r2, r3
 8013e56:	d301      	bcc.n	8013e5c <clust2sect+0x20>
 8013e58:	2300      	movs	r3, #0
 8013e5a:	e008      	b.n	8013e6e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	895b      	ldrh	r3, [r3, #10]
 8013e60:	461a      	mov	r2, r3
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	fb03 f202 	mul.w	r2, r3, r2
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e6c:	4413      	add	r3, r2
}
 8013e6e:	4618      	mov	r0, r3
 8013e70:	370c      	adds	r7, #12
 8013e72:	46bd      	mov	sp, r7
 8013e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e78:	4770      	bx	lr

08013e7a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8013e7a:	b580      	push	{r7, lr}
 8013e7c:	b086      	sub	sp, #24
 8013e7e:	af00      	add	r7, sp, #0
 8013e80:	6078      	str	r0, [r7, #4]
 8013e82:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8013e8a:	683b      	ldr	r3, [r7, #0]
 8013e8c:	2b01      	cmp	r3, #1
 8013e8e:	d904      	bls.n	8013e9a <get_fat+0x20>
 8013e90:	693b      	ldr	r3, [r7, #16]
 8013e92:	699b      	ldr	r3, [r3, #24]
 8013e94:	683a      	ldr	r2, [r7, #0]
 8013e96:	429a      	cmp	r2, r3
 8013e98:	d302      	bcc.n	8013ea0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8013e9a:	2301      	movs	r3, #1
 8013e9c:	617b      	str	r3, [r7, #20]
 8013e9e:	e08e      	b.n	8013fbe <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8013ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8013ea4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8013ea6:	693b      	ldr	r3, [r7, #16]
 8013ea8:	781b      	ldrb	r3, [r3, #0]
 8013eaa:	2b03      	cmp	r3, #3
 8013eac:	d061      	beq.n	8013f72 <get_fat+0xf8>
 8013eae:	2b03      	cmp	r3, #3
 8013eb0:	dc7b      	bgt.n	8013faa <get_fat+0x130>
 8013eb2:	2b01      	cmp	r3, #1
 8013eb4:	d002      	beq.n	8013ebc <get_fat+0x42>
 8013eb6:	2b02      	cmp	r3, #2
 8013eb8:	d041      	beq.n	8013f3e <get_fat+0xc4>
 8013eba:	e076      	b.n	8013faa <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8013ebc:	683b      	ldr	r3, [r7, #0]
 8013ebe:	60fb      	str	r3, [r7, #12]
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	085b      	lsrs	r3, r3, #1
 8013ec4:	68fa      	ldr	r2, [r7, #12]
 8013ec6:	4413      	add	r3, r2
 8013ec8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013eca:	693b      	ldr	r3, [r7, #16]
 8013ecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	0a5b      	lsrs	r3, r3, #9
 8013ed2:	4413      	add	r3, r2
 8013ed4:	4619      	mov	r1, r3
 8013ed6:	6938      	ldr	r0, [r7, #16]
 8013ed8:	f7ff ff14 	bl	8013d04 <move_window>
 8013edc:	4603      	mov	r3, r0
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d166      	bne.n	8013fb0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	1c5a      	adds	r2, r3, #1
 8013ee6:	60fa      	str	r2, [r7, #12]
 8013ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013eec:	693a      	ldr	r2, [r7, #16]
 8013eee:	4413      	add	r3, r2
 8013ef0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013ef4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013ef6:	693b      	ldr	r3, [r7, #16]
 8013ef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	0a5b      	lsrs	r3, r3, #9
 8013efe:	4413      	add	r3, r2
 8013f00:	4619      	mov	r1, r3
 8013f02:	6938      	ldr	r0, [r7, #16]
 8013f04:	f7ff fefe 	bl	8013d04 <move_window>
 8013f08:	4603      	mov	r3, r0
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d152      	bne.n	8013fb4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013f14:	693a      	ldr	r2, [r7, #16]
 8013f16:	4413      	add	r3, r2
 8013f18:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013f1c:	021b      	lsls	r3, r3, #8
 8013f1e:	68ba      	ldr	r2, [r7, #8]
 8013f20:	4313      	orrs	r3, r2
 8013f22:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8013f24:	683b      	ldr	r3, [r7, #0]
 8013f26:	f003 0301 	and.w	r3, r3, #1
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d002      	beq.n	8013f34 <get_fat+0xba>
 8013f2e:	68bb      	ldr	r3, [r7, #8]
 8013f30:	091b      	lsrs	r3, r3, #4
 8013f32:	e002      	b.n	8013f3a <get_fat+0xc0>
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013f3a:	617b      	str	r3, [r7, #20]
			break;
 8013f3c:	e03f      	b.n	8013fbe <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013f3e:	693b      	ldr	r3, [r7, #16]
 8013f40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f42:	683b      	ldr	r3, [r7, #0]
 8013f44:	0a1b      	lsrs	r3, r3, #8
 8013f46:	4413      	add	r3, r2
 8013f48:	4619      	mov	r1, r3
 8013f4a:	6938      	ldr	r0, [r7, #16]
 8013f4c:	f7ff feda 	bl	8013d04 <move_window>
 8013f50:	4603      	mov	r3, r0
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d130      	bne.n	8013fb8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8013f56:	693b      	ldr	r3, [r7, #16]
 8013f58:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013f5c:	683b      	ldr	r3, [r7, #0]
 8013f5e:	005b      	lsls	r3, r3, #1
 8013f60:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8013f64:	4413      	add	r3, r2
 8013f66:	4618      	mov	r0, r3
 8013f68:	f7ff fc1a 	bl	80137a0 <ld_word>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	617b      	str	r3, [r7, #20]
			break;
 8013f70:	e025      	b.n	8013fbe <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013f72:	693b      	ldr	r3, [r7, #16]
 8013f74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f76:	683b      	ldr	r3, [r7, #0]
 8013f78:	09db      	lsrs	r3, r3, #7
 8013f7a:	4413      	add	r3, r2
 8013f7c:	4619      	mov	r1, r3
 8013f7e:	6938      	ldr	r0, [r7, #16]
 8013f80:	f7ff fec0 	bl	8013d04 <move_window>
 8013f84:	4603      	mov	r3, r0
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d118      	bne.n	8013fbc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8013f8a:	693b      	ldr	r3, [r7, #16]
 8013f8c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	009b      	lsls	r3, r3, #2
 8013f94:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8013f98:	4413      	add	r3, r2
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	f7ff fc19 	bl	80137d2 <ld_dword>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8013fa6:	617b      	str	r3, [r7, #20]
			break;
 8013fa8:	e009      	b.n	8013fbe <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8013faa:	2301      	movs	r3, #1
 8013fac:	617b      	str	r3, [r7, #20]
 8013fae:	e006      	b.n	8013fbe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013fb0:	bf00      	nop
 8013fb2:	e004      	b.n	8013fbe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013fb4:	bf00      	nop
 8013fb6:	e002      	b.n	8013fbe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013fb8:	bf00      	nop
 8013fba:	e000      	b.n	8013fbe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013fbc:	bf00      	nop
		}
	}

	return val;
 8013fbe:	697b      	ldr	r3, [r7, #20]
}
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	3718      	adds	r7, #24
 8013fc4:	46bd      	mov	sp, r7
 8013fc6:	bd80      	pop	{r7, pc}

08013fc8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8013fc8:	b590      	push	{r4, r7, lr}
 8013fca:	b089      	sub	sp, #36	@ 0x24
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	60f8      	str	r0, [r7, #12]
 8013fd0:	60b9      	str	r1, [r7, #8]
 8013fd2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8013fd4:	2302      	movs	r3, #2
 8013fd6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8013fd8:	68bb      	ldr	r3, [r7, #8]
 8013fda:	2b01      	cmp	r3, #1
 8013fdc:	f240 80d9 	bls.w	8014192 <put_fat+0x1ca>
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	699b      	ldr	r3, [r3, #24]
 8013fe4:	68ba      	ldr	r2, [r7, #8]
 8013fe6:	429a      	cmp	r2, r3
 8013fe8:	f080 80d3 	bcs.w	8014192 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	781b      	ldrb	r3, [r3, #0]
 8013ff0:	2b03      	cmp	r3, #3
 8013ff2:	f000 8096 	beq.w	8014122 <put_fat+0x15a>
 8013ff6:	2b03      	cmp	r3, #3
 8013ff8:	f300 80cb 	bgt.w	8014192 <put_fat+0x1ca>
 8013ffc:	2b01      	cmp	r3, #1
 8013ffe:	d002      	beq.n	8014006 <put_fat+0x3e>
 8014000:	2b02      	cmp	r3, #2
 8014002:	d06e      	beq.n	80140e2 <put_fat+0x11a>
 8014004:	e0c5      	b.n	8014192 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014006:	68bb      	ldr	r3, [r7, #8]
 8014008:	61bb      	str	r3, [r7, #24]
 801400a:	69bb      	ldr	r3, [r7, #24]
 801400c:	085b      	lsrs	r3, r3, #1
 801400e:	69ba      	ldr	r2, [r7, #24]
 8014010:	4413      	add	r3, r2
 8014012:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014018:	69bb      	ldr	r3, [r7, #24]
 801401a:	0a5b      	lsrs	r3, r3, #9
 801401c:	4413      	add	r3, r2
 801401e:	4619      	mov	r1, r3
 8014020:	68f8      	ldr	r0, [r7, #12]
 8014022:	f7ff fe6f 	bl	8013d04 <move_window>
 8014026:	4603      	mov	r3, r0
 8014028:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801402a:	7ffb      	ldrb	r3, [r7, #31]
 801402c:	2b00      	cmp	r3, #0
 801402e:	f040 80a9 	bne.w	8014184 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014038:	69bb      	ldr	r3, [r7, #24]
 801403a:	1c59      	adds	r1, r3, #1
 801403c:	61b9      	str	r1, [r7, #24]
 801403e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014042:	4413      	add	r3, r2
 8014044:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014046:	68bb      	ldr	r3, [r7, #8]
 8014048:	f003 0301 	and.w	r3, r3, #1
 801404c:	2b00      	cmp	r3, #0
 801404e:	d00d      	beq.n	801406c <put_fat+0xa4>
 8014050:	697b      	ldr	r3, [r7, #20]
 8014052:	781b      	ldrb	r3, [r3, #0]
 8014054:	b25b      	sxtb	r3, r3
 8014056:	f003 030f 	and.w	r3, r3, #15
 801405a:	b25a      	sxtb	r2, r3
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	b25b      	sxtb	r3, r3
 8014060:	011b      	lsls	r3, r3, #4
 8014062:	b25b      	sxtb	r3, r3
 8014064:	4313      	orrs	r3, r2
 8014066:	b25b      	sxtb	r3, r3
 8014068:	b2db      	uxtb	r3, r3
 801406a:	e001      	b.n	8014070 <put_fat+0xa8>
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	b2db      	uxtb	r3, r3
 8014070:	697a      	ldr	r2, [r7, #20]
 8014072:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	2201      	movs	r2, #1
 8014078:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801407e:	69bb      	ldr	r3, [r7, #24]
 8014080:	0a5b      	lsrs	r3, r3, #9
 8014082:	4413      	add	r3, r2
 8014084:	4619      	mov	r1, r3
 8014086:	68f8      	ldr	r0, [r7, #12]
 8014088:	f7ff fe3c 	bl	8013d04 <move_window>
 801408c:	4603      	mov	r3, r0
 801408e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014090:	7ffb      	ldrb	r3, [r7, #31]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d178      	bne.n	8014188 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801409c:	69bb      	ldr	r3, [r7, #24]
 801409e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80140a2:	4413      	add	r3, r2
 80140a4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80140a6:	68bb      	ldr	r3, [r7, #8]
 80140a8:	f003 0301 	and.w	r3, r3, #1
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d003      	beq.n	80140b8 <put_fat+0xf0>
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	091b      	lsrs	r3, r3, #4
 80140b4:	b2db      	uxtb	r3, r3
 80140b6:	e00e      	b.n	80140d6 <put_fat+0x10e>
 80140b8:	697b      	ldr	r3, [r7, #20]
 80140ba:	781b      	ldrb	r3, [r3, #0]
 80140bc:	b25b      	sxtb	r3, r3
 80140be:	f023 030f 	bic.w	r3, r3, #15
 80140c2:	b25a      	sxtb	r2, r3
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	0a1b      	lsrs	r3, r3, #8
 80140c8:	b25b      	sxtb	r3, r3
 80140ca:	f003 030f 	and.w	r3, r3, #15
 80140ce:	b25b      	sxtb	r3, r3
 80140d0:	4313      	orrs	r3, r2
 80140d2:	b25b      	sxtb	r3, r3
 80140d4:	b2db      	uxtb	r3, r3
 80140d6:	697a      	ldr	r2, [r7, #20]
 80140d8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	2201      	movs	r2, #1
 80140de:	70da      	strb	r2, [r3, #3]
			break;
 80140e0:	e057      	b.n	8014192 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80140e2:	68fb      	ldr	r3, [r7, #12]
 80140e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80140e6:	68bb      	ldr	r3, [r7, #8]
 80140e8:	0a1b      	lsrs	r3, r3, #8
 80140ea:	4413      	add	r3, r2
 80140ec:	4619      	mov	r1, r3
 80140ee:	68f8      	ldr	r0, [r7, #12]
 80140f0:	f7ff fe08 	bl	8013d04 <move_window>
 80140f4:	4603      	mov	r3, r0
 80140f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80140f8:	7ffb      	ldrb	r3, [r7, #31]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d146      	bne.n	801418c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014104:	68bb      	ldr	r3, [r7, #8]
 8014106:	005b      	lsls	r3, r3, #1
 8014108:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801410c:	4413      	add	r3, r2
 801410e:	687a      	ldr	r2, [r7, #4]
 8014110:	b292      	uxth	r2, r2
 8014112:	4611      	mov	r1, r2
 8014114:	4618      	mov	r0, r3
 8014116:	f7ff fb7f 	bl	8013818 <st_word>
			fs->wflag = 1;
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	2201      	movs	r2, #1
 801411e:	70da      	strb	r2, [r3, #3]
			break;
 8014120:	e037      	b.n	8014192 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014122:	68fb      	ldr	r3, [r7, #12]
 8014124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014126:	68bb      	ldr	r3, [r7, #8]
 8014128:	09db      	lsrs	r3, r3, #7
 801412a:	4413      	add	r3, r2
 801412c:	4619      	mov	r1, r3
 801412e:	68f8      	ldr	r0, [r7, #12]
 8014130:	f7ff fde8 	bl	8013d04 <move_window>
 8014134:	4603      	mov	r3, r0
 8014136:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014138:	7ffb      	ldrb	r3, [r7, #31]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d128      	bne.n	8014190 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801414a:	68bb      	ldr	r3, [r7, #8]
 801414c:	009b      	lsls	r3, r3, #2
 801414e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014152:	4413      	add	r3, r2
 8014154:	4618      	mov	r0, r3
 8014156:	f7ff fb3c 	bl	80137d2 <ld_dword>
 801415a:	4603      	mov	r3, r0
 801415c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014160:	4323      	orrs	r3, r4
 8014162:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	009b      	lsls	r3, r3, #2
 801416e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014172:	4413      	add	r3, r2
 8014174:	6879      	ldr	r1, [r7, #4]
 8014176:	4618      	mov	r0, r3
 8014178:	f7ff fb69 	bl	801384e <st_dword>
			fs->wflag = 1;
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	2201      	movs	r2, #1
 8014180:	70da      	strb	r2, [r3, #3]
			break;
 8014182:	e006      	b.n	8014192 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014184:	bf00      	nop
 8014186:	e004      	b.n	8014192 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014188:	bf00      	nop
 801418a:	e002      	b.n	8014192 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801418c:	bf00      	nop
 801418e:	e000      	b.n	8014192 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014190:	bf00      	nop
		}
	}
	return res;
 8014192:	7ffb      	ldrb	r3, [r7, #31]
}
 8014194:	4618      	mov	r0, r3
 8014196:	3724      	adds	r7, #36	@ 0x24
 8014198:	46bd      	mov	sp, r7
 801419a:	bd90      	pop	{r4, r7, pc}

0801419c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	b088      	sub	sp, #32
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	60f8      	str	r0, [r7, #12]
 80141a4:	60b9      	str	r1, [r7, #8]
 80141a6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80141a8:	2300      	movs	r3, #0
 80141aa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80141b2:	68bb      	ldr	r3, [r7, #8]
 80141b4:	2b01      	cmp	r3, #1
 80141b6:	d904      	bls.n	80141c2 <remove_chain+0x26>
 80141b8:	69bb      	ldr	r3, [r7, #24]
 80141ba:	699b      	ldr	r3, [r3, #24]
 80141bc:	68ba      	ldr	r2, [r7, #8]
 80141be:	429a      	cmp	r2, r3
 80141c0:	d301      	bcc.n	80141c6 <remove_chain+0x2a>
 80141c2:	2302      	movs	r3, #2
 80141c4:	e04b      	b.n	801425e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d00c      	beq.n	80141e6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80141cc:	f04f 32ff 	mov.w	r2, #4294967295
 80141d0:	6879      	ldr	r1, [r7, #4]
 80141d2:	69b8      	ldr	r0, [r7, #24]
 80141d4:	f7ff fef8 	bl	8013fc8 <put_fat>
 80141d8:	4603      	mov	r3, r0
 80141da:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80141dc:	7ffb      	ldrb	r3, [r7, #31]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d001      	beq.n	80141e6 <remove_chain+0x4a>
 80141e2:	7ffb      	ldrb	r3, [r7, #31]
 80141e4:	e03b      	b.n	801425e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80141e6:	68b9      	ldr	r1, [r7, #8]
 80141e8:	68f8      	ldr	r0, [r7, #12]
 80141ea:	f7ff fe46 	bl	8013e7a <get_fat>
 80141ee:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80141f0:	697b      	ldr	r3, [r7, #20]
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d031      	beq.n	801425a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80141f6:	697b      	ldr	r3, [r7, #20]
 80141f8:	2b01      	cmp	r3, #1
 80141fa:	d101      	bne.n	8014200 <remove_chain+0x64>
 80141fc:	2302      	movs	r3, #2
 80141fe:	e02e      	b.n	801425e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014200:	697b      	ldr	r3, [r7, #20]
 8014202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014206:	d101      	bne.n	801420c <remove_chain+0x70>
 8014208:	2301      	movs	r3, #1
 801420a:	e028      	b.n	801425e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801420c:	2200      	movs	r2, #0
 801420e:	68b9      	ldr	r1, [r7, #8]
 8014210:	69b8      	ldr	r0, [r7, #24]
 8014212:	f7ff fed9 	bl	8013fc8 <put_fat>
 8014216:	4603      	mov	r3, r0
 8014218:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801421a:	7ffb      	ldrb	r3, [r7, #31]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d001      	beq.n	8014224 <remove_chain+0x88>
 8014220:	7ffb      	ldrb	r3, [r7, #31]
 8014222:	e01c      	b.n	801425e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014224:	69bb      	ldr	r3, [r7, #24]
 8014226:	695a      	ldr	r2, [r3, #20]
 8014228:	69bb      	ldr	r3, [r7, #24]
 801422a:	699b      	ldr	r3, [r3, #24]
 801422c:	3b02      	subs	r3, #2
 801422e:	429a      	cmp	r2, r3
 8014230:	d20b      	bcs.n	801424a <remove_chain+0xae>
			fs->free_clst++;
 8014232:	69bb      	ldr	r3, [r7, #24]
 8014234:	695b      	ldr	r3, [r3, #20]
 8014236:	1c5a      	adds	r2, r3, #1
 8014238:	69bb      	ldr	r3, [r7, #24]
 801423a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801423c:	69bb      	ldr	r3, [r7, #24]
 801423e:	791b      	ldrb	r3, [r3, #4]
 8014240:	f043 0301 	orr.w	r3, r3, #1
 8014244:	b2da      	uxtb	r2, r3
 8014246:	69bb      	ldr	r3, [r7, #24]
 8014248:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801424a:	697b      	ldr	r3, [r7, #20]
 801424c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801424e:	69bb      	ldr	r3, [r7, #24]
 8014250:	699b      	ldr	r3, [r3, #24]
 8014252:	68ba      	ldr	r2, [r7, #8]
 8014254:	429a      	cmp	r2, r3
 8014256:	d3c6      	bcc.n	80141e6 <remove_chain+0x4a>
 8014258:	e000      	b.n	801425c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801425a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801425c:	2300      	movs	r3, #0
}
 801425e:	4618      	mov	r0, r3
 8014260:	3720      	adds	r7, #32
 8014262:	46bd      	mov	sp, r7
 8014264:	bd80      	pop	{r7, pc}

08014266 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014266:	b580      	push	{r7, lr}
 8014268:	b088      	sub	sp, #32
 801426a:	af00      	add	r7, sp, #0
 801426c:	6078      	str	r0, [r7, #4]
 801426e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014276:	683b      	ldr	r3, [r7, #0]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d10d      	bne.n	8014298 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801427c:	693b      	ldr	r3, [r7, #16]
 801427e:	691b      	ldr	r3, [r3, #16]
 8014280:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014282:	69bb      	ldr	r3, [r7, #24]
 8014284:	2b00      	cmp	r3, #0
 8014286:	d004      	beq.n	8014292 <create_chain+0x2c>
 8014288:	693b      	ldr	r3, [r7, #16]
 801428a:	699b      	ldr	r3, [r3, #24]
 801428c:	69ba      	ldr	r2, [r7, #24]
 801428e:	429a      	cmp	r2, r3
 8014290:	d31b      	bcc.n	80142ca <create_chain+0x64>
 8014292:	2301      	movs	r3, #1
 8014294:	61bb      	str	r3, [r7, #24]
 8014296:	e018      	b.n	80142ca <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014298:	6839      	ldr	r1, [r7, #0]
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f7ff fded 	bl	8013e7a <get_fat>
 80142a0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	2b01      	cmp	r3, #1
 80142a6:	d801      	bhi.n	80142ac <create_chain+0x46>
 80142a8:	2301      	movs	r3, #1
 80142aa:	e070      	b.n	801438e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142b2:	d101      	bne.n	80142b8 <create_chain+0x52>
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	e06a      	b.n	801438e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80142b8:	693b      	ldr	r3, [r7, #16]
 80142ba:	699b      	ldr	r3, [r3, #24]
 80142bc:	68fa      	ldr	r2, [r7, #12]
 80142be:	429a      	cmp	r2, r3
 80142c0:	d201      	bcs.n	80142c6 <create_chain+0x60>
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	e063      	b.n	801438e <create_chain+0x128>
		scl = clst;
 80142c6:	683b      	ldr	r3, [r7, #0]
 80142c8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80142ca:	69bb      	ldr	r3, [r7, #24]
 80142cc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80142ce:	69fb      	ldr	r3, [r7, #28]
 80142d0:	3301      	adds	r3, #1
 80142d2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80142d4:	693b      	ldr	r3, [r7, #16]
 80142d6:	699b      	ldr	r3, [r3, #24]
 80142d8:	69fa      	ldr	r2, [r7, #28]
 80142da:	429a      	cmp	r2, r3
 80142dc:	d307      	bcc.n	80142ee <create_chain+0x88>
				ncl = 2;
 80142de:	2302      	movs	r3, #2
 80142e0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80142e2:	69fa      	ldr	r2, [r7, #28]
 80142e4:	69bb      	ldr	r3, [r7, #24]
 80142e6:	429a      	cmp	r2, r3
 80142e8:	d901      	bls.n	80142ee <create_chain+0x88>
 80142ea:	2300      	movs	r3, #0
 80142ec:	e04f      	b.n	801438e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80142ee:	69f9      	ldr	r1, [r7, #28]
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f7ff fdc2 	bl	8013e7a <get_fat>
 80142f6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80142f8:	68fb      	ldr	r3, [r7, #12]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d00e      	beq.n	801431c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	2b01      	cmp	r3, #1
 8014302:	d003      	beq.n	801430c <create_chain+0xa6>
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801430a:	d101      	bne.n	8014310 <create_chain+0xaa>
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	e03e      	b.n	801438e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014310:	69fa      	ldr	r2, [r7, #28]
 8014312:	69bb      	ldr	r3, [r7, #24]
 8014314:	429a      	cmp	r2, r3
 8014316:	d1da      	bne.n	80142ce <create_chain+0x68>
 8014318:	2300      	movs	r3, #0
 801431a:	e038      	b.n	801438e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801431c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801431e:	f04f 32ff 	mov.w	r2, #4294967295
 8014322:	69f9      	ldr	r1, [r7, #28]
 8014324:	6938      	ldr	r0, [r7, #16]
 8014326:	f7ff fe4f 	bl	8013fc8 <put_fat>
 801432a:	4603      	mov	r3, r0
 801432c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801432e:	7dfb      	ldrb	r3, [r7, #23]
 8014330:	2b00      	cmp	r3, #0
 8014332:	d109      	bne.n	8014348 <create_chain+0xe2>
 8014334:	683b      	ldr	r3, [r7, #0]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d006      	beq.n	8014348 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801433a:	69fa      	ldr	r2, [r7, #28]
 801433c:	6839      	ldr	r1, [r7, #0]
 801433e:	6938      	ldr	r0, [r7, #16]
 8014340:	f7ff fe42 	bl	8013fc8 <put_fat>
 8014344:	4603      	mov	r3, r0
 8014346:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014348:	7dfb      	ldrb	r3, [r7, #23]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d116      	bne.n	801437c <create_chain+0x116>
		fs->last_clst = ncl;
 801434e:	693b      	ldr	r3, [r7, #16]
 8014350:	69fa      	ldr	r2, [r7, #28]
 8014352:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014354:	693b      	ldr	r3, [r7, #16]
 8014356:	695a      	ldr	r2, [r3, #20]
 8014358:	693b      	ldr	r3, [r7, #16]
 801435a:	699b      	ldr	r3, [r3, #24]
 801435c:	3b02      	subs	r3, #2
 801435e:	429a      	cmp	r2, r3
 8014360:	d804      	bhi.n	801436c <create_chain+0x106>
 8014362:	693b      	ldr	r3, [r7, #16]
 8014364:	695b      	ldr	r3, [r3, #20]
 8014366:	1e5a      	subs	r2, r3, #1
 8014368:	693b      	ldr	r3, [r7, #16]
 801436a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801436c:	693b      	ldr	r3, [r7, #16]
 801436e:	791b      	ldrb	r3, [r3, #4]
 8014370:	f043 0301 	orr.w	r3, r3, #1
 8014374:	b2da      	uxtb	r2, r3
 8014376:	693b      	ldr	r3, [r7, #16]
 8014378:	711a      	strb	r2, [r3, #4]
 801437a:	e007      	b.n	801438c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801437c:	7dfb      	ldrb	r3, [r7, #23]
 801437e:	2b01      	cmp	r3, #1
 8014380:	d102      	bne.n	8014388 <create_chain+0x122>
 8014382:	f04f 33ff 	mov.w	r3, #4294967295
 8014386:	e000      	b.n	801438a <create_chain+0x124>
 8014388:	2301      	movs	r3, #1
 801438a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801438c:	69fb      	ldr	r3, [r7, #28]
}
 801438e:	4618      	mov	r0, r3
 8014390:	3720      	adds	r7, #32
 8014392:	46bd      	mov	sp, r7
 8014394:	bd80      	pop	{r7, pc}

08014396 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014396:	b480      	push	{r7}
 8014398:	b087      	sub	sp, #28
 801439a:	af00      	add	r7, sp, #0
 801439c:	6078      	str	r0, [r7, #4]
 801439e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143aa:	3304      	adds	r3, #4
 80143ac:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80143ae:	683b      	ldr	r3, [r7, #0]
 80143b0:	0a5b      	lsrs	r3, r3, #9
 80143b2:	68fa      	ldr	r2, [r7, #12]
 80143b4:	8952      	ldrh	r2, [r2, #10]
 80143b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80143ba:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80143bc:	693b      	ldr	r3, [r7, #16]
 80143be:	1d1a      	adds	r2, r3, #4
 80143c0:	613a      	str	r2, [r7, #16]
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80143c6:	68bb      	ldr	r3, [r7, #8]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d101      	bne.n	80143d0 <clmt_clust+0x3a>
 80143cc:	2300      	movs	r3, #0
 80143ce:	e010      	b.n	80143f2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80143d0:	697a      	ldr	r2, [r7, #20]
 80143d2:	68bb      	ldr	r3, [r7, #8]
 80143d4:	429a      	cmp	r2, r3
 80143d6:	d307      	bcc.n	80143e8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80143d8:	697a      	ldr	r2, [r7, #20]
 80143da:	68bb      	ldr	r3, [r7, #8]
 80143dc:	1ad3      	subs	r3, r2, r3
 80143de:	617b      	str	r3, [r7, #20]
 80143e0:	693b      	ldr	r3, [r7, #16]
 80143e2:	3304      	adds	r3, #4
 80143e4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80143e6:	e7e9      	b.n	80143bc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80143e8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80143ea:	693b      	ldr	r3, [r7, #16]
 80143ec:	681a      	ldr	r2, [r3, #0]
 80143ee:	697b      	ldr	r3, [r7, #20]
 80143f0:	4413      	add	r3, r2
}
 80143f2:	4618      	mov	r0, r3
 80143f4:	371c      	adds	r7, #28
 80143f6:	46bd      	mov	sp, r7
 80143f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143fc:	4770      	bx	lr

080143fe <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80143fe:	b580      	push	{r7, lr}
 8014400:	b086      	sub	sp, #24
 8014402:	af00      	add	r7, sp, #0
 8014404:	6078      	str	r0, [r7, #4]
 8014406:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801440e:	683b      	ldr	r3, [r7, #0]
 8014410:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014414:	d204      	bcs.n	8014420 <dir_sdi+0x22>
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	f003 031f 	and.w	r3, r3, #31
 801441c:	2b00      	cmp	r3, #0
 801441e:	d001      	beq.n	8014424 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014420:	2302      	movs	r3, #2
 8014422:	e063      	b.n	80144ec <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	683a      	ldr	r2, [r7, #0]
 8014428:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	689b      	ldr	r3, [r3, #8]
 801442e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014430:	697b      	ldr	r3, [r7, #20]
 8014432:	2b00      	cmp	r3, #0
 8014434:	d106      	bne.n	8014444 <dir_sdi+0x46>
 8014436:	693b      	ldr	r3, [r7, #16]
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	2b02      	cmp	r3, #2
 801443c:	d902      	bls.n	8014444 <dir_sdi+0x46>
		clst = fs->dirbase;
 801443e:	693b      	ldr	r3, [r7, #16]
 8014440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014442:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014444:	697b      	ldr	r3, [r7, #20]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d10c      	bne.n	8014464 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801444a:	683b      	ldr	r3, [r7, #0]
 801444c:	095b      	lsrs	r3, r3, #5
 801444e:	693a      	ldr	r2, [r7, #16]
 8014450:	8912      	ldrh	r2, [r2, #8]
 8014452:	4293      	cmp	r3, r2
 8014454:	d301      	bcc.n	801445a <dir_sdi+0x5c>
 8014456:	2302      	movs	r3, #2
 8014458:	e048      	b.n	80144ec <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801445a:	693b      	ldr	r3, [r7, #16]
 801445c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	61da      	str	r2, [r3, #28]
 8014462:	e029      	b.n	80144b8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014464:	693b      	ldr	r3, [r7, #16]
 8014466:	895b      	ldrh	r3, [r3, #10]
 8014468:	025b      	lsls	r3, r3, #9
 801446a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801446c:	e019      	b.n	80144a2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	6979      	ldr	r1, [r7, #20]
 8014472:	4618      	mov	r0, r3
 8014474:	f7ff fd01 	bl	8013e7a <get_fat>
 8014478:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801447a:	697b      	ldr	r3, [r7, #20]
 801447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014480:	d101      	bne.n	8014486 <dir_sdi+0x88>
 8014482:	2301      	movs	r3, #1
 8014484:	e032      	b.n	80144ec <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014486:	697b      	ldr	r3, [r7, #20]
 8014488:	2b01      	cmp	r3, #1
 801448a:	d904      	bls.n	8014496 <dir_sdi+0x98>
 801448c:	693b      	ldr	r3, [r7, #16]
 801448e:	699b      	ldr	r3, [r3, #24]
 8014490:	697a      	ldr	r2, [r7, #20]
 8014492:	429a      	cmp	r2, r3
 8014494:	d301      	bcc.n	801449a <dir_sdi+0x9c>
 8014496:	2302      	movs	r3, #2
 8014498:	e028      	b.n	80144ec <dir_sdi+0xee>
			ofs -= csz;
 801449a:	683a      	ldr	r2, [r7, #0]
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	1ad3      	subs	r3, r2, r3
 80144a0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80144a2:	683a      	ldr	r2, [r7, #0]
 80144a4:	68fb      	ldr	r3, [r7, #12]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d2e1      	bcs.n	801446e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80144aa:	6979      	ldr	r1, [r7, #20]
 80144ac:	6938      	ldr	r0, [r7, #16]
 80144ae:	f7ff fcc5 	bl	8013e3c <clust2sect>
 80144b2:	4602      	mov	r2, r0
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	697a      	ldr	r2, [r7, #20]
 80144bc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	69db      	ldr	r3, [r3, #28]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d101      	bne.n	80144ca <dir_sdi+0xcc>
 80144c6:	2302      	movs	r3, #2
 80144c8:	e010      	b.n	80144ec <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	69da      	ldr	r2, [r3, #28]
 80144ce:	683b      	ldr	r3, [r7, #0]
 80144d0:	0a5b      	lsrs	r3, r3, #9
 80144d2:	441a      	add	r2, r3
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80144d8:	693b      	ldr	r3, [r7, #16]
 80144da:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80144e4:	441a      	add	r2, r3
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80144ea:	2300      	movs	r3, #0
}
 80144ec:	4618      	mov	r0, r3
 80144ee:	3718      	adds	r7, #24
 80144f0:	46bd      	mov	sp, r7
 80144f2:	bd80      	pop	{r7, pc}

080144f4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80144f4:	b580      	push	{r7, lr}
 80144f6:	b086      	sub	sp, #24
 80144f8:	af00      	add	r7, sp, #0
 80144fa:	6078      	str	r0, [r7, #4]
 80144fc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	695b      	ldr	r3, [r3, #20]
 8014508:	3320      	adds	r3, #32
 801450a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	69db      	ldr	r3, [r3, #28]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d003      	beq.n	801451c <dir_next+0x28>
 8014514:	68bb      	ldr	r3, [r7, #8]
 8014516:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801451a:	d301      	bcc.n	8014520 <dir_next+0x2c>
 801451c:	2304      	movs	r3, #4
 801451e:	e0aa      	b.n	8014676 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014520:	68bb      	ldr	r3, [r7, #8]
 8014522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014526:	2b00      	cmp	r3, #0
 8014528:	f040 8098 	bne.w	801465c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	69db      	ldr	r3, [r3, #28]
 8014530:	1c5a      	adds	r2, r3, #1
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	699b      	ldr	r3, [r3, #24]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d10b      	bne.n	8014556 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801453e:	68bb      	ldr	r3, [r7, #8]
 8014540:	095b      	lsrs	r3, r3, #5
 8014542:	68fa      	ldr	r2, [r7, #12]
 8014544:	8912      	ldrh	r2, [r2, #8]
 8014546:	4293      	cmp	r3, r2
 8014548:	f0c0 8088 	bcc.w	801465c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801454c:	687b      	ldr	r3, [r7, #4]
 801454e:	2200      	movs	r2, #0
 8014550:	61da      	str	r2, [r3, #28]
 8014552:	2304      	movs	r3, #4
 8014554:	e08f      	b.n	8014676 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014556:	68bb      	ldr	r3, [r7, #8]
 8014558:	0a5b      	lsrs	r3, r3, #9
 801455a:	68fa      	ldr	r2, [r7, #12]
 801455c:	8952      	ldrh	r2, [r2, #10]
 801455e:	3a01      	subs	r2, #1
 8014560:	4013      	ands	r3, r2
 8014562:	2b00      	cmp	r3, #0
 8014564:	d17a      	bne.n	801465c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014566:	687a      	ldr	r2, [r7, #4]
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	699b      	ldr	r3, [r3, #24]
 801456c:	4619      	mov	r1, r3
 801456e:	4610      	mov	r0, r2
 8014570:	f7ff fc83 	bl	8013e7a <get_fat>
 8014574:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014576:	697b      	ldr	r3, [r7, #20]
 8014578:	2b01      	cmp	r3, #1
 801457a:	d801      	bhi.n	8014580 <dir_next+0x8c>
 801457c:	2302      	movs	r3, #2
 801457e:	e07a      	b.n	8014676 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014580:	697b      	ldr	r3, [r7, #20]
 8014582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014586:	d101      	bne.n	801458c <dir_next+0x98>
 8014588:	2301      	movs	r3, #1
 801458a:	e074      	b.n	8014676 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	699b      	ldr	r3, [r3, #24]
 8014590:	697a      	ldr	r2, [r7, #20]
 8014592:	429a      	cmp	r2, r3
 8014594:	d358      	bcc.n	8014648 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014596:	683b      	ldr	r3, [r7, #0]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d104      	bne.n	80145a6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	2200      	movs	r2, #0
 80145a0:	61da      	str	r2, [r3, #28]
 80145a2:	2304      	movs	r3, #4
 80145a4:	e067      	b.n	8014676 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80145a6:	687a      	ldr	r2, [r7, #4]
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	699b      	ldr	r3, [r3, #24]
 80145ac:	4619      	mov	r1, r3
 80145ae:	4610      	mov	r0, r2
 80145b0:	f7ff fe59 	bl	8014266 <create_chain>
 80145b4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80145b6:	697b      	ldr	r3, [r7, #20]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d101      	bne.n	80145c0 <dir_next+0xcc>
 80145bc:	2307      	movs	r3, #7
 80145be:	e05a      	b.n	8014676 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	2b01      	cmp	r3, #1
 80145c4:	d101      	bne.n	80145ca <dir_next+0xd6>
 80145c6:	2302      	movs	r3, #2
 80145c8:	e055      	b.n	8014676 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80145ca:	697b      	ldr	r3, [r7, #20]
 80145cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145d0:	d101      	bne.n	80145d6 <dir_next+0xe2>
 80145d2:	2301      	movs	r3, #1
 80145d4:	e04f      	b.n	8014676 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80145d6:	68f8      	ldr	r0, [r7, #12]
 80145d8:	f7ff fb50 	bl	8013c7c <sync_window>
 80145dc:	4603      	mov	r3, r0
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d001      	beq.n	80145e6 <dir_next+0xf2>
 80145e2:	2301      	movs	r3, #1
 80145e4:	e047      	b.n	8014676 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	3334      	adds	r3, #52	@ 0x34
 80145ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80145ee:	2100      	movs	r1, #0
 80145f0:	4618      	mov	r0, r3
 80145f2:	f7ff f979 	bl	80138e8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80145f6:	2300      	movs	r3, #0
 80145f8:	613b      	str	r3, [r7, #16]
 80145fa:	6979      	ldr	r1, [r7, #20]
 80145fc:	68f8      	ldr	r0, [r7, #12]
 80145fe:	f7ff fc1d 	bl	8013e3c <clust2sect>
 8014602:	4602      	mov	r2, r0
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	631a      	str	r2, [r3, #48]	@ 0x30
 8014608:	e012      	b.n	8014630 <dir_next+0x13c>
						fs->wflag = 1;
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	2201      	movs	r2, #1
 801460e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8014610:	68f8      	ldr	r0, [r7, #12]
 8014612:	f7ff fb33 	bl	8013c7c <sync_window>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	d001      	beq.n	8014620 <dir_next+0x12c>
 801461c:	2301      	movs	r3, #1
 801461e:	e02a      	b.n	8014676 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014620:	693b      	ldr	r3, [r7, #16]
 8014622:	3301      	adds	r3, #1
 8014624:	613b      	str	r3, [r7, #16]
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801462a:	1c5a      	adds	r2, r3, #1
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	631a      	str	r2, [r3, #48]	@ 0x30
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	895b      	ldrh	r3, [r3, #10]
 8014634:	461a      	mov	r2, r3
 8014636:	693b      	ldr	r3, [r7, #16]
 8014638:	4293      	cmp	r3, r2
 801463a:	d3e6      	bcc.n	801460a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014640:	693b      	ldr	r3, [r7, #16]
 8014642:	1ad2      	subs	r2, r2, r3
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	697a      	ldr	r2, [r7, #20]
 801464c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801464e:	6979      	ldr	r1, [r7, #20]
 8014650:	68f8      	ldr	r0, [r7, #12]
 8014652:	f7ff fbf3 	bl	8013e3c <clust2sect>
 8014656:	4602      	mov	r2, r0
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	68ba      	ldr	r2, [r7, #8]
 8014660:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014668:	68bb      	ldr	r3, [r7, #8]
 801466a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801466e:	441a      	add	r2, r3
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014674:	2300      	movs	r3, #0
}
 8014676:	4618      	mov	r0, r3
 8014678:	3718      	adds	r7, #24
 801467a:	46bd      	mov	sp, r7
 801467c:	bd80      	pop	{r7, pc}

0801467e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801467e:	b580      	push	{r7, lr}
 8014680:	b086      	sub	sp, #24
 8014682:	af00      	add	r7, sp, #0
 8014684:	6078      	str	r0, [r7, #4]
 8014686:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801468e:	2100      	movs	r1, #0
 8014690:	6878      	ldr	r0, [r7, #4]
 8014692:	f7ff feb4 	bl	80143fe <dir_sdi>
 8014696:	4603      	mov	r3, r0
 8014698:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801469a:	7dfb      	ldrb	r3, [r7, #23]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d12b      	bne.n	80146f8 <dir_alloc+0x7a>
		n = 0;
 80146a0:	2300      	movs	r3, #0
 80146a2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	69db      	ldr	r3, [r3, #28]
 80146a8:	4619      	mov	r1, r3
 80146aa:	68f8      	ldr	r0, [r7, #12]
 80146ac:	f7ff fb2a 	bl	8013d04 <move_window>
 80146b0:	4603      	mov	r3, r0
 80146b2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80146b4:	7dfb      	ldrb	r3, [r7, #23]
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	d11d      	bne.n	80146f6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	6a1b      	ldr	r3, [r3, #32]
 80146be:	781b      	ldrb	r3, [r3, #0]
 80146c0:	2be5      	cmp	r3, #229	@ 0xe5
 80146c2:	d004      	beq.n	80146ce <dir_alloc+0x50>
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	6a1b      	ldr	r3, [r3, #32]
 80146c8:	781b      	ldrb	r3, [r3, #0]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d107      	bne.n	80146de <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80146ce:	693b      	ldr	r3, [r7, #16]
 80146d0:	3301      	adds	r3, #1
 80146d2:	613b      	str	r3, [r7, #16]
 80146d4:	693a      	ldr	r2, [r7, #16]
 80146d6:	683b      	ldr	r3, [r7, #0]
 80146d8:	429a      	cmp	r2, r3
 80146da:	d102      	bne.n	80146e2 <dir_alloc+0x64>
 80146dc:	e00c      	b.n	80146f8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80146de:	2300      	movs	r3, #0
 80146e0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80146e2:	2101      	movs	r1, #1
 80146e4:	6878      	ldr	r0, [r7, #4]
 80146e6:	f7ff ff05 	bl	80144f4 <dir_next>
 80146ea:	4603      	mov	r3, r0
 80146ec:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80146ee:	7dfb      	ldrb	r3, [r7, #23]
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d0d7      	beq.n	80146a4 <dir_alloc+0x26>
 80146f4:	e000      	b.n	80146f8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80146f6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80146f8:	7dfb      	ldrb	r3, [r7, #23]
 80146fa:	2b04      	cmp	r3, #4
 80146fc:	d101      	bne.n	8014702 <dir_alloc+0x84>
 80146fe:	2307      	movs	r3, #7
 8014700:	75fb      	strb	r3, [r7, #23]
	return res;
 8014702:	7dfb      	ldrb	r3, [r7, #23]
}
 8014704:	4618      	mov	r0, r3
 8014706:	3718      	adds	r7, #24
 8014708:	46bd      	mov	sp, r7
 801470a:	bd80      	pop	{r7, pc}

0801470c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801470c:	b580      	push	{r7, lr}
 801470e:	b084      	sub	sp, #16
 8014710:	af00      	add	r7, sp, #0
 8014712:	6078      	str	r0, [r7, #4]
 8014714:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8014716:	683b      	ldr	r3, [r7, #0]
 8014718:	331a      	adds	r3, #26
 801471a:	4618      	mov	r0, r3
 801471c:	f7ff f840 	bl	80137a0 <ld_word>
 8014720:	4603      	mov	r3, r0
 8014722:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	781b      	ldrb	r3, [r3, #0]
 8014728:	2b03      	cmp	r3, #3
 801472a:	d109      	bne.n	8014740 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801472c:	683b      	ldr	r3, [r7, #0]
 801472e:	3314      	adds	r3, #20
 8014730:	4618      	mov	r0, r3
 8014732:	f7ff f835 	bl	80137a0 <ld_word>
 8014736:	4603      	mov	r3, r0
 8014738:	041b      	lsls	r3, r3, #16
 801473a:	68fa      	ldr	r2, [r7, #12]
 801473c:	4313      	orrs	r3, r2
 801473e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8014740:	68fb      	ldr	r3, [r7, #12]
}
 8014742:	4618      	mov	r0, r3
 8014744:	3710      	adds	r7, #16
 8014746:	46bd      	mov	sp, r7
 8014748:	bd80      	pop	{r7, pc}

0801474a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801474a:	b580      	push	{r7, lr}
 801474c:	b084      	sub	sp, #16
 801474e:	af00      	add	r7, sp, #0
 8014750:	60f8      	str	r0, [r7, #12]
 8014752:	60b9      	str	r1, [r7, #8]
 8014754:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	331a      	adds	r3, #26
 801475a:	687a      	ldr	r2, [r7, #4]
 801475c:	b292      	uxth	r2, r2
 801475e:	4611      	mov	r1, r2
 8014760:	4618      	mov	r0, r3
 8014762:	f7ff f859 	bl	8013818 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	781b      	ldrb	r3, [r3, #0]
 801476a:	2b03      	cmp	r3, #3
 801476c:	d109      	bne.n	8014782 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	f103 0214 	add.w	r2, r3, #20
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	0c1b      	lsrs	r3, r3, #16
 8014778:	b29b      	uxth	r3, r3
 801477a:	4619      	mov	r1, r3
 801477c:	4610      	mov	r0, r2
 801477e:	f7ff f84b 	bl	8013818 <st_word>
	}
}
 8014782:	bf00      	nop
 8014784:	3710      	adds	r7, #16
 8014786:	46bd      	mov	sp, r7
 8014788:	bd80      	pop	{r7, pc}
	...

0801478c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 801478c:	b590      	push	{r4, r7, lr}
 801478e:	b087      	sub	sp, #28
 8014790:	af00      	add	r7, sp, #0
 8014792:	6078      	str	r0, [r7, #4]
 8014794:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8014796:	683b      	ldr	r3, [r7, #0]
 8014798:	331a      	adds	r3, #26
 801479a:	4618      	mov	r0, r3
 801479c:	f7ff f800 	bl	80137a0 <ld_word>
 80147a0:	4603      	mov	r3, r0
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d001      	beq.n	80147aa <cmp_lfn+0x1e>
 80147a6:	2300      	movs	r3, #0
 80147a8:	e059      	b.n	801485e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80147aa:	683b      	ldr	r3, [r7, #0]
 80147ac:	781b      	ldrb	r3, [r3, #0]
 80147ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80147b2:	1e5a      	subs	r2, r3, #1
 80147b4:	4613      	mov	r3, r2
 80147b6:	005b      	lsls	r3, r3, #1
 80147b8:	4413      	add	r3, r2
 80147ba:	009b      	lsls	r3, r3, #2
 80147bc:	4413      	add	r3, r2
 80147be:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80147c0:	2301      	movs	r3, #1
 80147c2:	81fb      	strh	r3, [r7, #14]
 80147c4:	2300      	movs	r3, #0
 80147c6:	613b      	str	r3, [r7, #16]
 80147c8:	e033      	b.n	8014832 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80147ca:	4a27      	ldr	r2, [pc, #156]	@ (8014868 <cmp_lfn+0xdc>)
 80147cc:	693b      	ldr	r3, [r7, #16]
 80147ce:	4413      	add	r3, r2
 80147d0:	781b      	ldrb	r3, [r3, #0]
 80147d2:	461a      	mov	r2, r3
 80147d4:	683b      	ldr	r3, [r7, #0]
 80147d6:	4413      	add	r3, r2
 80147d8:	4618      	mov	r0, r3
 80147da:	f7fe ffe1 	bl	80137a0 <ld_word>
 80147de:	4603      	mov	r3, r0
 80147e0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80147e2:	89fb      	ldrh	r3, [r7, #14]
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d01a      	beq.n	801481e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80147e8:	697b      	ldr	r3, [r7, #20]
 80147ea:	2bfe      	cmp	r3, #254	@ 0xfe
 80147ec:	d812      	bhi.n	8014814 <cmp_lfn+0x88>
 80147ee:	89bb      	ldrh	r3, [r7, #12]
 80147f0:	4618      	mov	r0, r3
 80147f2:	f001 ff13 	bl	801661c <ff_wtoupper>
 80147f6:	4603      	mov	r3, r0
 80147f8:	461c      	mov	r4, r3
 80147fa:	697b      	ldr	r3, [r7, #20]
 80147fc:	1c5a      	adds	r2, r3, #1
 80147fe:	617a      	str	r2, [r7, #20]
 8014800:	005b      	lsls	r3, r3, #1
 8014802:	687a      	ldr	r2, [r7, #4]
 8014804:	4413      	add	r3, r2
 8014806:	881b      	ldrh	r3, [r3, #0]
 8014808:	4618      	mov	r0, r3
 801480a:	f001 ff07 	bl	801661c <ff_wtoupper>
 801480e:	4603      	mov	r3, r0
 8014810:	429c      	cmp	r4, r3
 8014812:	d001      	beq.n	8014818 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8014814:	2300      	movs	r3, #0
 8014816:	e022      	b.n	801485e <cmp_lfn+0xd2>
			}
			wc = uc;
 8014818:	89bb      	ldrh	r3, [r7, #12]
 801481a:	81fb      	strh	r3, [r7, #14]
 801481c:	e006      	b.n	801482c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801481e:	89bb      	ldrh	r3, [r7, #12]
 8014820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014824:	4293      	cmp	r3, r2
 8014826:	d001      	beq.n	801482c <cmp_lfn+0xa0>
 8014828:	2300      	movs	r3, #0
 801482a:	e018      	b.n	801485e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801482c:	693b      	ldr	r3, [r7, #16]
 801482e:	3301      	adds	r3, #1
 8014830:	613b      	str	r3, [r7, #16]
 8014832:	693b      	ldr	r3, [r7, #16]
 8014834:	2b0c      	cmp	r3, #12
 8014836:	d9c8      	bls.n	80147ca <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8014838:	683b      	ldr	r3, [r7, #0]
 801483a:	781b      	ldrb	r3, [r3, #0]
 801483c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014840:	2b00      	cmp	r3, #0
 8014842:	d00b      	beq.n	801485c <cmp_lfn+0xd0>
 8014844:	89fb      	ldrh	r3, [r7, #14]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d008      	beq.n	801485c <cmp_lfn+0xd0>
 801484a:	697b      	ldr	r3, [r7, #20]
 801484c:	005b      	lsls	r3, r3, #1
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	4413      	add	r3, r2
 8014852:	881b      	ldrh	r3, [r3, #0]
 8014854:	2b00      	cmp	r3, #0
 8014856:	d001      	beq.n	801485c <cmp_lfn+0xd0>
 8014858:	2300      	movs	r3, #0
 801485a:	e000      	b.n	801485e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 801485c:	2301      	movs	r3, #1
}
 801485e:	4618      	mov	r0, r3
 8014860:	371c      	adds	r7, #28
 8014862:	46bd      	mov	sp, r7
 8014864:	bd90      	pop	{r4, r7, pc}
 8014866:	bf00      	nop
 8014868:	0801be18 	.word	0x0801be18

0801486c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b088      	sub	sp, #32
 8014870:	af00      	add	r7, sp, #0
 8014872:	60f8      	str	r0, [r7, #12]
 8014874:	60b9      	str	r1, [r7, #8]
 8014876:	4611      	mov	r1, r2
 8014878:	461a      	mov	r2, r3
 801487a:	460b      	mov	r3, r1
 801487c:	71fb      	strb	r3, [r7, #7]
 801487e:	4613      	mov	r3, r2
 8014880:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8014882:	68bb      	ldr	r3, [r7, #8]
 8014884:	330d      	adds	r3, #13
 8014886:	79ba      	ldrb	r2, [r7, #6]
 8014888:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801488a:	68bb      	ldr	r3, [r7, #8]
 801488c:	330b      	adds	r3, #11
 801488e:	220f      	movs	r2, #15
 8014890:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	330c      	adds	r3, #12
 8014896:	2200      	movs	r2, #0
 8014898:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	331a      	adds	r3, #26
 801489e:	2100      	movs	r1, #0
 80148a0:	4618      	mov	r0, r3
 80148a2:	f7fe ffb9 	bl	8013818 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80148a6:	79fb      	ldrb	r3, [r7, #7]
 80148a8:	1e5a      	subs	r2, r3, #1
 80148aa:	4613      	mov	r3, r2
 80148ac:	005b      	lsls	r3, r3, #1
 80148ae:	4413      	add	r3, r2
 80148b0:	009b      	lsls	r3, r3, #2
 80148b2:	4413      	add	r3, r2
 80148b4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80148b6:	2300      	movs	r3, #0
 80148b8:	82fb      	strh	r3, [r7, #22]
 80148ba:	2300      	movs	r3, #0
 80148bc:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80148be:	8afb      	ldrh	r3, [r7, #22]
 80148c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80148c4:	4293      	cmp	r3, r2
 80148c6:	d007      	beq.n	80148d8 <put_lfn+0x6c>
 80148c8:	69fb      	ldr	r3, [r7, #28]
 80148ca:	1c5a      	adds	r2, r3, #1
 80148cc:	61fa      	str	r2, [r7, #28]
 80148ce:	005b      	lsls	r3, r3, #1
 80148d0:	68fa      	ldr	r2, [r7, #12]
 80148d2:	4413      	add	r3, r2
 80148d4:	881b      	ldrh	r3, [r3, #0]
 80148d6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80148d8:	4a17      	ldr	r2, [pc, #92]	@ (8014938 <put_lfn+0xcc>)
 80148da:	69bb      	ldr	r3, [r7, #24]
 80148dc:	4413      	add	r3, r2
 80148de:	781b      	ldrb	r3, [r3, #0]
 80148e0:	461a      	mov	r2, r3
 80148e2:	68bb      	ldr	r3, [r7, #8]
 80148e4:	4413      	add	r3, r2
 80148e6:	8afa      	ldrh	r2, [r7, #22]
 80148e8:	4611      	mov	r1, r2
 80148ea:	4618      	mov	r0, r3
 80148ec:	f7fe ff94 	bl	8013818 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80148f0:	8afb      	ldrh	r3, [r7, #22]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d102      	bne.n	80148fc <put_lfn+0x90>
 80148f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80148fa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80148fc:	69bb      	ldr	r3, [r7, #24]
 80148fe:	3301      	adds	r3, #1
 8014900:	61bb      	str	r3, [r7, #24]
 8014902:	69bb      	ldr	r3, [r7, #24]
 8014904:	2b0c      	cmp	r3, #12
 8014906:	d9da      	bls.n	80148be <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8014908:	8afb      	ldrh	r3, [r7, #22]
 801490a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801490e:	4293      	cmp	r3, r2
 8014910:	d006      	beq.n	8014920 <put_lfn+0xb4>
 8014912:	69fb      	ldr	r3, [r7, #28]
 8014914:	005b      	lsls	r3, r3, #1
 8014916:	68fa      	ldr	r2, [r7, #12]
 8014918:	4413      	add	r3, r2
 801491a:	881b      	ldrh	r3, [r3, #0]
 801491c:	2b00      	cmp	r3, #0
 801491e:	d103      	bne.n	8014928 <put_lfn+0xbc>
 8014920:	79fb      	ldrb	r3, [r7, #7]
 8014922:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014926:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8014928:	68bb      	ldr	r3, [r7, #8]
 801492a:	79fa      	ldrb	r2, [r7, #7]
 801492c:	701a      	strb	r2, [r3, #0]
}
 801492e:	bf00      	nop
 8014930:	3720      	adds	r7, #32
 8014932:	46bd      	mov	sp, r7
 8014934:	bd80      	pop	{r7, pc}
 8014936:	bf00      	nop
 8014938:	0801be18 	.word	0x0801be18

0801493c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 801493c:	b580      	push	{r7, lr}
 801493e:	b08c      	sub	sp, #48	@ 0x30
 8014940:	af00      	add	r7, sp, #0
 8014942:	60f8      	str	r0, [r7, #12]
 8014944:	60b9      	str	r1, [r7, #8]
 8014946:	607a      	str	r2, [r7, #4]
 8014948:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801494a:	220b      	movs	r2, #11
 801494c:	68b9      	ldr	r1, [r7, #8]
 801494e:	68f8      	ldr	r0, [r7, #12]
 8014950:	f7fe ffa9 	bl	80138a6 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8014954:	683b      	ldr	r3, [r7, #0]
 8014956:	2b05      	cmp	r3, #5
 8014958:	d92b      	bls.n	80149b2 <gen_numname+0x76>
		sr = seq;
 801495a:	683b      	ldr	r3, [r7, #0]
 801495c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801495e:	e022      	b.n	80149a6 <gen_numname+0x6a>
			wc = *lfn++;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	1c9a      	adds	r2, r3, #2
 8014964:	607a      	str	r2, [r7, #4]
 8014966:	881b      	ldrh	r3, [r3, #0]
 8014968:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 801496a:	2300      	movs	r3, #0
 801496c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801496e:	e017      	b.n	80149a0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8014970:	69fb      	ldr	r3, [r7, #28]
 8014972:	005a      	lsls	r2, r3, #1
 8014974:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014976:	f003 0301 	and.w	r3, r3, #1
 801497a:	4413      	add	r3, r2
 801497c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801497e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014980:	085b      	lsrs	r3, r3, #1
 8014982:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8014984:	69fb      	ldr	r3, [r7, #28]
 8014986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801498a:	2b00      	cmp	r3, #0
 801498c:	d005      	beq.n	801499a <gen_numname+0x5e>
 801498e:	69fb      	ldr	r3, [r7, #28]
 8014990:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8014994:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8014998:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801499c:	3301      	adds	r3, #1
 801499e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80149a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149a2:	2b0f      	cmp	r3, #15
 80149a4:	d9e4      	bls.n	8014970 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	881b      	ldrh	r3, [r3, #0]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d1d8      	bne.n	8014960 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80149ae:	69fb      	ldr	r3, [r7, #28]
 80149b0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80149b2:	2307      	movs	r3, #7
 80149b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80149b6:	683b      	ldr	r3, [r7, #0]
 80149b8:	b2db      	uxtb	r3, r3
 80149ba:	f003 030f 	and.w	r3, r3, #15
 80149be:	b2db      	uxtb	r3, r3
 80149c0:	3330      	adds	r3, #48	@ 0x30
 80149c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80149c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80149ca:	2b39      	cmp	r3, #57	@ 0x39
 80149cc:	d904      	bls.n	80149d8 <gen_numname+0x9c>
 80149ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80149d2:	3307      	adds	r3, #7
 80149d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80149d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149da:	1e5a      	subs	r2, r3, #1
 80149dc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80149de:	3330      	adds	r3, #48	@ 0x30
 80149e0:	443b      	add	r3, r7
 80149e2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80149e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	091b      	lsrs	r3, r3, #4
 80149ee:	603b      	str	r3, [r7, #0]
	} while (seq);
 80149f0:	683b      	ldr	r3, [r7, #0]
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d1df      	bne.n	80149b6 <gen_numname+0x7a>
	ns[i] = '~';
 80149f6:	f107 0214 	add.w	r2, r7, #20
 80149fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149fc:	4413      	add	r3, r2
 80149fe:	227e      	movs	r2, #126	@ 0x7e
 8014a00:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8014a02:	2300      	movs	r3, #0
 8014a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8014a06:	e002      	b.n	8014a0e <gen_numname+0xd2>
 8014a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a0a:	3301      	adds	r3, #1
 8014a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8014a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a12:	429a      	cmp	r2, r3
 8014a14:	d205      	bcs.n	8014a22 <gen_numname+0xe6>
 8014a16:	68fa      	ldr	r2, [r7, #12]
 8014a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a1a:	4413      	add	r3, r2
 8014a1c:	781b      	ldrb	r3, [r3, #0]
 8014a1e:	2b20      	cmp	r3, #32
 8014a20:	d1f2      	bne.n	8014a08 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8014a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a24:	2b07      	cmp	r3, #7
 8014a26:	d807      	bhi.n	8014a38 <gen_numname+0xfc>
 8014a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a2a:	1c5a      	adds	r2, r3, #1
 8014a2c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014a2e:	3330      	adds	r3, #48	@ 0x30
 8014a30:	443b      	add	r3, r7
 8014a32:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8014a36:	e000      	b.n	8014a3a <gen_numname+0xfe>
 8014a38:	2120      	movs	r1, #32
 8014a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a3c:	1c5a      	adds	r2, r3, #1
 8014a3e:	627a      	str	r2, [r7, #36]	@ 0x24
 8014a40:	68fa      	ldr	r2, [r7, #12]
 8014a42:	4413      	add	r3, r2
 8014a44:	460a      	mov	r2, r1
 8014a46:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8014a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a4a:	2b07      	cmp	r3, #7
 8014a4c:	d9e9      	bls.n	8014a22 <gen_numname+0xe6>
}
 8014a4e:	bf00      	nop
 8014a50:	bf00      	nop
 8014a52:	3730      	adds	r7, #48	@ 0x30
 8014a54:	46bd      	mov	sp, r7
 8014a56:	bd80      	pop	{r7, pc}

08014a58 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8014a58:	b480      	push	{r7}
 8014a5a:	b085      	sub	sp, #20
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8014a60:	2300      	movs	r3, #0
 8014a62:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8014a64:	230b      	movs	r3, #11
 8014a66:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8014a68:	7bfb      	ldrb	r3, [r7, #15]
 8014a6a:	b2da      	uxtb	r2, r3
 8014a6c:	0852      	lsrs	r2, r2, #1
 8014a6e:	01db      	lsls	r3, r3, #7
 8014a70:	4313      	orrs	r3, r2
 8014a72:	b2da      	uxtb	r2, r3
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	1c59      	adds	r1, r3, #1
 8014a78:	6079      	str	r1, [r7, #4]
 8014a7a:	781b      	ldrb	r3, [r3, #0]
 8014a7c:	4413      	add	r3, r2
 8014a7e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8014a80:	68bb      	ldr	r3, [r7, #8]
 8014a82:	3b01      	subs	r3, #1
 8014a84:	60bb      	str	r3, [r7, #8]
 8014a86:	68bb      	ldr	r3, [r7, #8]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d1ed      	bne.n	8014a68 <sum_sfn+0x10>
	return sum;
 8014a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a8e:	4618      	mov	r0, r3
 8014a90:	3714      	adds	r7, #20
 8014a92:	46bd      	mov	sp, r7
 8014a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a98:	4770      	bx	lr

08014a9a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8014a9a:	b580      	push	{r7, lr}
 8014a9c:	b086      	sub	sp, #24
 8014a9e:	af00      	add	r7, sp, #0
 8014aa0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	681b      	ldr	r3, [r3, #0]
 8014aa6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8014aa8:	2100      	movs	r1, #0
 8014aaa:	6878      	ldr	r0, [r7, #4]
 8014aac:	f7ff fca7 	bl	80143fe <dir_sdi>
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8014ab4:	7dfb      	ldrb	r3, [r7, #23]
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d001      	beq.n	8014abe <dir_find+0x24>
 8014aba:	7dfb      	ldrb	r3, [r7, #23]
 8014abc:	e0a9      	b.n	8014c12 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014abe:	23ff      	movs	r3, #255	@ 0xff
 8014ac0:	753b      	strb	r3, [r7, #20]
 8014ac2:	7d3b      	ldrb	r3, [r7, #20]
 8014ac4:	757b      	strb	r3, [r7, #21]
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8014acc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	69db      	ldr	r3, [r3, #28]
 8014ad2:	4619      	mov	r1, r3
 8014ad4:	6938      	ldr	r0, [r7, #16]
 8014ad6:	f7ff f915 	bl	8013d04 <move_window>
 8014ada:	4603      	mov	r3, r0
 8014adc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8014ade:	7dfb      	ldrb	r3, [r7, #23]
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	f040 8090 	bne.w	8014c06 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	6a1b      	ldr	r3, [r3, #32]
 8014aea:	781b      	ldrb	r3, [r3, #0]
 8014aec:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8014aee:	7dbb      	ldrb	r3, [r7, #22]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d102      	bne.n	8014afa <dir_find+0x60>
 8014af4:	2304      	movs	r3, #4
 8014af6:	75fb      	strb	r3, [r7, #23]
 8014af8:	e08a      	b.n	8014c10 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	6a1b      	ldr	r3, [r3, #32]
 8014afe:	330b      	adds	r3, #11
 8014b00:	781b      	ldrb	r3, [r3, #0]
 8014b02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014b06:	73fb      	strb	r3, [r7, #15]
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	7bfa      	ldrb	r2, [r7, #15]
 8014b0c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8014b0e:	7dbb      	ldrb	r3, [r7, #22]
 8014b10:	2be5      	cmp	r3, #229	@ 0xe5
 8014b12:	d007      	beq.n	8014b24 <dir_find+0x8a>
 8014b14:	7bfb      	ldrb	r3, [r7, #15]
 8014b16:	f003 0308 	and.w	r3, r3, #8
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d009      	beq.n	8014b32 <dir_find+0x98>
 8014b1e:	7bfb      	ldrb	r3, [r7, #15]
 8014b20:	2b0f      	cmp	r3, #15
 8014b22:	d006      	beq.n	8014b32 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014b24:	23ff      	movs	r3, #255	@ 0xff
 8014b26:	757b      	strb	r3, [r7, #21]
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8014b2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8014b30:	e05e      	b.n	8014bf0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8014b32:	7bfb      	ldrb	r3, [r7, #15]
 8014b34:	2b0f      	cmp	r3, #15
 8014b36:	d136      	bne.n	8014ba6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d154      	bne.n	8014bf0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8014b46:	7dbb      	ldrb	r3, [r7, #22]
 8014b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d00d      	beq.n	8014b6c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	6a1b      	ldr	r3, [r3, #32]
 8014b54:	7b5b      	ldrb	r3, [r3, #13]
 8014b56:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8014b58:	7dbb      	ldrb	r3, [r7, #22]
 8014b5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014b5e:	75bb      	strb	r3, [r7, #22]
 8014b60:	7dbb      	ldrb	r3, [r7, #22]
 8014b62:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	695a      	ldr	r2, [r3, #20]
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8014b6c:	7dba      	ldrb	r2, [r7, #22]
 8014b6e:	7d7b      	ldrb	r3, [r7, #21]
 8014b70:	429a      	cmp	r2, r3
 8014b72:	d115      	bne.n	8014ba0 <dir_find+0x106>
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	6a1b      	ldr	r3, [r3, #32]
 8014b78:	330d      	adds	r3, #13
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	7d3a      	ldrb	r2, [r7, #20]
 8014b7e:	429a      	cmp	r2, r3
 8014b80:	d10e      	bne.n	8014ba0 <dir_find+0x106>
 8014b82:	693b      	ldr	r3, [r7, #16]
 8014b84:	68da      	ldr	r2, [r3, #12]
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	6a1b      	ldr	r3, [r3, #32]
 8014b8a:	4619      	mov	r1, r3
 8014b8c:	4610      	mov	r0, r2
 8014b8e:	f7ff fdfd 	bl	801478c <cmp_lfn>
 8014b92:	4603      	mov	r3, r0
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d003      	beq.n	8014ba0 <dir_find+0x106>
 8014b98:	7d7b      	ldrb	r3, [r7, #21]
 8014b9a:	3b01      	subs	r3, #1
 8014b9c:	b2db      	uxtb	r3, r3
 8014b9e:	e000      	b.n	8014ba2 <dir_find+0x108>
 8014ba0:	23ff      	movs	r3, #255	@ 0xff
 8014ba2:	757b      	strb	r3, [r7, #21]
 8014ba4:	e024      	b.n	8014bf0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014ba6:	7d7b      	ldrb	r3, [r7, #21]
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d109      	bne.n	8014bc0 <dir_find+0x126>
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	6a1b      	ldr	r3, [r3, #32]
 8014bb0:	4618      	mov	r0, r3
 8014bb2:	f7ff ff51 	bl	8014a58 <sum_sfn>
 8014bb6:	4603      	mov	r3, r0
 8014bb8:	461a      	mov	r2, r3
 8014bba:	7d3b      	ldrb	r3, [r7, #20]
 8014bbc:	4293      	cmp	r3, r2
 8014bbe:	d024      	beq.n	8014c0a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014bc6:	f003 0301 	and.w	r3, r3, #1
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d10a      	bne.n	8014be4 <dir_find+0x14a>
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	6a18      	ldr	r0, [r3, #32]
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	3324      	adds	r3, #36	@ 0x24
 8014bd6:	220b      	movs	r2, #11
 8014bd8:	4619      	mov	r1, r3
 8014bda:	f7fe fea0 	bl	801391e <mem_cmp>
 8014bde:	4603      	mov	r3, r0
 8014be0:	2b00      	cmp	r3, #0
 8014be2:	d014      	beq.n	8014c0e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014be4:	23ff      	movs	r3, #255	@ 0xff
 8014be6:	757b      	strb	r3, [r7, #21]
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	f04f 32ff 	mov.w	r2, #4294967295
 8014bee:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8014bf0:	2100      	movs	r1, #0
 8014bf2:	6878      	ldr	r0, [r7, #4]
 8014bf4:	f7ff fc7e 	bl	80144f4 <dir_next>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8014bfc:	7dfb      	ldrb	r3, [r7, #23]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	f43f af65 	beq.w	8014ace <dir_find+0x34>
 8014c04:	e004      	b.n	8014c10 <dir_find+0x176>
		if (res != FR_OK) break;
 8014c06:	bf00      	nop
 8014c08:	e002      	b.n	8014c10 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014c0a:	bf00      	nop
 8014c0c:	e000      	b.n	8014c10 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014c0e:	bf00      	nop

	return res;
 8014c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c12:	4618      	mov	r0, r3
 8014c14:	3718      	adds	r7, #24
 8014c16:	46bd      	mov	sp, r7
 8014c18:	bd80      	pop	{r7, pc}
	...

08014c1c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b08c      	sub	sp, #48	@ 0x30
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014c30:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d001      	beq.n	8014c3c <dir_register+0x20>
 8014c38:	2306      	movs	r3, #6
 8014c3a:	e0e0      	b.n	8014dfe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c40:	e002      	b.n	8014c48 <dir_register+0x2c>
 8014c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c44:	3301      	adds	r3, #1
 8014c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c48:	69fb      	ldr	r3, [r7, #28]
 8014c4a:	68da      	ldr	r2, [r3, #12]
 8014c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c4e:	005b      	lsls	r3, r3, #1
 8014c50:	4413      	add	r3, r2
 8014c52:	881b      	ldrh	r3, [r3, #0]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d1f4      	bne.n	8014c42 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8014c5e:	f107 030c 	add.w	r3, r7, #12
 8014c62:	220c      	movs	r2, #12
 8014c64:	4618      	mov	r0, r3
 8014c66:	f7fe fe1e 	bl	80138a6 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8014c6a:	7dfb      	ldrb	r3, [r7, #23]
 8014c6c:	f003 0301 	and.w	r3, r3, #1
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d032      	beq.n	8014cda <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	2240      	movs	r2, #64	@ 0x40
 8014c78:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8014c7c:	2301      	movs	r3, #1
 8014c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014c80:	e016      	b.n	8014cb0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8014c88:	69fb      	ldr	r3, [r7, #28]
 8014c8a:	68da      	ldr	r2, [r3, #12]
 8014c8c:	f107 010c 	add.w	r1, r7, #12
 8014c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c92:	f7ff fe53 	bl	801493c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8014c96:	6878      	ldr	r0, [r7, #4]
 8014c98:	f7ff feff 	bl	8014a9a <dir_find>
 8014c9c:	4603      	mov	r3, r0
 8014c9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8014ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d106      	bne.n	8014cb8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8014caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cac:	3301      	adds	r3, #1
 8014cae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cb2:	2b63      	cmp	r3, #99	@ 0x63
 8014cb4:	d9e5      	bls.n	8014c82 <dir_register+0x66>
 8014cb6:	e000      	b.n	8014cba <dir_register+0x9e>
			if (res != FR_OK) break;
 8014cb8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8014cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cbc:	2b64      	cmp	r3, #100	@ 0x64
 8014cbe:	d101      	bne.n	8014cc4 <dir_register+0xa8>
 8014cc0:	2307      	movs	r3, #7
 8014cc2:	e09c      	b.n	8014dfe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8014cc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014cc8:	2b04      	cmp	r3, #4
 8014cca:	d002      	beq.n	8014cd2 <dir_register+0xb6>
 8014ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014cd0:	e095      	b.n	8014dfe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8014cd2:	7dfa      	ldrb	r2, [r7, #23]
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8014cda:	7dfb      	ldrb	r3, [r7, #23]
 8014cdc:	f003 0302 	and.w	r3, r3, #2
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d007      	beq.n	8014cf4 <dir_register+0xd8>
 8014ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ce6:	330c      	adds	r3, #12
 8014ce8:	4a47      	ldr	r2, [pc, #284]	@ (8014e08 <dir_register+0x1ec>)
 8014cea:	fba2 2303 	umull	r2, r3, r2, r3
 8014cee:	089b      	lsrs	r3, r3, #2
 8014cf0:	3301      	adds	r3, #1
 8014cf2:	e000      	b.n	8014cf6 <dir_register+0xda>
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8014cf8:	6a39      	ldr	r1, [r7, #32]
 8014cfa:	6878      	ldr	r0, [r7, #4]
 8014cfc:	f7ff fcbf 	bl	801467e <dir_alloc>
 8014d00:	4603      	mov	r3, r0
 8014d02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8014d06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d148      	bne.n	8014da0 <dir_register+0x184>
 8014d0e:	6a3b      	ldr	r3, [r7, #32]
 8014d10:	3b01      	subs	r3, #1
 8014d12:	623b      	str	r3, [r7, #32]
 8014d14:	6a3b      	ldr	r3, [r7, #32]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d042      	beq.n	8014da0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	695a      	ldr	r2, [r3, #20]
 8014d1e:	6a3b      	ldr	r3, [r7, #32]
 8014d20:	015b      	lsls	r3, r3, #5
 8014d22:	1ad3      	subs	r3, r2, r3
 8014d24:	4619      	mov	r1, r3
 8014d26:	6878      	ldr	r0, [r7, #4]
 8014d28:	f7ff fb69 	bl	80143fe <dir_sdi>
 8014d2c:	4603      	mov	r3, r0
 8014d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8014d32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d132      	bne.n	8014da0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	3324      	adds	r3, #36	@ 0x24
 8014d3e:	4618      	mov	r0, r3
 8014d40:	f7ff fe8a 	bl	8014a58 <sum_sfn>
 8014d44:	4603      	mov	r3, r0
 8014d46:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	69db      	ldr	r3, [r3, #28]
 8014d4c:	4619      	mov	r1, r3
 8014d4e:	69f8      	ldr	r0, [r7, #28]
 8014d50:	f7fe ffd8 	bl	8013d04 <move_window>
 8014d54:	4603      	mov	r3, r0
 8014d56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8014d5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d11d      	bne.n	8014d9e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8014d62:	69fb      	ldr	r3, [r7, #28]
 8014d64:	68d8      	ldr	r0, [r3, #12]
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	6a19      	ldr	r1, [r3, #32]
 8014d6a:	6a3b      	ldr	r3, [r7, #32]
 8014d6c:	b2da      	uxtb	r2, r3
 8014d6e:	7efb      	ldrb	r3, [r7, #27]
 8014d70:	f7ff fd7c 	bl	801486c <put_lfn>
				fs->wflag = 1;
 8014d74:	69fb      	ldr	r3, [r7, #28]
 8014d76:	2201      	movs	r2, #1
 8014d78:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8014d7a:	2100      	movs	r1, #0
 8014d7c:	6878      	ldr	r0, [r7, #4]
 8014d7e:	f7ff fbb9 	bl	80144f4 <dir_next>
 8014d82:	4603      	mov	r3, r0
 8014d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8014d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d107      	bne.n	8014da0 <dir_register+0x184>
 8014d90:	6a3b      	ldr	r3, [r7, #32]
 8014d92:	3b01      	subs	r3, #1
 8014d94:	623b      	str	r3, [r7, #32]
 8014d96:	6a3b      	ldr	r3, [r7, #32]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d1d5      	bne.n	8014d48 <dir_register+0x12c>
 8014d9c:	e000      	b.n	8014da0 <dir_register+0x184>
				if (res != FR_OK) break;
 8014d9e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8014da0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d128      	bne.n	8014dfa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	69db      	ldr	r3, [r3, #28]
 8014dac:	4619      	mov	r1, r3
 8014dae:	69f8      	ldr	r0, [r7, #28]
 8014db0:	f7fe ffa8 	bl	8013d04 <move_window>
 8014db4:	4603      	mov	r3, r0
 8014db6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8014dba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d11b      	bne.n	8014dfa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	6a1b      	ldr	r3, [r3, #32]
 8014dc6:	2220      	movs	r2, #32
 8014dc8:	2100      	movs	r1, #0
 8014dca:	4618      	mov	r0, r3
 8014dcc:	f7fe fd8c 	bl	80138e8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	6a18      	ldr	r0, [r3, #32]
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	3324      	adds	r3, #36	@ 0x24
 8014dd8:	220b      	movs	r2, #11
 8014dda:	4619      	mov	r1, r3
 8014ddc:	f7fe fd63 	bl	80138a6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	6a1b      	ldr	r3, [r3, #32]
 8014dea:	330c      	adds	r3, #12
 8014dec:	f002 0218 	and.w	r2, r2, #24
 8014df0:	b2d2      	uxtb	r2, r2
 8014df2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8014df4:	69fb      	ldr	r3, [r7, #28]
 8014df6:	2201      	movs	r2, #1
 8014df8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8014dfa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014dfe:	4618      	mov	r0, r3
 8014e00:	3730      	adds	r7, #48	@ 0x30
 8014e02:	46bd      	mov	sp, r7
 8014e04:	bd80      	pop	{r7, pc}
 8014e06:	bf00      	nop
 8014e08:	4ec4ec4f 	.word	0x4ec4ec4f

08014e0c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	b08a      	sub	sp, #40	@ 0x28
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	6078      	str	r0, [r7, #4]
 8014e14:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8014e16:	683b      	ldr	r3, [r7, #0]
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	613b      	str	r3, [r7, #16]
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	68db      	ldr	r3, [r3, #12]
 8014e22:	60fb      	str	r3, [r7, #12]
 8014e24:	2300      	movs	r3, #0
 8014e26:	617b      	str	r3, [r7, #20]
 8014e28:	697b      	ldr	r3, [r7, #20]
 8014e2a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8014e2c:	69bb      	ldr	r3, [r7, #24]
 8014e2e:	1c5a      	adds	r2, r3, #1
 8014e30:	61ba      	str	r2, [r7, #24]
 8014e32:	693a      	ldr	r2, [r7, #16]
 8014e34:	4413      	add	r3, r2
 8014e36:	781b      	ldrb	r3, [r3, #0]
 8014e38:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8014e3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e3c:	2b1f      	cmp	r3, #31
 8014e3e:	d940      	bls.n	8014ec2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8014e40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e42:	2b2f      	cmp	r3, #47	@ 0x2f
 8014e44:	d006      	beq.n	8014e54 <create_name+0x48>
 8014e46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e48:	2b5c      	cmp	r3, #92	@ 0x5c
 8014e4a:	d110      	bne.n	8014e6e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8014e4c:	e002      	b.n	8014e54 <create_name+0x48>
 8014e4e:	69bb      	ldr	r3, [r7, #24]
 8014e50:	3301      	adds	r3, #1
 8014e52:	61bb      	str	r3, [r7, #24]
 8014e54:	693a      	ldr	r2, [r7, #16]
 8014e56:	69bb      	ldr	r3, [r7, #24]
 8014e58:	4413      	add	r3, r2
 8014e5a:	781b      	ldrb	r3, [r3, #0]
 8014e5c:	2b2f      	cmp	r3, #47	@ 0x2f
 8014e5e:	d0f6      	beq.n	8014e4e <create_name+0x42>
 8014e60:	693a      	ldr	r2, [r7, #16]
 8014e62:	69bb      	ldr	r3, [r7, #24]
 8014e64:	4413      	add	r3, r2
 8014e66:	781b      	ldrb	r3, [r3, #0]
 8014e68:	2b5c      	cmp	r3, #92	@ 0x5c
 8014e6a:	d0f0      	beq.n	8014e4e <create_name+0x42>
			break;
 8014e6c:	e02a      	b.n	8014ec4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8014e6e:	697b      	ldr	r3, [r7, #20]
 8014e70:	2bfe      	cmp	r3, #254	@ 0xfe
 8014e72:	d901      	bls.n	8014e78 <create_name+0x6c>
 8014e74:	2306      	movs	r3, #6
 8014e76:	e17d      	b.n	8015174 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8014e78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e7a:	b2db      	uxtb	r3, r3
 8014e7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8014e7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e80:	2101      	movs	r1, #1
 8014e82:	4618      	mov	r0, r3
 8014e84:	f001 fb8e 	bl	80165a4 <ff_convert>
 8014e88:	4603      	mov	r3, r0
 8014e8a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8014e8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d101      	bne.n	8014e96 <create_name+0x8a>
 8014e92:	2306      	movs	r3, #6
 8014e94:	e16e      	b.n	8015174 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8014e96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e98:	2b7f      	cmp	r3, #127	@ 0x7f
 8014e9a:	d809      	bhi.n	8014eb0 <create_name+0xa4>
 8014e9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e9e:	4619      	mov	r1, r3
 8014ea0:	488d      	ldr	r0, [pc, #564]	@ (80150d8 <create_name+0x2cc>)
 8014ea2:	f7fe fd63 	bl	801396c <chk_chr>
 8014ea6:	4603      	mov	r3, r0
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d001      	beq.n	8014eb0 <create_name+0xa4>
 8014eac:	2306      	movs	r3, #6
 8014eae:	e161      	b.n	8015174 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8014eb0:	697b      	ldr	r3, [r7, #20]
 8014eb2:	1c5a      	adds	r2, r3, #1
 8014eb4:	617a      	str	r2, [r7, #20]
 8014eb6:	005b      	lsls	r3, r3, #1
 8014eb8:	68fa      	ldr	r2, [r7, #12]
 8014eba:	4413      	add	r3, r2
 8014ebc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014ebe:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8014ec0:	e7b4      	b.n	8014e2c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8014ec2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8014ec4:	693a      	ldr	r2, [r7, #16]
 8014ec6:	69bb      	ldr	r3, [r7, #24]
 8014ec8:	441a      	add	r2, r3
 8014eca:	683b      	ldr	r3, [r7, #0]
 8014ecc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8014ece:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014ed0:	2b1f      	cmp	r3, #31
 8014ed2:	d801      	bhi.n	8014ed8 <create_name+0xcc>
 8014ed4:	2304      	movs	r3, #4
 8014ed6:	e000      	b.n	8014eda <create_name+0xce>
 8014ed8:	2300      	movs	r3, #0
 8014eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8014ede:	e011      	b.n	8014f04 <create_name+0xf8>
		w = lfn[di - 1];
 8014ee0:	697b      	ldr	r3, [r7, #20]
 8014ee2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014ee6:	3b01      	subs	r3, #1
 8014ee8:	005b      	lsls	r3, r3, #1
 8014eea:	68fa      	ldr	r2, [r7, #12]
 8014eec:	4413      	add	r3, r2
 8014eee:	881b      	ldrh	r3, [r3, #0]
 8014ef0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8014ef2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014ef4:	2b20      	cmp	r3, #32
 8014ef6:	d002      	beq.n	8014efe <create_name+0xf2>
 8014ef8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014efa:	2b2e      	cmp	r3, #46	@ 0x2e
 8014efc:	d106      	bne.n	8014f0c <create_name+0x100>
		di--;
 8014efe:	697b      	ldr	r3, [r7, #20]
 8014f00:	3b01      	subs	r3, #1
 8014f02:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8014f04:	697b      	ldr	r3, [r7, #20]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d1ea      	bne.n	8014ee0 <create_name+0xd4>
 8014f0a:	e000      	b.n	8014f0e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8014f0c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8014f0e:	697b      	ldr	r3, [r7, #20]
 8014f10:	005b      	lsls	r3, r3, #1
 8014f12:	68fa      	ldr	r2, [r7, #12]
 8014f14:	4413      	add	r3, r2
 8014f16:	2200      	movs	r2, #0
 8014f18:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d101      	bne.n	8014f24 <create_name+0x118>
 8014f20:	2306      	movs	r3, #6
 8014f22:	e127      	b.n	8015174 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	3324      	adds	r3, #36	@ 0x24
 8014f28:	220b      	movs	r2, #11
 8014f2a:	2120      	movs	r1, #32
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	f7fe fcdb 	bl	80138e8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8014f32:	2300      	movs	r3, #0
 8014f34:	61bb      	str	r3, [r7, #24]
 8014f36:	e002      	b.n	8014f3e <create_name+0x132>
 8014f38:	69bb      	ldr	r3, [r7, #24]
 8014f3a:	3301      	adds	r3, #1
 8014f3c:	61bb      	str	r3, [r7, #24]
 8014f3e:	69bb      	ldr	r3, [r7, #24]
 8014f40:	005b      	lsls	r3, r3, #1
 8014f42:	68fa      	ldr	r2, [r7, #12]
 8014f44:	4413      	add	r3, r2
 8014f46:	881b      	ldrh	r3, [r3, #0]
 8014f48:	2b20      	cmp	r3, #32
 8014f4a:	d0f5      	beq.n	8014f38 <create_name+0x12c>
 8014f4c:	69bb      	ldr	r3, [r7, #24]
 8014f4e:	005b      	lsls	r3, r3, #1
 8014f50:	68fa      	ldr	r2, [r7, #12]
 8014f52:	4413      	add	r3, r2
 8014f54:	881b      	ldrh	r3, [r3, #0]
 8014f56:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f58:	d0ee      	beq.n	8014f38 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8014f5a:	69bb      	ldr	r3, [r7, #24]
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d009      	beq.n	8014f74 <create_name+0x168>
 8014f60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014f64:	f043 0303 	orr.w	r3, r3, #3
 8014f68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8014f6c:	e002      	b.n	8014f74 <create_name+0x168>
 8014f6e:	697b      	ldr	r3, [r7, #20]
 8014f70:	3b01      	subs	r3, #1
 8014f72:	617b      	str	r3, [r7, #20]
 8014f74:	697b      	ldr	r3, [r7, #20]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d009      	beq.n	8014f8e <create_name+0x182>
 8014f7a:	697b      	ldr	r3, [r7, #20]
 8014f7c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014f80:	3b01      	subs	r3, #1
 8014f82:	005b      	lsls	r3, r3, #1
 8014f84:	68fa      	ldr	r2, [r7, #12]
 8014f86:	4413      	add	r3, r2
 8014f88:	881b      	ldrh	r3, [r3, #0]
 8014f8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f8c:	d1ef      	bne.n	8014f6e <create_name+0x162>

	i = b = 0; ni = 8;
 8014f8e:	2300      	movs	r3, #0
 8014f90:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014f94:	2300      	movs	r3, #0
 8014f96:	623b      	str	r3, [r7, #32]
 8014f98:	2308      	movs	r3, #8
 8014f9a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8014f9c:	69bb      	ldr	r3, [r7, #24]
 8014f9e:	1c5a      	adds	r2, r3, #1
 8014fa0:	61ba      	str	r2, [r7, #24]
 8014fa2:	005b      	lsls	r3, r3, #1
 8014fa4:	68fa      	ldr	r2, [r7, #12]
 8014fa6:	4413      	add	r3, r2
 8014fa8:	881b      	ldrh	r3, [r3, #0]
 8014faa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8014fac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	f000 8090 	beq.w	80150d4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8014fb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014fb6:	2b20      	cmp	r3, #32
 8014fb8:	d006      	beq.n	8014fc8 <create_name+0x1bc>
 8014fba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014fbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8014fbe:	d10a      	bne.n	8014fd6 <create_name+0x1ca>
 8014fc0:	69ba      	ldr	r2, [r7, #24]
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	429a      	cmp	r2, r3
 8014fc6:	d006      	beq.n	8014fd6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8014fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014fcc:	f043 0303 	orr.w	r3, r3, #3
 8014fd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014fd4:	e07d      	b.n	80150d2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8014fd6:	6a3a      	ldr	r2, [r7, #32]
 8014fd8:	69fb      	ldr	r3, [r7, #28]
 8014fda:	429a      	cmp	r2, r3
 8014fdc:	d203      	bcs.n	8014fe6 <create_name+0x1da>
 8014fde:	69ba      	ldr	r2, [r7, #24]
 8014fe0:	697b      	ldr	r3, [r7, #20]
 8014fe2:	429a      	cmp	r2, r3
 8014fe4:	d123      	bne.n	801502e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8014fe6:	69fb      	ldr	r3, [r7, #28]
 8014fe8:	2b0b      	cmp	r3, #11
 8014fea:	d106      	bne.n	8014ffa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8014fec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ff0:	f043 0303 	orr.w	r3, r3, #3
 8014ff4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014ff8:	e075      	b.n	80150e6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8014ffa:	69ba      	ldr	r2, [r7, #24]
 8014ffc:	697b      	ldr	r3, [r7, #20]
 8014ffe:	429a      	cmp	r2, r3
 8015000:	d005      	beq.n	801500e <create_name+0x202>
 8015002:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015006:	f043 0303 	orr.w	r3, r3, #3
 801500a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 801500e:	69ba      	ldr	r2, [r7, #24]
 8015010:	697b      	ldr	r3, [r7, #20]
 8015012:	429a      	cmp	r2, r3
 8015014:	d866      	bhi.n	80150e4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015016:	697b      	ldr	r3, [r7, #20]
 8015018:	61bb      	str	r3, [r7, #24]
 801501a:	2308      	movs	r3, #8
 801501c:	623b      	str	r3, [r7, #32]
 801501e:	230b      	movs	r3, #11
 8015020:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015022:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015026:	009b      	lsls	r3, r3, #2
 8015028:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801502c:	e051      	b.n	80150d2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801502e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015030:	2b7f      	cmp	r3, #127	@ 0x7f
 8015032:	d914      	bls.n	801505e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015034:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015036:	2100      	movs	r1, #0
 8015038:	4618      	mov	r0, r3
 801503a:	f001 fab3 	bl	80165a4 <ff_convert>
 801503e:	4603      	mov	r3, r0
 8015040:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015042:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015044:	2b00      	cmp	r3, #0
 8015046:	d004      	beq.n	8015052 <create_name+0x246>
 8015048:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801504a:	3b80      	subs	r3, #128	@ 0x80
 801504c:	4a23      	ldr	r2, [pc, #140]	@ (80150dc <create_name+0x2d0>)
 801504e:	5cd3      	ldrb	r3, [r2, r3]
 8015050:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8015052:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015056:	f043 0302 	orr.w	r3, r3, #2
 801505a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801505e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015060:	2b00      	cmp	r3, #0
 8015062:	d007      	beq.n	8015074 <create_name+0x268>
 8015064:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015066:	4619      	mov	r1, r3
 8015068:	481d      	ldr	r0, [pc, #116]	@ (80150e0 <create_name+0x2d4>)
 801506a:	f7fe fc7f 	bl	801396c <chk_chr>
 801506e:	4603      	mov	r3, r0
 8015070:	2b00      	cmp	r3, #0
 8015072:	d008      	beq.n	8015086 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8015074:	235f      	movs	r3, #95	@ 0x5f
 8015076:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801507c:	f043 0303 	orr.w	r3, r3, #3
 8015080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015084:	e01b      	b.n	80150be <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8015086:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015088:	2b40      	cmp	r3, #64	@ 0x40
 801508a:	d909      	bls.n	80150a0 <create_name+0x294>
 801508c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801508e:	2b5a      	cmp	r3, #90	@ 0x5a
 8015090:	d806      	bhi.n	80150a0 <create_name+0x294>
					b |= 2;
 8015092:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015096:	f043 0302 	orr.w	r3, r3, #2
 801509a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801509e:	e00e      	b.n	80150be <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80150a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80150a2:	2b60      	cmp	r3, #96	@ 0x60
 80150a4:	d90b      	bls.n	80150be <create_name+0x2b2>
 80150a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80150a8:	2b7a      	cmp	r3, #122	@ 0x7a
 80150aa:	d808      	bhi.n	80150be <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80150ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80150b0:	f043 0301 	orr.w	r3, r3, #1
 80150b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80150b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80150ba:	3b20      	subs	r3, #32
 80150bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80150be:	6a3b      	ldr	r3, [r7, #32]
 80150c0:	1c5a      	adds	r2, r3, #1
 80150c2:	623a      	str	r2, [r7, #32]
 80150c4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80150c6:	b2d1      	uxtb	r1, r2
 80150c8:	687a      	ldr	r2, [r7, #4]
 80150ca:	4413      	add	r3, r2
 80150cc:	460a      	mov	r2, r1
 80150ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80150d2:	e763      	b.n	8014f9c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80150d4:	bf00      	nop
 80150d6:	e006      	b.n	80150e6 <create_name+0x2da>
 80150d8:	0801a1ec 	.word	0x0801a1ec
 80150dc:	0801bd98 	.word	0x0801bd98
 80150e0:	0801a1f8 	.word	0x0801a1f8
			if (si > di) break;			/* No extension */
 80150e4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80150ec:	2be5      	cmp	r3, #229	@ 0xe5
 80150ee:	d103      	bne.n	80150f8 <create_name+0x2ec>
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	2205      	movs	r2, #5
 80150f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80150f8:	69fb      	ldr	r3, [r7, #28]
 80150fa:	2b08      	cmp	r3, #8
 80150fc:	d104      	bne.n	8015108 <create_name+0x2fc>
 80150fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015102:	009b      	lsls	r3, r3, #2
 8015104:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015108:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801510c:	f003 030c 	and.w	r3, r3, #12
 8015110:	2b0c      	cmp	r3, #12
 8015112:	d005      	beq.n	8015120 <create_name+0x314>
 8015114:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015118:	f003 0303 	and.w	r3, r3, #3
 801511c:	2b03      	cmp	r3, #3
 801511e:	d105      	bne.n	801512c <create_name+0x320>
 8015120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015124:	f043 0302 	orr.w	r3, r3, #2
 8015128:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801512c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015130:	f003 0302 	and.w	r3, r3, #2
 8015134:	2b00      	cmp	r3, #0
 8015136:	d117      	bne.n	8015168 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015138:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801513c:	f003 0303 	and.w	r3, r3, #3
 8015140:	2b01      	cmp	r3, #1
 8015142:	d105      	bne.n	8015150 <create_name+0x344>
 8015144:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015148:	f043 0310 	orr.w	r3, r3, #16
 801514c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015150:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015154:	f003 030c 	and.w	r3, r3, #12
 8015158:	2b04      	cmp	r3, #4
 801515a:	d105      	bne.n	8015168 <create_name+0x35c>
 801515c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015160:	f043 0308 	orr.w	r3, r3, #8
 8015164:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801516e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015172:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015174:	4618      	mov	r0, r3
 8015176:	3728      	adds	r7, #40	@ 0x28
 8015178:	46bd      	mov	sp, r7
 801517a:	bd80      	pop	{r7, pc}

0801517c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801517c:	b580      	push	{r7, lr}
 801517e:	b086      	sub	sp, #24
 8015180:	af00      	add	r7, sp, #0
 8015182:	6078      	str	r0, [r7, #4]
 8015184:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801518a:	693b      	ldr	r3, [r7, #16]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015190:	e002      	b.n	8015198 <follow_path+0x1c>
 8015192:	683b      	ldr	r3, [r7, #0]
 8015194:	3301      	adds	r3, #1
 8015196:	603b      	str	r3, [r7, #0]
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	781b      	ldrb	r3, [r3, #0]
 801519c:	2b2f      	cmp	r3, #47	@ 0x2f
 801519e:	d0f8      	beq.n	8015192 <follow_path+0x16>
 80151a0:	683b      	ldr	r3, [r7, #0]
 80151a2:	781b      	ldrb	r3, [r3, #0]
 80151a4:	2b5c      	cmp	r3, #92	@ 0x5c
 80151a6:	d0f4      	beq.n	8015192 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80151a8:	693b      	ldr	r3, [r7, #16]
 80151aa:	2200      	movs	r2, #0
 80151ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80151ae:	683b      	ldr	r3, [r7, #0]
 80151b0:	781b      	ldrb	r3, [r3, #0]
 80151b2:	2b1f      	cmp	r3, #31
 80151b4:	d80a      	bhi.n	80151cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	2280      	movs	r2, #128	@ 0x80
 80151ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80151be:	2100      	movs	r1, #0
 80151c0:	6878      	ldr	r0, [r7, #4]
 80151c2:	f7ff f91c 	bl	80143fe <dir_sdi>
 80151c6:	4603      	mov	r3, r0
 80151c8:	75fb      	strb	r3, [r7, #23]
 80151ca:	e043      	b.n	8015254 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80151cc:	463b      	mov	r3, r7
 80151ce:	4619      	mov	r1, r3
 80151d0:	6878      	ldr	r0, [r7, #4]
 80151d2:	f7ff fe1b 	bl	8014e0c <create_name>
 80151d6:	4603      	mov	r3, r0
 80151d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80151da:	7dfb      	ldrb	r3, [r7, #23]
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d134      	bne.n	801524a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f7ff fc5a 	bl	8014a9a <dir_find>
 80151e6:	4603      	mov	r3, r0
 80151e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80151f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80151f2:	7dfb      	ldrb	r3, [r7, #23]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d00a      	beq.n	801520e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80151f8:	7dfb      	ldrb	r3, [r7, #23]
 80151fa:	2b04      	cmp	r3, #4
 80151fc:	d127      	bne.n	801524e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80151fe:	7afb      	ldrb	r3, [r7, #11]
 8015200:	f003 0304 	and.w	r3, r3, #4
 8015204:	2b00      	cmp	r3, #0
 8015206:	d122      	bne.n	801524e <follow_path+0xd2>
 8015208:	2305      	movs	r3, #5
 801520a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801520c:	e01f      	b.n	801524e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801520e:	7afb      	ldrb	r3, [r7, #11]
 8015210:	f003 0304 	and.w	r3, r3, #4
 8015214:	2b00      	cmp	r3, #0
 8015216:	d11c      	bne.n	8015252 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015218:	693b      	ldr	r3, [r7, #16]
 801521a:	799b      	ldrb	r3, [r3, #6]
 801521c:	f003 0310 	and.w	r3, r3, #16
 8015220:	2b00      	cmp	r3, #0
 8015222:	d102      	bne.n	801522a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015224:	2305      	movs	r3, #5
 8015226:	75fb      	strb	r3, [r7, #23]
 8015228:	e014      	b.n	8015254 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	695b      	ldr	r3, [r3, #20]
 8015234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015238:	4413      	add	r3, r2
 801523a:	4619      	mov	r1, r3
 801523c:	68f8      	ldr	r0, [r7, #12]
 801523e:	f7ff fa65 	bl	801470c <ld_clust>
 8015242:	4602      	mov	r2, r0
 8015244:	693b      	ldr	r3, [r7, #16]
 8015246:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015248:	e7c0      	b.n	80151cc <follow_path+0x50>
			if (res != FR_OK) break;
 801524a:	bf00      	nop
 801524c:	e002      	b.n	8015254 <follow_path+0xd8>
				break;
 801524e:	bf00      	nop
 8015250:	e000      	b.n	8015254 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015252:	bf00      	nop
			}
		}
	}

	return res;
 8015254:	7dfb      	ldrb	r3, [r7, #23]
}
 8015256:	4618      	mov	r0, r3
 8015258:	3718      	adds	r7, #24
 801525a:	46bd      	mov	sp, r7
 801525c:	bd80      	pop	{r7, pc}

0801525e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801525e:	b480      	push	{r7}
 8015260:	b087      	sub	sp, #28
 8015262:	af00      	add	r7, sp, #0
 8015264:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015266:	f04f 33ff 	mov.w	r3, #4294967295
 801526a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	681b      	ldr	r3, [r3, #0]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d031      	beq.n	80152d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	681b      	ldr	r3, [r3, #0]
 8015278:	617b      	str	r3, [r7, #20]
 801527a:	e002      	b.n	8015282 <get_ldnumber+0x24>
 801527c:	697b      	ldr	r3, [r7, #20]
 801527e:	3301      	adds	r3, #1
 8015280:	617b      	str	r3, [r7, #20]
 8015282:	697b      	ldr	r3, [r7, #20]
 8015284:	781b      	ldrb	r3, [r3, #0]
 8015286:	2b1f      	cmp	r3, #31
 8015288:	d903      	bls.n	8015292 <get_ldnumber+0x34>
 801528a:	697b      	ldr	r3, [r7, #20]
 801528c:	781b      	ldrb	r3, [r3, #0]
 801528e:	2b3a      	cmp	r3, #58	@ 0x3a
 8015290:	d1f4      	bne.n	801527c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015292:	697b      	ldr	r3, [r7, #20]
 8015294:	781b      	ldrb	r3, [r3, #0]
 8015296:	2b3a      	cmp	r3, #58	@ 0x3a
 8015298:	d11c      	bne.n	80152d4 <get_ldnumber+0x76>
			tp = *path;
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	1c5a      	adds	r2, r3, #1
 80152a4:	60fa      	str	r2, [r7, #12]
 80152a6:	781b      	ldrb	r3, [r3, #0]
 80152a8:	3b30      	subs	r3, #48	@ 0x30
 80152aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80152ac:	68bb      	ldr	r3, [r7, #8]
 80152ae:	2b09      	cmp	r3, #9
 80152b0:	d80e      	bhi.n	80152d0 <get_ldnumber+0x72>
 80152b2:	68fa      	ldr	r2, [r7, #12]
 80152b4:	697b      	ldr	r3, [r7, #20]
 80152b6:	429a      	cmp	r2, r3
 80152b8:	d10a      	bne.n	80152d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80152ba:	68bb      	ldr	r3, [r7, #8]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d107      	bne.n	80152d0 <get_ldnumber+0x72>
					vol = (int)i;
 80152c0:	68bb      	ldr	r3, [r7, #8]
 80152c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80152c4:	697b      	ldr	r3, [r7, #20]
 80152c6:	3301      	adds	r3, #1
 80152c8:	617b      	str	r3, [r7, #20]
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	697a      	ldr	r2, [r7, #20]
 80152ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80152d0:	693b      	ldr	r3, [r7, #16]
 80152d2:	e002      	b.n	80152da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80152d4:	2300      	movs	r3, #0
 80152d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80152d8:	693b      	ldr	r3, [r7, #16]
}
 80152da:	4618      	mov	r0, r3
 80152dc:	371c      	adds	r7, #28
 80152de:	46bd      	mov	sp, r7
 80152e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e4:	4770      	bx	lr
	...

080152e8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	b082      	sub	sp, #8
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
 80152f0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	2200      	movs	r2, #0
 80152f6:	70da      	strb	r2, [r3, #3]
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	f04f 32ff 	mov.w	r2, #4294967295
 80152fe:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015300:	6839      	ldr	r1, [r7, #0]
 8015302:	6878      	ldr	r0, [r7, #4]
 8015304:	f7fe fcfe 	bl	8013d04 <move_window>
 8015308:	4603      	mov	r3, r0
 801530a:	2b00      	cmp	r3, #0
 801530c:	d001      	beq.n	8015312 <check_fs+0x2a>
 801530e:	2304      	movs	r3, #4
 8015310:	e038      	b.n	8015384 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	3334      	adds	r3, #52	@ 0x34
 8015316:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801531a:	4618      	mov	r0, r3
 801531c:	f7fe fa40 	bl	80137a0 <ld_word>
 8015320:	4603      	mov	r3, r0
 8015322:	461a      	mov	r2, r3
 8015324:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015328:	429a      	cmp	r2, r3
 801532a:	d001      	beq.n	8015330 <check_fs+0x48>
 801532c:	2303      	movs	r3, #3
 801532e:	e029      	b.n	8015384 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015336:	2be9      	cmp	r3, #233	@ 0xe9
 8015338:	d009      	beq.n	801534e <check_fs+0x66>
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015340:	2beb      	cmp	r3, #235	@ 0xeb
 8015342:	d11e      	bne.n	8015382 <check_fs+0x9a>
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 801534a:	2b90      	cmp	r3, #144	@ 0x90
 801534c:	d119      	bne.n	8015382 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	3334      	adds	r3, #52	@ 0x34
 8015352:	3336      	adds	r3, #54	@ 0x36
 8015354:	4618      	mov	r0, r3
 8015356:	f7fe fa3c 	bl	80137d2 <ld_dword>
 801535a:	4603      	mov	r3, r0
 801535c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015360:	4a0a      	ldr	r2, [pc, #40]	@ (801538c <check_fs+0xa4>)
 8015362:	4293      	cmp	r3, r2
 8015364:	d101      	bne.n	801536a <check_fs+0x82>
 8015366:	2300      	movs	r3, #0
 8015368:	e00c      	b.n	8015384 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	3334      	adds	r3, #52	@ 0x34
 801536e:	3352      	adds	r3, #82	@ 0x52
 8015370:	4618      	mov	r0, r3
 8015372:	f7fe fa2e 	bl	80137d2 <ld_dword>
 8015376:	4603      	mov	r3, r0
 8015378:	4a05      	ldr	r2, [pc, #20]	@ (8015390 <check_fs+0xa8>)
 801537a:	4293      	cmp	r3, r2
 801537c:	d101      	bne.n	8015382 <check_fs+0x9a>
 801537e:	2300      	movs	r3, #0
 8015380:	e000      	b.n	8015384 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015382:	2302      	movs	r3, #2
}
 8015384:	4618      	mov	r0, r3
 8015386:	3708      	adds	r7, #8
 8015388:	46bd      	mov	sp, r7
 801538a:	bd80      	pop	{r7, pc}
 801538c:	00544146 	.word	0x00544146
 8015390:	33544146 	.word	0x33544146

08015394 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015394:	b580      	push	{r7, lr}
 8015396:	b096      	sub	sp, #88	@ 0x58
 8015398:	af00      	add	r7, sp, #0
 801539a:	60f8      	str	r0, [r7, #12]
 801539c:	60b9      	str	r1, [r7, #8]
 801539e:	4613      	mov	r3, r2
 80153a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80153a2:	68bb      	ldr	r3, [r7, #8]
 80153a4:	2200      	movs	r2, #0
 80153a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80153a8:	68f8      	ldr	r0, [r7, #12]
 80153aa:	f7ff ff58 	bl	801525e <get_ldnumber>
 80153ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80153b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	da01      	bge.n	80153ba <find_volume+0x26>
 80153b6:	230b      	movs	r3, #11
 80153b8:	e230      	b.n	801581c <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80153ba:	4aa1      	ldr	r2, [pc, #644]	@ (8015640 <find_volume+0x2ac>)
 80153bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80153be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80153c2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80153c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	d101      	bne.n	80153ce <find_volume+0x3a>
 80153ca:	230c      	movs	r3, #12
 80153cc:	e226      	b.n	801581c <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80153ce:	68bb      	ldr	r3, [r7, #8]
 80153d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80153d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80153d4:	79fb      	ldrb	r3, [r7, #7]
 80153d6:	f023 0301 	bic.w	r3, r3, #1
 80153da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80153dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153de:	781b      	ldrb	r3, [r3, #0]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d01a      	beq.n	801541a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80153e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153e6:	785b      	ldrb	r3, [r3, #1]
 80153e8:	4618      	mov	r0, r3
 80153ea:	f7fe f93b 	bl	8013664 <disk_status>
 80153ee:	4603      	mov	r3, r0
 80153f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80153f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80153f8:	f003 0301 	and.w	r3, r3, #1
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d10c      	bne.n	801541a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015400:	79fb      	ldrb	r3, [r7, #7]
 8015402:	2b00      	cmp	r3, #0
 8015404:	d007      	beq.n	8015416 <find_volume+0x82>
 8015406:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801540a:	f003 0304 	and.w	r3, r3, #4
 801540e:	2b00      	cmp	r3, #0
 8015410:	d001      	beq.n	8015416 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015412:	230a      	movs	r3, #10
 8015414:	e202      	b.n	801581c <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8015416:	2300      	movs	r3, #0
 8015418:	e200      	b.n	801581c <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801541c:	2200      	movs	r2, #0
 801541e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015422:	b2da      	uxtb	r2, r3
 8015424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015426:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801542a:	785b      	ldrb	r3, [r3, #1]
 801542c:	4618      	mov	r0, r3
 801542e:	f7fe f933 	bl	8013698 <disk_initialize>
 8015432:	4603      	mov	r3, r0
 8015434:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015438:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801543c:	f003 0301 	and.w	r3, r3, #1
 8015440:	2b00      	cmp	r3, #0
 8015442:	d001      	beq.n	8015448 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015444:	2303      	movs	r3, #3
 8015446:	e1e9      	b.n	801581c <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015448:	79fb      	ldrb	r3, [r7, #7]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d007      	beq.n	801545e <find_volume+0xca>
 801544e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015452:	f003 0304 	and.w	r3, r3, #4
 8015456:	2b00      	cmp	r3, #0
 8015458:	d001      	beq.n	801545e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801545a:	230a      	movs	r3, #10
 801545c:	e1de      	b.n	801581c <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801545e:	2300      	movs	r3, #0
 8015460:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015462:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015464:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015466:	f7ff ff3f 	bl	80152e8 <check_fs>
 801546a:	4603      	mov	r3, r0
 801546c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015470:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015474:	2b02      	cmp	r3, #2
 8015476:	d149      	bne.n	801550c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015478:	2300      	movs	r3, #0
 801547a:	643b      	str	r3, [r7, #64]	@ 0x40
 801547c:	e01e      	b.n	80154bc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801547e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015480:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015486:	011b      	lsls	r3, r3, #4
 8015488:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801548c:	4413      	add	r3, r2
 801548e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015492:	3304      	adds	r3, #4
 8015494:	781b      	ldrb	r3, [r3, #0]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d006      	beq.n	80154a8 <find_volume+0x114>
 801549a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801549c:	3308      	adds	r3, #8
 801549e:	4618      	mov	r0, r3
 80154a0:	f7fe f997 	bl	80137d2 <ld_dword>
 80154a4:	4602      	mov	r2, r0
 80154a6:	e000      	b.n	80154aa <find_volume+0x116>
 80154a8:	2200      	movs	r2, #0
 80154aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154ac:	009b      	lsls	r3, r3, #2
 80154ae:	3358      	adds	r3, #88	@ 0x58
 80154b0:	443b      	add	r3, r7
 80154b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80154b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154b8:	3301      	adds	r3, #1
 80154ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80154bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154be:	2b03      	cmp	r3, #3
 80154c0:	d9dd      	bls.n	801547e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80154c2:	2300      	movs	r3, #0
 80154c4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80154c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d002      	beq.n	80154d2 <find_volume+0x13e>
 80154cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154ce:	3b01      	subs	r3, #1
 80154d0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80154d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80154d4:	009b      	lsls	r3, r3, #2
 80154d6:	3358      	adds	r3, #88	@ 0x58
 80154d8:	443b      	add	r3, r7
 80154da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80154de:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80154e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d005      	beq.n	80154f2 <find_volume+0x15e>
 80154e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80154e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80154ea:	f7ff fefd 	bl	80152e8 <check_fs>
 80154ee:	4603      	mov	r3, r0
 80154f0:	e000      	b.n	80154f4 <find_volume+0x160>
 80154f2:	2303      	movs	r3, #3
 80154f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80154f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80154fc:	2b01      	cmp	r3, #1
 80154fe:	d905      	bls.n	801550c <find_volume+0x178>
 8015500:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015502:	3301      	adds	r3, #1
 8015504:	643b      	str	r3, [r7, #64]	@ 0x40
 8015506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015508:	2b03      	cmp	r3, #3
 801550a:	d9e2      	bls.n	80154d2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801550c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015510:	2b04      	cmp	r3, #4
 8015512:	d101      	bne.n	8015518 <find_volume+0x184>
 8015514:	2301      	movs	r3, #1
 8015516:	e181      	b.n	801581c <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015518:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801551c:	2b01      	cmp	r3, #1
 801551e:	d901      	bls.n	8015524 <find_volume+0x190>
 8015520:	230d      	movs	r3, #13
 8015522:	e17b      	b.n	801581c <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015526:	3334      	adds	r3, #52	@ 0x34
 8015528:	330b      	adds	r3, #11
 801552a:	4618      	mov	r0, r3
 801552c:	f7fe f938 	bl	80137a0 <ld_word>
 8015530:	4603      	mov	r3, r0
 8015532:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015536:	d001      	beq.n	801553c <find_volume+0x1a8>
 8015538:	230d      	movs	r3, #13
 801553a:	e16f      	b.n	801581c <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801553c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801553e:	3334      	adds	r3, #52	@ 0x34
 8015540:	3316      	adds	r3, #22
 8015542:	4618      	mov	r0, r3
 8015544:	f7fe f92c 	bl	80137a0 <ld_word>
 8015548:	4603      	mov	r3, r0
 801554a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801554c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801554e:	2b00      	cmp	r3, #0
 8015550:	d106      	bne.n	8015560 <find_volume+0x1cc>
 8015552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015554:	3334      	adds	r3, #52	@ 0x34
 8015556:	3324      	adds	r3, #36	@ 0x24
 8015558:	4618      	mov	r0, r3
 801555a:	f7fe f93a 	bl	80137d2 <ld_dword>
 801555e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015562:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015564:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015568:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 801556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801556e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015572:	789b      	ldrb	r3, [r3, #2]
 8015574:	2b01      	cmp	r3, #1
 8015576:	d005      	beq.n	8015584 <find_volume+0x1f0>
 8015578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801557a:	789b      	ldrb	r3, [r3, #2]
 801557c:	2b02      	cmp	r3, #2
 801557e:	d001      	beq.n	8015584 <find_volume+0x1f0>
 8015580:	230d      	movs	r3, #13
 8015582:	e14b      	b.n	801581c <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015586:	789b      	ldrb	r3, [r3, #2]
 8015588:	461a      	mov	r2, r3
 801558a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801558c:	fb02 f303 	mul.w	r3, r2, r3
 8015590:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8015592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015598:	461a      	mov	r2, r3
 801559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801559c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801559e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155a0:	895b      	ldrh	r3, [r3, #10]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d008      	beq.n	80155b8 <find_volume+0x224>
 80155a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155a8:	895b      	ldrh	r3, [r3, #10]
 80155aa:	461a      	mov	r2, r3
 80155ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155ae:	895b      	ldrh	r3, [r3, #10]
 80155b0:	3b01      	subs	r3, #1
 80155b2:	4013      	ands	r3, r2
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d001      	beq.n	80155bc <find_volume+0x228>
 80155b8:	230d      	movs	r3, #13
 80155ba:	e12f      	b.n	801581c <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80155bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155be:	3334      	adds	r3, #52	@ 0x34
 80155c0:	3311      	adds	r3, #17
 80155c2:	4618      	mov	r0, r3
 80155c4:	f7fe f8ec 	bl	80137a0 <ld_word>
 80155c8:	4603      	mov	r3, r0
 80155ca:	461a      	mov	r2, r3
 80155cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155ce:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80155d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155d2:	891b      	ldrh	r3, [r3, #8]
 80155d4:	f003 030f 	and.w	r3, r3, #15
 80155d8:	b29b      	uxth	r3, r3
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d001      	beq.n	80155e2 <find_volume+0x24e>
 80155de:	230d      	movs	r3, #13
 80155e0:	e11c      	b.n	801581c <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80155e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155e4:	3334      	adds	r3, #52	@ 0x34
 80155e6:	3313      	adds	r3, #19
 80155e8:	4618      	mov	r0, r3
 80155ea:	f7fe f8d9 	bl	80137a0 <ld_word>
 80155ee:	4603      	mov	r3, r0
 80155f0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80155f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d106      	bne.n	8015606 <find_volume+0x272>
 80155f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155fa:	3334      	adds	r3, #52	@ 0x34
 80155fc:	3320      	adds	r3, #32
 80155fe:	4618      	mov	r0, r3
 8015600:	f7fe f8e7 	bl	80137d2 <ld_dword>
 8015604:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015608:	3334      	adds	r3, #52	@ 0x34
 801560a:	330e      	adds	r3, #14
 801560c:	4618      	mov	r0, r3
 801560e:	f7fe f8c7 	bl	80137a0 <ld_word>
 8015612:	4603      	mov	r3, r0
 8015614:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015616:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015618:	2b00      	cmp	r3, #0
 801561a:	d101      	bne.n	8015620 <find_volume+0x28c>
 801561c:	230d      	movs	r3, #13
 801561e:	e0fd      	b.n	801581c <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015620:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015624:	4413      	add	r3, r2
 8015626:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015628:	8912      	ldrh	r2, [r2, #8]
 801562a:	0912      	lsrs	r2, r2, #4
 801562c:	b292      	uxth	r2, r2
 801562e:	4413      	add	r3, r2
 8015630:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8015632:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015636:	429a      	cmp	r2, r3
 8015638:	d204      	bcs.n	8015644 <find_volume+0x2b0>
 801563a:	230d      	movs	r3, #13
 801563c:	e0ee      	b.n	801581c <find_volume+0x488>
 801563e:	bf00      	nop
 8015640:	2000290c 	.word	0x2000290c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015644:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015648:	1ad3      	subs	r3, r2, r3
 801564a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801564c:	8952      	ldrh	r2, [r2, #10]
 801564e:	fbb3 f3f2 	udiv	r3, r3, r2
 8015652:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8015654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015656:	2b00      	cmp	r3, #0
 8015658:	d101      	bne.n	801565e <find_volume+0x2ca>
 801565a:	230d      	movs	r3, #13
 801565c:	e0de      	b.n	801581c <find_volume+0x488>
		fmt = FS_FAT32;
 801565e:	2303      	movs	r3, #3
 8015660:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8015664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015666:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801566a:	4293      	cmp	r3, r2
 801566c:	d802      	bhi.n	8015674 <find_volume+0x2e0>
 801566e:	2302      	movs	r3, #2
 8015670:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8015674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015676:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801567a:	4293      	cmp	r3, r2
 801567c:	d802      	bhi.n	8015684 <find_volume+0x2f0>
 801567e:	2301      	movs	r3, #1
 8015680:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8015684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015686:	1c9a      	adds	r2, r3, #2
 8015688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801568a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801568c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801568e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015690:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8015692:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015694:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015696:	441a      	add	r2, r3
 8015698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801569a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801569c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801569e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156a0:	441a      	add	r2, r3
 80156a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156a4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 80156a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80156aa:	2b03      	cmp	r3, #3
 80156ac:	d11e      	bne.n	80156ec <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80156ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156b0:	3334      	adds	r3, #52	@ 0x34
 80156b2:	332a      	adds	r3, #42	@ 0x2a
 80156b4:	4618      	mov	r0, r3
 80156b6:	f7fe f873 	bl	80137a0 <ld_word>
 80156ba:	4603      	mov	r3, r0
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d001      	beq.n	80156c4 <find_volume+0x330>
 80156c0:	230d      	movs	r3, #13
 80156c2:	e0ab      	b.n	801581c <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80156c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156c6:	891b      	ldrh	r3, [r3, #8]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d001      	beq.n	80156d0 <find_volume+0x33c>
 80156cc:	230d      	movs	r3, #13
 80156ce:	e0a5      	b.n	801581c <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80156d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156d2:	3334      	adds	r3, #52	@ 0x34
 80156d4:	332c      	adds	r3, #44	@ 0x2c
 80156d6:	4618      	mov	r0, r3
 80156d8:	f7fe f87b 	bl	80137d2 <ld_dword>
 80156dc:	4602      	mov	r2, r0
 80156de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156e0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80156e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156e4:	699b      	ldr	r3, [r3, #24]
 80156e6:	009b      	lsls	r3, r3, #2
 80156e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80156ea:	e01f      	b.n	801572c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80156ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156ee:	891b      	ldrh	r3, [r3, #8]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d101      	bne.n	80156f8 <find_volume+0x364>
 80156f4:	230d      	movs	r3, #13
 80156f6:	e091      	b.n	801581c <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80156f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80156fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80156fe:	441a      	add	r2, r3
 8015700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015702:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015704:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015708:	2b02      	cmp	r3, #2
 801570a:	d103      	bne.n	8015714 <find_volume+0x380>
 801570c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801570e:	699b      	ldr	r3, [r3, #24]
 8015710:	005b      	lsls	r3, r3, #1
 8015712:	e00a      	b.n	801572a <find_volume+0x396>
 8015714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015716:	699a      	ldr	r2, [r3, #24]
 8015718:	4613      	mov	r3, r2
 801571a:	005b      	lsls	r3, r3, #1
 801571c:	4413      	add	r3, r2
 801571e:	085a      	lsrs	r2, r3, #1
 8015720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015722:	699b      	ldr	r3, [r3, #24]
 8015724:	f003 0301 	and.w	r3, r3, #1
 8015728:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801572a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801572c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801572e:	69da      	ldr	r2, [r3, #28]
 8015730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015732:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015736:	0a5b      	lsrs	r3, r3, #9
 8015738:	429a      	cmp	r2, r3
 801573a:	d201      	bcs.n	8015740 <find_volume+0x3ac>
 801573c:	230d      	movs	r3, #13
 801573e:	e06d      	b.n	801581c <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8015740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015742:	f04f 32ff 	mov.w	r2, #4294967295
 8015746:	615a      	str	r2, [r3, #20]
 8015748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801574a:	695a      	ldr	r2, [r3, #20]
 801574c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801574e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8015750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015752:	2280      	movs	r2, #128	@ 0x80
 8015754:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8015756:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801575a:	2b03      	cmp	r3, #3
 801575c:	d149      	bne.n	80157f2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801575e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015760:	3334      	adds	r3, #52	@ 0x34
 8015762:	3330      	adds	r3, #48	@ 0x30
 8015764:	4618      	mov	r0, r3
 8015766:	f7fe f81b 	bl	80137a0 <ld_word>
 801576a:	4603      	mov	r3, r0
 801576c:	2b01      	cmp	r3, #1
 801576e:	d140      	bne.n	80157f2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8015770:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015772:	3301      	adds	r3, #1
 8015774:	4619      	mov	r1, r3
 8015776:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015778:	f7fe fac4 	bl	8013d04 <move_window>
 801577c:	4603      	mov	r3, r0
 801577e:	2b00      	cmp	r3, #0
 8015780:	d137      	bne.n	80157f2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8015782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015784:	2200      	movs	r2, #0
 8015786:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8015788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801578a:	3334      	adds	r3, #52	@ 0x34
 801578c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015790:	4618      	mov	r0, r3
 8015792:	f7fe f805 	bl	80137a0 <ld_word>
 8015796:	4603      	mov	r3, r0
 8015798:	461a      	mov	r2, r3
 801579a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801579e:	429a      	cmp	r2, r3
 80157a0:	d127      	bne.n	80157f2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80157a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157a4:	3334      	adds	r3, #52	@ 0x34
 80157a6:	4618      	mov	r0, r3
 80157a8:	f7fe f813 	bl	80137d2 <ld_dword>
 80157ac:	4603      	mov	r3, r0
 80157ae:	4a1d      	ldr	r2, [pc, #116]	@ (8015824 <find_volume+0x490>)
 80157b0:	4293      	cmp	r3, r2
 80157b2:	d11e      	bne.n	80157f2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80157b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157b6:	3334      	adds	r3, #52	@ 0x34
 80157b8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80157bc:	4618      	mov	r0, r3
 80157be:	f7fe f808 	bl	80137d2 <ld_dword>
 80157c2:	4603      	mov	r3, r0
 80157c4:	4a18      	ldr	r2, [pc, #96]	@ (8015828 <find_volume+0x494>)
 80157c6:	4293      	cmp	r3, r2
 80157c8:	d113      	bne.n	80157f2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80157ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157cc:	3334      	adds	r3, #52	@ 0x34
 80157ce:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80157d2:	4618      	mov	r0, r3
 80157d4:	f7fd fffd 	bl	80137d2 <ld_dword>
 80157d8:	4602      	mov	r2, r0
 80157da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157dc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80157de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157e0:	3334      	adds	r3, #52	@ 0x34
 80157e2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80157e6:	4618      	mov	r0, r3
 80157e8:	f7fd fff3 	bl	80137d2 <ld_dword>
 80157ec:	4602      	mov	r2, r0
 80157ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157f0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80157f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157f4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80157f8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80157fa:	4b0c      	ldr	r3, [pc, #48]	@ (801582c <find_volume+0x498>)
 80157fc:	881b      	ldrh	r3, [r3, #0]
 80157fe:	3301      	adds	r3, #1
 8015800:	b29a      	uxth	r2, r3
 8015802:	4b0a      	ldr	r3, [pc, #40]	@ (801582c <find_volume+0x498>)
 8015804:	801a      	strh	r2, [r3, #0]
 8015806:	4b09      	ldr	r3, [pc, #36]	@ (801582c <find_volume+0x498>)
 8015808:	881a      	ldrh	r2, [r3, #0]
 801580a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801580c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801580e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015810:	4a07      	ldr	r2, [pc, #28]	@ (8015830 <find_volume+0x49c>)
 8015812:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015814:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015816:	f7fe fa0d 	bl	8013c34 <clear_lock>
#endif
	return FR_OK;
 801581a:	2300      	movs	r3, #0
}
 801581c:	4618      	mov	r0, r3
 801581e:	3758      	adds	r7, #88	@ 0x58
 8015820:	46bd      	mov	sp, r7
 8015822:	bd80      	pop	{r7, pc}
 8015824:	41615252 	.word	0x41615252
 8015828:	61417272 	.word	0x61417272
 801582c:	20002910 	.word	0x20002910
 8015830:	20002934 	.word	0x20002934

08015834 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015834:	b580      	push	{r7, lr}
 8015836:	b084      	sub	sp, #16
 8015838:	af00      	add	r7, sp, #0
 801583a:	6078      	str	r0, [r7, #4]
 801583c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801583e:	2309      	movs	r3, #9
 8015840:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d01c      	beq.n	8015882 <validate+0x4e>
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d018      	beq.n	8015882 <validate+0x4e>
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	681b      	ldr	r3, [r3, #0]
 8015854:	781b      	ldrb	r3, [r3, #0]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d013      	beq.n	8015882 <validate+0x4e>
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	889a      	ldrh	r2, [r3, #4]
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	88db      	ldrh	r3, [r3, #6]
 8015864:	429a      	cmp	r2, r3
 8015866:	d10c      	bne.n	8015882 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	785b      	ldrb	r3, [r3, #1]
 801586e:	4618      	mov	r0, r3
 8015870:	f7fd fef8 	bl	8013664 <disk_status>
 8015874:	4603      	mov	r3, r0
 8015876:	f003 0301 	and.w	r3, r3, #1
 801587a:	2b00      	cmp	r3, #0
 801587c:	d101      	bne.n	8015882 <validate+0x4e>
			res = FR_OK;
 801587e:	2300      	movs	r3, #0
 8015880:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8015882:	7bfb      	ldrb	r3, [r7, #15]
 8015884:	2b00      	cmp	r3, #0
 8015886:	d102      	bne.n	801588e <validate+0x5a>
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	e000      	b.n	8015890 <validate+0x5c>
 801588e:	2300      	movs	r3, #0
 8015890:	683a      	ldr	r2, [r7, #0]
 8015892:	6013      	str	r3, [r2, #0]
	return res;
 8015894:	7bfb      	ldrb	r3, [r7, #15]
}
 8015896:	4618      	mov	r0, r3
 8015898:	3710      	adds	r7, #16
 801589a:	46bd      	mov	sp, r7
 801589c:	bd80      	pop	{r7, pc}
	...

080158a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80158a0:	b580      	push	{r7, lr}
 80158a2:	b088      	sub	sp, #32
 80158a4:	af00      	add	r7, sp, #0
 80158a6:	60f8      	str	r0, [r7, #12]
 80158a8:	60b9      	str	r1, [r7, #8]
 80158aa:	4613      	mov	r3, r2
 80158ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80158ae:	68bb      	ldr	r3, [r7, #8]
 80158b0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80158b2:	f107 0310 	add.w	r3, r7, #16
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7ff fcd1 	bl	801525e <get_ldnumber>
 80158bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80158be:	69fb      	ldr	r3, [r7, #28]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	da01      	bge.n	80158c8 <f_mount+0x28>
 80158c4:	230b      	movs	r3, #11
 80158c6:	e02b      	b.n	8015920 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80158c8:	4a17      	ldr	r2, [pc, #92]	@ (8015928 <f_mount+0x88>)
 80158ca:	69fb      	ldr	r3, [r7, #28]
 80158cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80158d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80158d2:	69bb      	ldr	r3, [r7, #24]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d005      	beq.n	80158e4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80158d8:	69b8      	ldr	r0, [r7, #24]
 80158da:	f7fe f9ab 	bl	8013c34 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80158de:	69bb      	ldr	r3, [r7, #24]
 80158e0:	2200      	movs	r2, #0
 80158e2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80158e4:	68fb      	ldr	r3, [r7, #12]
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d002      	beq.n	80158f0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80158ea:	68fb      	ldr	r3, [r7, #12]
 80158ec:	2200      	movs	r2, #0
 80158ee:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80158f0:	68fa      	ldr	r2, [r7, #12]
 80158f2:	490d      	ldr	r1, [pc, #52]	@ (8015928 <f_mount+0x88>)
 80158f4:	69fb      	ldr	r3, [r7, #28]
 80158f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80158fa:	68fb      	ldr	r3, [r7, #12]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d002      	beq.n	8015906 <f_mount+0x66>
 8015900:	79fb      	ldrb	r3, [r7, #7]
 8015902:	2b01      	cmp	r3, #1
 8015904:	d001      	beq.n	801590a <f_mount+0x6a>
 8015906:	2300      	movs	r3, #0
 8015908:	e00a      	b.n	8015920 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801590a:	f107 010c 	add.w	r1, r7, #12
 801590e:	f107 0308 	add.w	r3, r7, #8
 8015912:	2200      	movs	r2, #0
 8015914:	4618      	mov	r0, r3
 8015916:	f7ff fd3d 	bl	8015394 <find_volume>
 801591a:	4603      	mov	r3, r0
 801591c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801591e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015920:	4618      	mov	r0, r3
 8015922:	3720      	adds	r7, #32
 8015924:	46bd      	mov	sp, r7
 8015926:	bd80      	pop	{r7, pc}
 8015928:	2000290c 	.word	0x2000290c

0801592c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801592c:	b580      	push	{r7, lr}
 801592e:	b09a      	sub	sp, #104	@ 0x68
 8015930:	af00      	add	r7, sp, #0
 8015932:	60f8      	str	r0, [r7, #12]
 8015934:	60b9      	str	r1, [r7, #8]
 8015936:	4613      	mov	r3, r2
 8015938:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801593a:	68fb      	ldr	r3, [r7, #12]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d101      	bne.n	8015944 <f_open+0x18>
 8015940:	2309      	movs	r3, #9
 8015942:	e1a9      	b.n	8015c98 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015944:	79fb      	ldrb	r3, [r7, #7]
 8015946:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801594a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801594c:	79fa      	ldrb	r2, [r7, #7]
 801594e:	f107 0114 	add.w	r1, r7, #20
 8015952:	f107 0308 	add.w	r3, r7, #8
 8015956:	4618      	mov	r0, r3
 8015958:	f7ff fd1c 	bl	8015394 <find_volume>
 801595c:	4603      	mov	r3, r0
 801595e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8015962:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015966:	2b00      	cmp	r3, #0
 8015968:	f040 818d 	bne.w	8015c86 <f_open+0x35a>
		dj.obj.fs = fs;
 801596c:	697b      	ldr	r3, [r7, #20]
 801596e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015970:	68ba      	ldr	r2, [r7, #8]
 8015972:	f107 0318 	add.w	r3, r7, #24
 8015976:	4611      	mov	r1, r2
 8015978:	4618      	mov	r0, r3
 801597a:	f7ff fbff 	bl	801517c <follow_path>
 801597e:	4603      	mov	r3, r0
 8015980:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015984:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015988:	2b00      	cmp	r3, #0
 801598a:	d118      	bne.n	80159be <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801598c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015990:	b25b      	sxtb	r3, r3
 8015992:	2b00      	cmp	r3, #0
 8015994:	da03      	bge.n	801599e <f_open+0x72>
				res = FR_INVALID_NAME;
 8015996:	2306      	movs	r3, #6
 8015998:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801599c:	e00f      	b.n	80159be <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801599e:	79fb      	ldrb	r3, [r7, #7]
 80159a0:	2b01      	cmp	r3, #1
 80159a2:	bf8c      	ite	hi
 80159a4:	2301      	movhi	r3, #1
 80159a6:	2300      	movls	r3, #0
 80159a8:	b2db      	uxtb	r3, r3
 80159aa:	461a      	mov	r2, r3
 80159ac:	f107 0318 	add.w	r3, r7, #24
 80159b0:	4611      	mov	r1, r2
 80159b2:	4618      	mov	r0, r3
 80159b4:	f7fd fff6 	bl	80139a4 <chk_lock>
 80159b8:	4603      	mov	r3, r0
 80159ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80159be:	79fb      	ldrb	r3, [r7, #7]
 80159c0:	f003 031c 	and.w	r3, r3, #28
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d07f      	beq.n	8015ac8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80159c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d017      	beq.n	8015a00 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80159d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80159d4:	2b04      	cmp	r3, #4
 80159d6:	d10e      	bne.n	80159f6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80159d8:	f7fe f840 	bl	8013a5c <enq_lock>
 80159dc:	4603      	mov	r3, r0
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d006      	beq.n	80159f0 <f_open+0xc4>
 80159e2:	f107 0318 	add.w	r3, r7, #24
 80159e6:	4618      	mov	r0, r3
 80159e8:	f7ff f918 	bl	8014c1c <dir_register>
 80159ec:	4603      	mov	r3, r0
 80159ee:	e000      	b.n	80159f2 <f_open+0xc6>
 80159f0:	2312      	movs	r3, #18
 80159f2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80159f6:	79fb      	ldrb	r3, [r7, #7]
 80159f8:	f043 0308 	orr.w	r3, r3, #8
 80159fc:	71fb      	strb	r3, [r7, #7]
 80159fe:	e010      	b.n	8015a22 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8015a00:	7fbb      	ldrb	r3, [r7, #30]
 8015a02:	f003 0311 	and.w	r3, r3, #17
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d003      	beq.n	8015a12 <f_open+0xe6>
					res = FR_DENIED;
 8015a0a:	2307      	movs	r3, #7
 8015a0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015a10:	e007      	b.n	8015a22 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8015a12:	79fb      	ldrb	r3, [r7, #7]
 8015a14:	f003 0304 	and.w	r3, r3, #4
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	d002      	beq.n	8015a22 <f_open+0xf6>
 8015a1c:	2308      	movs	r3, #8
 8015a1e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8015a22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d168      	bne.n	8015afc <f_open+0x1d0>
 8015a2a:	79fb      	ldrb	r3, [r7, #7]
 8015a2c:	f003 0308 	and.w	r3, r3, #8
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d063      	beq.n	8015afc <f_open+0x1d0>
				dw = GET_FATTIME();
 8015a34:	f7fc f974 	bl	8011d20 <get_fattime>
 8015a38:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a3c:	330e      	adds	r3, #14
 8015a3e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015a40:	4618      	mov	r0, r3
 8015a42:	f7fd ff04 	bl	801384e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a48:	3316      	adds	r3, #22
 8015a4a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015a4c:	4618      	mov	r0, r3
 8015a4e:	f7fd fefe 	bl	801384e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8015a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a54:	330b      	adds	r3, #11
 8015a56:	2220      	movs	r2, #32
 8015a58:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015a5a:	697b      	ldr	r3, [r7, #20]
 8015a5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015a5e:	4611      	mov	r1, r2
 8015a60:	4618      	mov	r0, r3
 8015a62:	f7fe fe53 	bl	801470c <ld_clust>
 8015a66:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015a68:	697b      	ldr	r3, [r7, #20]
 8015a6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015a6c:	2200      	movs	r2, #0
 8015a6e:	4618      	mov	r0, r3
 8015a70:	f7fe fe6b 	bl	801474a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8015a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a76:	331c      	adds	r3, #28
 8015a78:	2100      	movs	r1, #0
 8015a7a:	4618      	mov	r0, r3
 8015a7c:	f7fd fee7 	bl	801384e <st_dword>
					fs->wflag = 1;
 8015a80:	697b      	ldr	r3, [r7, #20]
 8015a82:	2201      	movs	r2, #1
 8015a84:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8015a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d037      	beq.n	8015afc <f_open+0x1d0>
						dw = fs->winsect;
 8015a8c:	697b      	ldr	r3, [r7, #20]
 8015a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015a90:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8015a92:	f107 0318 	add.w	r3, r7, #24
 8015a96:	2200      	movs	r2, #0
 8015a98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015a9a:	4618      	mov	r0, r3
 8015a9c:	f7fe fb7e 	bl	801419c <remove_chain>
 8015aa0:	4603      	mov	r3, r0
 8015aa2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8015aa6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	d126      	bne.n	8015afc <f_open+0x1d0>
							res = move_window(fs, dw);
 8015aae:	697b      	ldr	r3, [r7, #20]
 8015ab0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	f7fe f926 	bl	8013d04 <move_window>
 8015ab8:	4603      	mov	r3, r0
 8015aba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015abe:	697b      	ldr	r3, [r7, #20]
 8015ac0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015ac2:	3a01      	subs	r2, #1
 8015ac4:	611a      	str	r2, [r3, #16]
 8015ac6:	e019      	b.n	8015afc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015ac8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d115      	bne.n	8015afc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015ad0:	7fbb      	ldrb	r3, [r7, #30]
 8015ad2:	f003 0310 	and.w	r3, r3, #16
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d003      	beq.n	8015ae2 <f_open+0x1b6>
					res = FR_NO_FILE;
 8015ada:	2304      	movs	r3, #4
 8015adc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015ae0:	e00c      	b.n	8015afc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8015ae2:	79fb      	ldrb	r3, [r7, #7]
 8015ae4:	f003 0302 	and.w	r3, r3, #2
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d007      	beq.n	8015afc <f_open+0x1d0>
 8015aec:	7fbb      	ldrb	r3, [r7, #30]
 8015aee:	f003 0301 	and.w	r3, r3, #1
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d002      	beq.n	8015afc <f_open+0x1d0>
						res = FR_DENIED;
 8015af6:	2307      	movs	r3, #7
 8015af8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8015afc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d126      	bne.n	8015b52 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015b04:	79fb      	ldrb	r3, [r7, #7]
 8015b06:	f003 0308 	and.w	r3, r3, #8
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d003      	beq.n	8015b16 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8015b0e:	79fb      	ldrb	r3, [r7, #7]
 8015b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b14:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015b16:	697b      	ldr	r3, [r7, #20]
 8015b18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8015b1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015b20:	68fb      	ldr	r3, [r7, #12]
 8015b22:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015b24:	79fb      	ldrb	r3, [r7, #7]
 8015b26:	2b01      	cmp	r3, #1
 8015b28:	bf8c      	ite	hi
 8015b2a:	2301      	movhi	r3, #1
 8015b2c:	2300      	movls	r3, #0
 8015b2e:	b2db      	uxtb	r3, r3
 8015b30:	461a      	mov	r2, r3
 8015b32:	f107 0318 	add.w	r3, r7, #24
 8015b36:	4611      	mov	r1, r2
 8015b38:	4618      	mov	r0, r3
 8015b3a:	f7fd ffb1 	bl	8013aa0 <inc_lock>
 8015b3e:	4602      	mov	r2, r0
 8015b40:	68fb      	ldr	r3, [r7, #12]
 8015b42:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	691b      	ldr	r3, [r3, #16]
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d102      	bne.n	8015b52 <f_open+0x226>
 8015b4c:	2302      	movs	r3, #2
 8015b4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8015b52:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	f040 8095 	bne.w	8015c86 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015b5c:	697b      	ldr	r3, [r7, #20]
 8015b5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015b60:	4611      	mov	r1, r2
 8015b62:	4618      	mov	r0, r3
 8015b64:	f7fe fdd2 	bl	801470c <ld_clust>
 8015b68:	4602      	mov	r2, r0
 8015b6a:	68fb      	ldr	r3, [r7, #12]
 8015b6c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8015b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b70:	331c      	adds	r3, #28
 8015b72:	4618      	mov	r0, r3
 8015b74:	f7fd fe2d 	bl	80137d2 <ld_dword>
 8015b78:	4602      	mov	r2, r0
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8015b7e:	68fb      	ldr	r3, [r7, #12]
 8015b80:	2200      	movs	r2, #0
 8015b82:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015b84:	697a      	ldr	r2, [r7, #20]
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015b8a:	697b      	ldr	r3, [r7, #20]
 8015b8c:	88da      	ldrh	r2, [r3, #6]
 8015b8e:	68fb      	ldr	r3, [r7, #12]
 8015b90:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	79fa      	ldrb	r2, [r7, #7]
 8015b96:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	3330      	adds	r3, #48	@ 0x30
 8015bae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015bb2:	2100      	movs	r1, #0
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	f7fd fe97 	bl	80138e8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015bba:	79fb      	ldrb	r3, [r7, #7]
 8015bbc:	f003 0320 	and.w	r3, r3, #32
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d060      	beq.n	8015c86 <f_open+0x35a>
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	68db      	ldr	r3, [r3, #12]
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	d05c      	beq.n	8015c86 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	68da      	ldr	r2, [r3, #12]
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015bd4:	697b      	ldr	r3, [r7, #20]
 8015bd6:	895b      	ldrh	r3, [r3, #10]
 8015bd8:	025b      	lsls	r3, r3, #9
 8015bda:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	689b      	ldr	r3, [r3, #8]
 8015be0:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	68db      	ldr	r3, [r3, #12]
 8015be6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015be8:	e016      	b.n	8015c18 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015bee:	4618      	mov	r0, r3
 8015bf0:	f7fe f943 	bl	8013e7a <get_fat>
 8015bf4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8015bf6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015bf8:	2b01      	cmp	r3, #1
 8015bfa:	d802      	bhi.n	8015c02 <f_open+0x2d6>
 8015bfc:	2302      	movs	r3, #2
 8015bfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8015c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c08:	d102      	bne.n	8015c10 <f_open+0x2e4>
 8015c0a:	2301      	movs	r3, #1
 8015c0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015c10:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c14:	1ad3      	subs	r3, r2, r3
 8015c16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015c18:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d103      	bne.n	8015c28 <f_open+0x2fc>
 8015c20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015c22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c24:	429a      	cmp	r2, r3
 8015c26:	d8e0      	bhi.n	8015bea <f_open+0x2be>
				}
				fp->clust = clst;
 8015c28:	68fb      	ldr	r3, [r7, #12]
 8015c2a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015c2c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8015c2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d127      	bne.n	8015c86 <f_open+0x35a>
 8015c36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d022      	beq.n	8015c86 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8015c40:	697b      	ldr	r3, [r7, #20]
 8015c42:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015c44:	4618      	mov	r0, r3
 8015c46:	f7fe f8f9 	bl	8013e3c <clust2sect>
 8015c4a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8015c4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d103      	bne.n	8015c5a <f_open+0x32e>
						res = FR_INT_ERR;
 8015c52:	2302      	movs	r3, #2
 8015c54:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015c58:	e015      	b.n	8015c86 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015c5c:	0a5a      	lsrs	r2, r3, #9
 8015c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015c60:	441a      	add	r2, r3
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8015c66:	697b      	ldr	r3, [r7, #20]
 8015c68:	7858      	ldrb	r0, [r3, #1]
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	6a1a      	ldr	r2, [r3, #32]
 8015c74:	2301      	movs	r3, #1
 8015c76:	f7fd fd35 	bl	80136e4 <disk_read>
 8015c7a:	4603      	mov	r3, r0
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d002      	beq.n	8015c86 <f_open+0x35a>
 8015c80:	2301      	movs	r3, #1
 8015c82:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8015c86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d002      	beq.n	8015c94 <f_open+0x368>
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	2200      	movs	r2, #0
 8015c92:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015c94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8015c98:	4618      	mov	r0, r3
 8015c9a:	3768      	adds	r7, #104	@ 0x68
 8015c9c:	46bd      	mov	sp, r7
 8015c9e:	bd80      	pop	{r7, pc}

08015ca0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8015ca0:	b580      	push	{r7, lr}
 8015ca2:	b08c      	sub	sp, #48	@ 0x30
 8015ca4:	af00      	add	r7, sp, #0
 8015ca6:	60f8      	str	r0, [r7, #12]
 8015ca8:	60b9      	str	r1, [r7, #8]
 8015caa:	607a      	str	r2, [r7, #4]
 8015cac:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8015cae:	68bb      	ldr	r3, [r7, #8]
 8015cb0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	2200      	movs	r2, #0
 8015cb6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	f107 0210 	add.w	r2, r7, #16
 8015cbe:	4611      	mov	r1, r2
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	f7ff fdb7 	bl	8015834 <validate>
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8015ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d107      	bne.n	8015ce4 <f_write+0x44>
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	7d5b      	ldrb	r3, [r3, #21]
 8015cd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8015cdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d002      	beq.n	8015cea <f_write+0x4a>
 8015ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015ce8:	e14b      	b.n	8015f82 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	7d1b      	ldrb	r3, [r3, #20]
 8015cee:	f003 0302 	and.w	r3, r3, #2
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d101      	bne.n	8015cfa <f_write+0x5a>
 8015cf6:	2307      	movs	r3, #7
 8015cf8:	e143      	b.n	8015f82 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8015cfa:	68fb      	ldr	r3, [r7, #12]
 8015cfc:	699a      	ldr	r2, [r3, #24]
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	441a      	add	r2, r3
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	699b      	ldr	r3, [r3, #24]
 8015d06:	429a      	cmp	r2, r3
 8015d08:	f080 812d 	bcs.w	8015f66 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	699b      	ldr	r3, [r3, #24]
 8015d10:	43db      	mvns	r3, r3
 8015d12:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8015d14:	e127      	b.n	8015f66 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	699b      	ldr	r3, [r3, #24]
 8015d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	f040 80e3 	bne.w	8015eea <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8015d24:	68fb      	ldr	r3, [r7, #12]
 8015d26:	699b      	ldr	r3, [r3, #24]
 8015d28:	0a5b      	lsrs	r3, r3, #9
 8015d2a:	693a      	ldr	r2, [r7, #16]
 8015d2c:	8952      	ldrh	r2, [r2, #10]
 8015d2e:	3a01      	subs	r2, #1
 8015d30:	4013      	ands	r3, r2
 8015d32:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8015d34:	69bb      	ldr	r3, [r7, #24]
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d143      	bne.n	8015dc2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	699b      	ldr	r3, [r3, #24]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d10c      	bne.n	8015d5c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	689b      	ldr	r3, [r3, #8]
 8015d46:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8015d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d4a:	2b00      	cmp	r3, #0
 8015d4c:	d11a      	bne.n	8015d84 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8015d4e:	68fb      	ldr	r3, [r7, #12]
 8015d50:	2100      	movs	r1, #0
 8015d52:	4618      	mov	r0, r3
 8015d54:	f7fe fa87 	bl	8014266 <create_chain>
 8015d58:	62b8      	str	r0, [r7, #40]	@ 0x28
 8015d5a:	e013      	b.n	8015d84 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d007      	beq.n	8015d74 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	699b      	ldr	r3, [r3, #24]
 8015d68:	4619      	mov	r1, r3
 8015d6a:	68f8      	ldr	r0, [r7, #12]
 8015d6c:	f7fe fb13 	bl	8014396 <clmt_clust>
 8015d70:	62b8      	str	r0, [r7, #40]	@ 0x28
 8015d72:	e007      	b.n	8015d84 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8015d74:	68fa      	ldr	r2, [r7, #12]
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	69db      	ldr	r3, [r3, #28]
 8015d7a:	4619      	mov	r1, r3
 8015d7c:	4610      	mov	r0, r2
 8015d7e:	f7fe fa72 	bl	8014266 <create_chain>
 8015d82:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	f000 80f2 	beq.w	8015f70 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d8e:	2b01      	cmp	r3, #1
 8015d90:	d104      	bne.n	8015d9c <f_write+0xfc>
 8015d92:	68fb      	ldr	r3, [r7, #12]
 8015d94:	2202      	movs	r2, #2
 8015d96:	755a      	strb	r2, [r3, #21]
 8015d98:	2302      	movs	r3, #2
 8015d9a:	e0f2      	b.n	8015f82 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015da2:	d104      	bne.n	8015dae <f_write+0x10e>
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	2201      	movs	r2, #1
 8015da8:	755a      	strb	r2, [r3, #21]
 8015daa:	2301      	movs	r3, #1
 8015dac:	e0e9      	b.n	8015f82 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015db2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	689b      	ldr	r3, [r3, #8]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d102      	bne.n	8015dc2 <f_write+0x122>
 8015dbc:	68fb      	ldr	r3, [r7, #12]
 8015dbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015dc0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	7d1b      	ldrb	r3, [r3, #20]
 8015dc6:	b25b      	sxtb	r3, r3
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	da18      	bge.n	8015dfe <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015dcc:	693b      	ldr	r3, [r7, #16]
 8015dce:	7858      	ldrb	r0, [r3, #1]
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015dd6:	68fb      	ldr	r3, [r7, #12]
 8015dd8:	6a1a      	ldr	r2, [r3, #32]
 8015dda:	2301      	movs	r3, #1
 8015ddc:	f7fd fca2 	bl	8013724 <disk_write>
 8015de0:	4603      	mov	r3, r0
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d004      	beq.n	8015df0 <f_write+0x150>
 8015de6:	68fb      	ldr	r3, [r7, #12]
 8015de8:	2201      	movs	r2, #1
 8015dea:	755a      	strb	r2, [r3, #21]
 8015dec:	2301      	movs	r3, #1
 8015dee:	e0c8      	b.n	8015f82 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	7d1b      	ldrb	r3, [r3, #20]
 8015df4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015df8:	b2da      	uxtb	r2, r3
 8015dfa:	68fb      	ldr	r3, [r7, #12]
 8015dfc:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8015dfe:	693a      	ldr	r2, [r7, #16]
 8015e00:	68fb      	ldr	r3, [r7, #12]
 8015e02:	69db      	ldr	r3, [r3, #28]
 8015e04:	4619      	mov	r1, r3
 8015e06:	4610      	mov	r0, r2
 8015e08:	f7fe f818 	bl	8013e3c <clust2sect>
 8015e0c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8015e0e:	697b      	ldr	r3, [r7, #20]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d104      	bne.n	8015e1e <f_write+0x17e>
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	2202      	movs	r2, #2
 8015e18:	755a      	strb	r2, [r3, #21]
 8015e1a:	2302      	movs	r3, #2
 8015e1c:	e0b1      	b.n	8015f82 <f_write+0x2e2>
			sect += csect;
 8015e1e:	697a      	ldr	r2, [r7, #20]
 8015e20:	69bb      	ldr	r3, [r7, #24]
 8015e22:	4413      	add	r3, r2
 8015e24:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	0a5b      	lsrs	r3, r3, #9
 8015e2a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8015e2c:	6a3b      	ldr	r3, [r7, #32]
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	d03c      	beq.n	8015eac <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8015e32:	69ba      	ldr	r2, [r7, #24]
 8015e34:	6a3b      	ldr	r3, [r7, #32]
 8015e36:	4413      	add	r3, r2
 8015e38:	693a      	ldr	r2, [r7, #16]
 8015e3a:	8952      	ldrh	r2, [r2, #10]
 8015e3c:	4293      	cmp	r3, r2
 8015e3e:	d905      	bls.n	8015e4c <f_write+0x1ac>
					cc = fs->csize - csect;
 8015e40:	693b      	ldr	r3, [r7, #16]
 8015e42:	895b      	ldrh	r3, [r3, #10]
 8015e44:	461a      	mov	r2, r3
 8015e46:	69bb      	ldr	r3, [r7, #24]
 8015e48:	1ad3      	subs	r3, r2, r3
 8015e4a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015e4c:	693b      	ldr	r3, [r7, #16]
 8015e4e:	7858      	ldrb	r0, [r3, #1]
 8015e50:	6a3b      	ldr	r3, [r7, #32]
 8015e52:	697a      	ldr	r2, [r7, #20]
 8015e54:	69f9      	ldr	r1, [r7, #28]
 8015e56:	f7fd fc65 	bl	8013724 <disk_write>
 8015e5a:	4603      	mov	r3, r0
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	d004      	beq.n	8015e6a <f_write+0x1ca>
 8015e60:	68fb      	ldr	r3, [r7, #12]
 8015e62:	2201      	movs	r2, #1
 8015e64:	755a      	strb	r2, [r3, #21]
 8015e66:	2301      	movs	r3, #1
 8015e68:	e08b      	b.n	8015f82 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8015e6a:	68fb      	ldr	r3, [r7, #12]
 8015e6c:	6a1a      	ldr	r2, [r3, #32]
 8015e6e:	697b      	ldr	r3, [r7, #20]
 8015e70:	1ad3      	subs	r3, r2, r3
 8015e72:	6a3a      	ldr	r2, [r7, #32]
 8015e74:	429a      	cmp	r2, r3
 8015e76:	d915      	bls.n	8015ea4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	6a1a      	ldr	r2, [r3, #32]
 8015e82:	697b      	ldr	r3, [r7, #20]
 8015e84:	1ad3      	subs	r3, r2, r3
 8015e86:	025b      	lsls	r3, r3, #9
 8015e88:	69fa      	ldr	r2, [r7, #28]
 8015e8a:	4413      	add	r3, r2
 8015e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015e90:	4619      	mov	r1, r3
 8015e92:	f7fd fd08 	bl	80138a6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	7d1b      	ldrb	r3, [r3, #20]
 8015e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015e9e:	b2da      	uxtb	r2, r3
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8015ea4:	6a3b      	ldr	r3, [r7, #32]
 8015ea6:	025b      	lsls	r3, r3, #9
 8015ea8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8015eaa:	e03f      	b.n	8015f2c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	6a1b      	ldr	r3, [r3, #32]
 8015eb0:	697a      	ldr	r2, [r7, #20]
 8015eb2:	429a      	cmp	r2, r3
 8015eb4:	d016      	beq.n	8015ee4 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8015eb6:	68fb      	ldr	r3, [r7, #12]
 8015eb8:	699a      	ldr	r2, [r3, #24]
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015ebe:	429a      	cmp	r2, r3
 8015ec0:	d210      	bcs.n	8015ee4 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8015ec2:	693b      	ldr	r3, [r7, #16]
 8015ec4:	7858      	ldrb	r0, [r3, #1]
 8015ec6:	68fb      	ldr	r3, [r7, #12]
 8015ec8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015ecc:	2301      	movs	r3, #1
 8015ece:	697a      	ldr	r2, [r7, #20]
 8015ed0:	f7fd fc08 	bl	80136e4 <disk_read>
 8015ed4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d004      	beq.n	8015ee4 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	2201      	movs	r2, #1
 8015ede:	755a      	strb	r2, [r3, #21]
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e04e      	b.n	8015f82 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	697a      	ldr	r2, [r7, #20]
 8015ee8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	699b      	ldr	r3, [r3, #24]
 8015eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015ef2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8015ef6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8015ef8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	429a      	cmp	r2, r3
 8015efe:	d901      	bls.n	8015f04 <f_write+0x264>
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	699b      	ldr	r3, [r3, #24]
 8015f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f12:	4413      	add	r3, r2
 8015f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015f16:	69f9      	ldr	r1, [r7, #28]
 8015f18:	4618      	mov	r0, r3
 8015f1a:	f7fd fcc4 	bl	80138a6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8015f1e:	68fb      	ldr	r3, [r7, #12]
 8015f20:	7d1b      	ldrb	r3, [r3, #20]
 8015f22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8015f26:	b2da      	uxtb	r2, r3
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8015f2c:	69fa      	ldr	r2, [r7, #28]
 8015f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f30:	4413      	add	r3, r2
 8015f32:	61fb      	str	r3, [r7, #28]
 8015f34:	68fb      	ldr	r3, [r7, #12]
 8015f36:	699a      	ldr	r2, [r3, #24]
 8015f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f3a:	441a      	add	r2, r3
 8015f3c:	68fb      	ldr	r3, [r7, #12]
 8015f3e:	619a      	str	r2, [r3, #24]
 8015f40:	68fb      	ldr	r3, [r7, #12]
 8015f42:	68da      	ldr	r2, [r3, #12]
 8015f44:	68fb      	ldr	r3, [r7, #12]
 8015f46:	699b      	ldr	r3, [r3, #24]
 8015f48:	429a      	cmp	r2, r3
 8015f4a:	bf38      	it	cc
 8015f4c:	461a      	movcc	r2, r3
 8015f4e:	68fb      	ldr	r3, [r7, #12]
 8015f50:	60da      	str	r2, [r3, #12]
 8015f52:	683b      	ldr	r3, [r7, #0]
 8015f54:	681a      	ldr	r2, [r3, #0]
 8015f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f58:	441a      	add	r2, r3
 8015f5a:	683b      	ldr	r3, [r7, #0]
 8015f5c:	601a      	str	r2, [r3, #0]
 8015f5e:	687a      	ldr	r2, [r7, #4]
 8015f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f62:	1ad3      	subs	r3, r2, r3
 8015f64:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	f47f aed4 	bne.w	8015d16 <f_write+0x76>
 8015f6e:	e000      	b.n	8015f72 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015f70:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8015f72:	68fb      	ldr	r3, [r7, #12]
 8015f74:	7d1b      	ldrb	r3, [r3, #20]
 8015f76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f7a:	b2da      	uxtb	r2, r3
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8015f80:	2300      	movs	r3, #0
}
 8015f82:	4618      	mov	r0, r3
 8015f84:	3730      	adds	r7, #48	@ 0x30
 8015f86:	46bd      	mov	sp, r7
 8015f88:	bd80      	pop	{r7, pc}

08015f8a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8015f8a:	b580      	push	{r7, lr}
 8015f8c:	b086      	sub	sp, #24
 8015f8e:	af00      	add	r7, sp, #0
 8015f90:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	f107 0208 	add.w	r2, r7, #8
 8015f98:	4611      	mov	r1, r2
 8015f9a:	4618      	mov	r0, r3
 8015f9c:	f7ff fc4a 	bl	8015834 <validate>
 8015fa0:	4603      	mov	r3, r0
 8015fa2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015fa4:	7dfb      	ldrb	r3, [r7, #23]
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d168      	bne.n	801607c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	7d1b      	ldrb	r3, [r3, #20]
 8015fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d062      	beq.n	801607c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	7d1b      	ldrb	r3, [r3, #20]
 8015fba:	b25b      	sxtb	r3, r3
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	da15      	bge.n	8015fec <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8015fc0:	68bb      	ldr	r3, [r7, #8]
 8015fc2:	7858      	ldrb	r0, [r3, #1]
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	6a1a      	ldr	r2, [r3, #32]
 8015fce:	2301      	movs	r3, #1
 8015fd0:	f7fd fba8 	bl	8013724 <disk_write>
 8015fd4:	4603      	mov	r3, r0
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d001      	beq.n	8015fde <f_sync+0x54>
 8015fda:	2301      	movs	r3, #1
 8015fdc:	e04f      	b.n	801607e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	7d1b      	ldrb	r3, [r3, #20]
 8015fe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015fe6:	b2da      	uxtb	r2, r3
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8015fec:	f7fb fe98 	bl	8011d20 <get_fattime>
 8015ff0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8015ff2:	68ba      	ldr	r2, [r7, #8]
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ff8:	4619      	mov	r1, r3
 8015ffa:	4610      	mov	r0, r2
 8015ffc:	f7fd fe82 	bl	8013d04 <move_window>
 8016000:	4603      	mov	r3, r0
 8016002:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016004:	7dfb      	ldrb	r3, [r7, #23]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d138      	bne.n	801607c <f_sync+0xf2>
					dir = fp->dir_ptr;
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801600e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	330b      	adds	r3, #11
 8016014:	781a      	ldrb	r2, [r3, #0]
 8016016:	68fb      	ldr	r3, [r7, #12]
 8016018:	330b      	adds	r3, #11
 801601a:	f042 0220 	orr.w	r2, r2, #32
 801601e:	b2d2      	uxtb	r2, r2
 8016020:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	6818      	ldr	r0, [r3, #0]
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	689b      	ldr	r3, [r3, #8]
 801602a:	461a      	mov	r2, r3
 801602c:	68f9      	ldr	r1, [r7, #12]
 801602e:	f7fe fb8c 	bl	801474a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	f103 021c 	add.w	r2, r3, #28
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	68db      	ldr	r3, [r3, #12]
 801603c:	4619      	mov	r1, r3
 801603e:	4610      	mov	r0, r2
 8016040:	f7fd fc05 	bl	801384e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	3316      	adds	r3, #22
 8016048:	6939      	ldr	r1, [r7, #16]
 801604a:	4618      	mov	r0, r3
 801604c:	f7fd fbff 	bl	801384e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016050:	68fb      	ldr	r3, [r7, #12]
 8016052:	3312      	adds	r3, #18
 8016054:	2100      	movs	r1, #0
 8016056:	4618      	mov	r0, r3
 8016058:	f7fd fbde 	bl	8013818 <st_word>
					fs->wflag = 1;
 801605c:	68bb      	ldr	r3, [r7, #8]
 801605e:	2201      	movs	r2, #1
 8016060:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8016062:	68bb      	ldr	r3, [r7, #8]
 8016064:	4618      	mov	r0, r3
 8016066:	f7fd fe7b 	bl	8013d60 <sync_fs>
 801606a:	4603      	mov	r3, r0
 801606c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	7d1b      	ldrb	r3, [r3, #20]
 8016072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016076:	b2da      	uxtb	r2, r3
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801607c:	7dfb      	ldrb	r3, [r7, #23]
}
 801607e:	4618      	mov	r0, r3
 8016080:	3718      	adds	r7, #24
 8016082:	46bd      	mov	sp, r7
 8016084:	bd80      	pop	{r7, pc}

08016086 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016086:	b580      	push	{r7, lr}
 8016088:	b084      	sub	sp, #16
 801608a:	af00      	add	r7, sp, #0
 801608c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801608e:	6878      	ldr	r0, [r7, #4]
 8016090:	f7ff ff7b 	bl	8015f8a <f_sync>
 8016094:	4603      	mov	r3, r0
 8016096:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016098:	7bfb      	ldrb	r3, [r7, #15]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d118      	bne.n	80160d0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	f107 0208 	add.w	r2, r7, #8
 80160a4:	4611      	mov	r1, r2
 80160a6:	4618      	mov	r0, r3
 80160a8:	f7ff fbc4 	bl	8015834 <validate>
 80160ac:	4603      	mov	r3, r0
 80160ae:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80160b0:	7bfb      	ldrb	r3, [r7, #15]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d10c      	bne.n	80160d0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	691b      	ldr	r3, [r3, #16]
 80160ba:	4618      	mov	r0, r3
 80160bc:	f7fd fd7e 	bl	8013bbc <dec_lock>
 80160c0:	4603      	mov	r3, r0
 80160c2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80160c4:	7bfb      	ldrb	r3, [r7, #15]
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d102      	bne.n	80160d0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	2200      	movs	r2, #0
 80160ce:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80160d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80160d2:	4618      	mov	r0, r3
 80160d4:	3710      	adds	r7, #16
 80160d6:	46bd      	mov	sp, r7
 80160d8:	bd80      	pop	{r7, pc}

080160da <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80160da:	b580      	push	{r7, lr}
 80160dc:	b090      	sub	sp, #64	@ 0x40
 80160de:	af00      	add	r7, sp, #0
 80160e0:	6078      	str	r0, [r7, #4]
 80160e2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	f107 0208 	add.w	r2, r7, #8
 80160ea:	4611      	mov	r1, r2
 80160ec:	4618      	mov	r0, r3
 80160ee:	f7ff fba1 	bl	8015834 <validate>
 80160f2:	4603      	mov	r3, r0
 80160f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80160f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d103      	bne.n	8016108 <f_lseek+0x2e>
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	7d5b      	ldrb	r3, [r3, #21]
 8016104:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8016108:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801610c:	2b00      	cmp	r3, #0
 801610e:	d002      	beq.n	8016116 <f_lseek+0x3c>
 8016110:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016114:	e1e6      	b.n	80164e4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801611a:	2b00      	cmp	r3, #0
 801611c:	f000 80d1 	beq.w	80162c2 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016126:	d15a      	bne.n	80161de <f_lseek+0x104>
			tbl = fp->cltbl;
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801612c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801612e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016130:	1d1a      	adds	r2, r3, #4
 8016132:	627a      	str	r2, [r7, #36]	@ 0x24
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	617b      	str	r3, [r7, #20]
 8016138:	2302      	movs	r3, #2
 801613a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	689b      	ldr	r3, [r3, #8]
 8016140:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016144:	2b00      	cmp	r3, #0
 8016146:	d03a      	beq.n	80161be <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801614a:	613b      	str	r3, [r7, #16]
 801614c:	2300      	movs	r3, #0
 801614e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016152:	3302      	adds	r3, #2
 8016154:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8016156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016158:	60fb      	str	r3, [r7, #12]
 801615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801615c:	3301      	adds	r3, #1
 801615e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016164:	4618      	mov	r0, r3
 8016166:	f7fd fe88 	bl	8013e7a <get_fat>
 801616a:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801616c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801616e:	2b01      	cmp	r3, #1
 8016170:	d804      	bhi.n	801617c <f_lseek+0xa2>
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	2202      	movs	r2, #2
 8016176:	755a      	strb	r2, [r3, #21]
 8016178:	2302      	movs	r3, #2
 801617a:	e1b3      	b.n	80164e4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801617c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801617e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016182:	d104      	bne.n	801618e <f_lseek+0xb4>
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2201      	movs	r2, #1
 8016188:	755a      	strb	r2, [r3, #21]
 801618a:	2301      	movs	r3, #1
 801618c:	e1aa      	b.n	80164e4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	3301      	adds	r3, #1
 8016192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016194:	429a      	cmp	r2, r3
 8016196:	d0de      	beq.n	8016156 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801619a:	697b      	ldr	r3, [r7, #20]
 801619c:	429a      	cmp	r2, r3
 801619e:	d809      	bhi.n	80161b4 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80161a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161a2:	1d1a      	adds	r2, r3, #4
 80161a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80161a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80161a8:	601a      	str	r2, [r3, #0]
 80161aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161ac:	1d1a      	adds	r2, r3, #4
 80161ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80161b0:	693a      	ldr	r2, [r7, #16]
 80161b2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80161b4:	68bb      	ldr	r3, [r7, #8]
 80161b6:	699b      	ldr	r3, [r3, #24]
 80161b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161ba:	429a      	cmp	r2, r3
 80161bc:	d3c4      	bcc.n	8016148 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161c4:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80161c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80161c8:	697b      	ldr	r3, [r7, #20]
 80161ca:	429a      	cmp	r2, r3
 80161cc:	d803      	bhi.n	80161d6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80161ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161d0:	2200      	movs	r2, #0
 80161d2:	601a      	str	r2, [r3, #0]
 80161d4:	e184      	b.n	80164e0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80161d6:	2311      	movs	r3, #17
 80161d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80161dc:	e180      	b.n	80164e0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	68db      	ldr	r3, [r3, #12]
 80161e2:	683a      	ldr	r2, [r7, #0]
 80161e4:	429a      	cmp	r2, r3
 80161e6:	d902      	bls.n	80161ee <f_lseek+0x114>
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	68db      	ldr	r3, [r3, #12]
 80161ec:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	683a      	ldr	r2, [r7, #0]
 80161f2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80161f4:	683b      	ldr	r3, [r7, #0]
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	f000 8172 	beq.w	80164e0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80161fc:	683b      	ldr	r3, [r7, #0]
 80161fe:	3b01      	subs	r3, #1
 8016200:	4619      	mov	r1, r3
 8016202:	6878      	ldr	r0, [r7, #4]
 8016204:	f7fe f8c7 	bl	8014396 <clmt_clust>
 8016208:	4602      	mov	r2, r0
 801620a:	687b      	ldr	r3, [r7, #4]
 801620c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801620e:	68ba      	ldr	r2, [r7, #8]
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	69db      	ldr	r3, [r3, #28]
 8016214:	4619      	mov	r1, r3
 8016216:	4610      	mov	r0, r2
 8016218:	f7fd fe10 	bl	8013e3c <clust2sect>
 801621c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801621e:	69bb      	ldr	r3, [r7, #24]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d104      	bne.n	801622e <f_lseek+0x154>
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	2202      	movs	r2, #2
 8016228:	755a      	strb	r2, [r3, #21]
 801622a:	2302      	movs	r3, #2
 801622c:	e15a      	b.n	80164e4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801622e:	683b      	ldr	r3, [r7, #0]
 8016230:	3b01      	subs	r3, #1
 8016232:	0a5b      	lsrs	r3, r3, #9
 8016234:	68ba      	ldr	r2, [r7, #8]
 8016236:	8952      	ldrh	r2, [r2, #10]
 8016238:	3a01      	subs	r2, #1
 801623a:	4013      	ands	r3, r2
 801623c:	69ba      	ldr	r2, [r7, #24]
 801623e:	4413      	add	r3, r2
 8016240:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	699b      	ldr	r3, [r3, #24]
 8016246:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801624a:	2b00      	cmp	r3, #0
 801624c:	f000 8148 	beq.w	80164e0 <f_lseek+0x406>
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	6a1b      	ldr	r3, [r3, #32]
 8016254:	69ba      	ldr	r2, [r7, #24]
 8016256:	429a      	cmp	r2, r3
 8016258:	f000 8142 	beq.w	80164e0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	7d1b      	ldrb	r3, [r3, #20]
 8016260:	b25b      	sxtb	r3, r3
 8016262:	2b00      	cmp	r3, #0
 8016264:	da18      	bge.n	8016298 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016266:	68bb      	ldr	r3, [r7, #8]
 8016268:	7858      	ldrb	r0, [r3, #1]
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	6a1a      	ldr	r2, [r3, #32]
 8016274:	2301      	movs	r3, #1
 8016276:	f7fd fa55 	bl	8013724 <disk_write>
 801627a:	4603      	mov	r3, r0
 801627c:	2b00      	cmp	r3, #0
 801627e:	d004      	beq.n	801628a <f_lseek+0x1b0>
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	2201      	movs	r2, #1
 8016284:	755a      	strb	r2, [r3, #21]
 8016286:	2301      	movs	r3, #1
 8016288:	e12c      	b.n	80164e4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	7d1b      	ldrb	r3, [r3, #20]
 801628e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016292:	b2da      	uxtb	r2, r3
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016298:	68bb      	ldr	r3, [r7, #8]
 801629a:	7858      	ldrb	r0, [r3, #1]
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80162a2:	2301      	movs	r3, #1
 80162a4:	69ba      	ldr	r2, [r7, #24]
 80162a6:	f7fd fa1d 	bl	80136e4 <disk_read>
 80162aa:	4603      	mov	r3, r0
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d004      	beq.n	80162ba <f_lseek+0x1e0>
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2201      	movs	r2, #1
 80162b4:	755a      	strb	r2, [r3, #21]
 80162b6:	2301      	movs	r3, #1
 80162b8:	e114      	b.n	80164e4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	69ba      	ldr	r2, [r7, #24]
 80162be:	621a      	str	r2, [r3, #32]
 80162c0:	e10e      	b.n	80164e0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	68db      	ldr	r3, [r3, #12]
 80162c6:	683a      	ldr	r2, [r7, #0]
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d908      	bls.n	80162de <f_lseek+0x204>
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	7d1b      	ldrb	r3, [r3, #20]
 80162d0:	f003 0302 	and.w	r3, r3, #2
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d102      	bne.n	80162de <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	68db      	ldr	r3, [r3, #12]
 80162dc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	699b      	ldr	r3, [r3, #24]
 80162e2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80162e4:	2300      	movs	r3, #0
 80162e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80162ec:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80162ee:	683b      	ldr	r3, [r7, #0]
 80162f0:	2b00      	cmp	r3, #0
 80162f2:	f000 80a7 	beq.w	8016444 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80162f6:	68bb      	ldr	r3, [r7, #8]
 80162f8:	895b      	ldrh	r3, [r3, #10]
 80162fa:	025b      	lsls	r3, r3, #9
 80162fc:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80162fe:	6a3b      	ldr	r3, [r7, #32]
 8016300:	2b00      	cmp	r3, #0
 8016302:	d01b      	beq.n	801633c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016304:	683b      	ldr	r3, [r7, #0]
 8016306:	1e5a      	subs	r2, r3, #1
 8016308:	69fb      	ldr	r3, [r7, #28]
 801630a:	fbb2 f2f3 	udiv	r2, r2, r3
 801630e:	6a3b      	ldr	r3, [r7, #32]
 8016310:	1e59      	subs	r1, r3, #1
 8016312:	69fb      	ldr	r3, [r7, #28]
 8016314:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016318:	429a      	cmp	r2, r3
 801631a:	d30f      	bcc.n	801633c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801631c:	6a3b      	ldr	r3, [r7, #32]
 801631e:	1e5a      	subs	r2, r3, #1
 8016320:	69fb      	ldr	r3, [r7, #28]
 8016322:	425b      	negs	r3, r3
 8016324:	401a      	ands	r2, r3
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	699b      	ldr	r3, [r3, #24]
 801632e:	683a      	ldr	r2, [r7, #0]
 8016330:	1ad3      	subs	r3, r2, r3
 8016332:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	69db      	ldr	r3, [r3, #28]
 8016338:	63bb      	str	r3, [r7, #56]	@ 0x38
 801633a:	e022      	b.n	8016382 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	689b      	ldr	r3, [r3, #8]
 8016340:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016344:	2b00      	cmp	r3, #0
 8016346:	d119      	bne.n	801637c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	2100      	movs	r1, #0
 801634c:	4618      	mov	r0, r3
 801634e:	f7fd ff8a 	bl	8014266 <create_chain>
 8016352:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016356:	2b01      	cmp	r3, #1
 8016358:	d104      	bne.n	8016364 <f_lseek+0x28a>
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	2202      	movs	r2, #2
 801635e:	755a      	strb	r2, [r3, #21]
 8016360:	2302      	movs	r3, #2
 8016362:	e0bf      	b.n	80164e4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016366:	f1b3 3fff 	cmp.w	r3, #4294967295
 801636a:	d104      	bne.n	8016376 <f_lseek+0x29c>
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	2201      	movs	r2, #1
 8016370:	755a      	strb	r2, [r3, #21]
 8016372:	2301      	movs	r3, #1
 8016374:	e0b6      	b.n	80164e4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801637a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016380:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8016382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016384:	2b00      	cmp	r3, #0
 8016386:	d05d      	beq.n	8016444 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016388:	e03a      	b.n	8016400 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801638a:	683a      	ldr	r2, [r7, #0]
 801638c:	69fb      	ldr	r3, [r7, #28]
 801638e:	1ad3      	subs	r3, r2, r3
 8016390:	603b      	str	r3, [r7, #0]
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	699a      	ldr	r2, [r3, #24]
 8016396:	69fb      	ldr	r3, [r7, #28]
 8016398:	441a      	add	r2, r3
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	7d1b      	ldrb	r3, [r3, #20]
 80163a2:	f003 0302 	and.w	r3, r3, #2
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d00b      	beq.n	80163c2 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fd ff59 	bl	8014266 <create_chain>
 80163b4:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80163b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d108      	bne.n	80163ce <f_lseek+0x2f4>
							ofs = 0; break;
 80163bc:	2300      	movs	r3, #0
 80163be:	603b      	str	r3, [r7, #0]
 80163c0:	e022      	b.n	8016408 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80163c6:	4618      	mov	r0, r3
 80163c8:	f7fd fd57 	bl	8013e7a <get_fat>
 80163cc:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80163ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163d4:	d104      	bne.n	80163e0 <f_lseek+0x306>
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	2201      	movs	r2, #1
 80163da:	755a      	strb	r2, [r3, #21]
 80163dc:	2301      	movs	r3, #1
 80163de:	e081      	b.n	80164e4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80163e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163e2:	2b01      	cmp	r3, #1
 80163e4:	d904      	bls.n	80163f0 <f_lseek+0x316>
 80163e6:	68bb      	ldr	r3, [r7, #8]
 80163e8:	699b      	ldr	r3, [r3, #24]
 80163ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80163ec:	429a      	cmp	r2, r3
 80163ee:	d304      	bcc.n	80163fa <f_lseek+0x320>
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	2202      	movs	r2, #2
 80163f4:	755a      	strb	r2, [r3, #21]
 80163f6:	2302      	movs	r3, #2
 80163f8:	e074      	b.n	80164e4 <f_lseek+0x40a>
					fp->clust = clst;
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80163fe:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016400:	683a      	ldr	r2, [r7, #0]
 8016402:	69fb      	ldr	r3, [r7, #28]
 8016404:	429a      	cmp	r2, r3
 8016406:	d8c0      	bhi.n	801638a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	699a      	ldr	r2, [r3, #24]
 801640c:	683b      	ldr	r3, [r7, #0]
 801640e:	441a      	add	r2, r3
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016414:	683b      	ldr	r3, [r7, #0]
 8016416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801641a:	2b00      	cmp	r3, #0
 801641c:	d012      	beq.n	8016444 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801641e:	68bb      	ldr	r3, [r7, #8]
 8016420:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016422:	4618      	mov	r0, r3
 8016424:	f7fd fd0a 	bl	8013e3c <clust2sect>
 8016428:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801642a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801642c:	2b00      	cmp	r3, #0
 801642e:	d104      	bne.n	801643a <f_lseek+0x360>
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	2202      	movs	r2, #2
 8016434:	755a      	strb	r2, [r3, #21]
 8016436:	2302      	movs	r3, #2
 8016438:	e054      	b.n	80164e4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801643a:	683b      	ldr	r3, [r7, #0]
 801643c:	0a5b      	lsrs	r3, r3, #9
 801643e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016440:	4413      	add	r3, r2
 8016442:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	699a      	ldr	r2, [r3, #24]
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	68db      	ldr	r3, [r3, #12]
 801644c:	429a      	cmp	r2, r3
 801644e:	d90a      	bls.n	8016466 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	699a      	ldr	r2, [r3, #24]
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	7d1b      	ldrb	r3, [r3, #20]
 801645c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016460:	b2da      	uxtb	r2, r3
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	699b      	ldr	r3, [r3, #24]
 801646a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801646e:	2b00      	cmp	r3, #0
 8016470:	d036      	beq.n	80164e0 <f_lseek+0x406>
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	6a1b      	ldr	r3, [r3, #32]
 8016476:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016478:	429a      	cmp	r2, r3
 801647a:	d031      	beq.n	80164e0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	7d1b      	ldrb	r3, [r3, #20]
 8016480:	b25b      	sxtb	r3, r3
 8016482:	2b00      	cmp	r3, #0
 8016484:	da18      	bge.n	80164b8 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016486:	68bb      	ldr	r3, [r7, #8]
 8016488:	7858      	ldrb	r0, [r3, #1]
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	6a1a      	ldr	r2, [r3, #32]
 8016494:	2301      	movs	r3, #1
 8016496:	f7fd f945 	bl	8013724 <disk_write>
 801649a:	4603      	mov	r3, r0
 801649c:	2b00      	cmp	r3, #0
 801649e:	d004      	beq.n	80164aa <f_lseek+0x3d0>
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	2201      	movs	r2, #1
 80164a4:	755a      	strb	r2, [r3, #21]
 80164a6:	2301      	movs	r3, #1
 80164a8:	e01c      	b.n	80164e4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	7d1b      	ldrb	r3, [r3, #20]
 80164ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80164b2:	b2da      	uxtb	r2, r3
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80164b8:	68bb      	ldr	r3, [r7, #8]
 80164ba:	7858      	ldrb	r0, [r3, #1]
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80164c2:	2301      	movs	r3, #1
 80164c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80164c6:	f7fd f90d 	bl	80136e4 <disk_read>
 80164ca:	4603      	mov	r3, r0
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d004      	beq.n	80164da <f_lseek+0x400>
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	2201      	movs	r2, #1
 80164d4:	755a      	strb	r2, [r3, #21]
 80164d6:	2301      	movs	r3, #1
 80164d8:	e004      	b.n	80164e4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80164de:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80164e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80164e4:	4618      	mov	r0, r3
 80164e6:	3740      	adds	r7, #64	@ 0x40
 80164e8:	46bd      	mov	sp, r7
 80164ea:	bd80      	pop	{r7, pc}

080164ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80164ec:	b480      	push	{r7}
 80164ee:	b087      	sub	sp, #28
 80164f0:	af00      	add	r7, sp, #0
 80164f2:	60f8      	str	r0, [r7, #12]
 80164f4:	60b9      	str	r1, [r7, #8]
 80164f6:	4613      	mov	r3, r2
 80164f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80164fa:	2301      	movs	r3, #1
 80164fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80164fe:	2300      	movs	r3, #0
 8016500:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016502:	4b1f      	ldr	r3, [pc, #124]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 8016504:	7a5b      	ldrb	r3, [r3, #9]
 8016506:	b2db      	uxtb	r3, r3
 8016508:	2b00      	cmp	r3, #0
 801650a:	d131      	bne.n	8016570 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801650c:	4b1c      	ldr	r3, [pc, #112]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 801650e:	7a5b      	ldrb	r3, [r3, #9]
 8016510:	b2db      	uxtb	r3, r3
 8016512:	461a      	mov	r2, r3
 8016514:	4b1a      	ldr	r3, [pc, #104]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 8016516:	2100      	movs	r1, #0
 8016518:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801651a:	4b19      	ldr	r3, [pc, #100]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 801651c:	7a5b      	ldrb	r3, [r3, #9]
 801651e:	b2db      	uxtb	r3, r3
 8016520:	4a17      	ldr	r2, [pc, #92]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 8016522:	009b      	lsls	r3, r3, #2
 8016524:	4413      	add	r3, r2
 8016526:	68fa      	ldr	r2, [r7, #12]
 8016528:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801652a:	4b15      	ldr	r3, [pc, #84]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 801652c:	7a5b      	ldrb	r3, [r3, #9]
 801652e:	b2db      	uxtb	r3, r3
 8016530:	461a      	mov	r2, r3
 8016532:	4b13      	ldr	r3, [pc, #76]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 8016534:	4413      	add	r3, r2
 8016536:	79fa      	ldrb	r2, [r7, #7]
 8016538:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801653a:	4b11      	ldr	r3, [pc, #68]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 801653c:	7a5b      	ldrb	r3, [r3, #9]
 801653e:	b2db      	uxtb	r3, r3
 8016540:	1c5a      	adds	r2, r3, #1
 8016542:	b2d1      	uxtb	r1, r2
 8016544:	4a0e      	ldr	r2, [pc, #56]	@ (8016580 <FATFS_LinkDriverEx+0x94>)
 8016546:	7251      	strb	r1, [r2, #9]
 8016548:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801654a:	7dbb      	ldrb	r3, [r7, #22]
 801654c:	3330      	adds	r3, #48	@ 0x30
 801654e:	b2da      	uxtb	r2, r3
 8016550:	68bb      	ldr	r3, [r7, #8]
 8016552:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016554:	68bb      	ldr	r3, [r7, #8]
 8016556:	3301      	adds	r3, #1
 8016558:	223a      	movs	r2, #58	@ 0x3a
 801655a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801655c:	68bb      	ldr	r3, [r7, #8]
 801655e:	3302      	adds	r3, #2
 8016560:	222f      	movs	r2, #47	@ 0x2f
 8016562:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016564:	68bb      	ldr	r3, [r7, #8]
 8016566:	3303      	adds	r3, #3
 8016568:	2200      	movs	r2, #0
 801656a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801656c:	2300      	movs	r3, #0
 801656e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016570:	7dfb      	ldrb	r3, [r7, #23]
}
 8016572:	4618      	mov	r0, r3
 8016574:	371c      	adds	r7, #28
 8016576:	46bd      	mov	sp, r7
 8016578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801657c:	4770      	bx	lr
 801657e:	bf00      	nop
 8016580:	20002b34 	.word	0x20002b34

08016584 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016584:	b580      	push	{r7, lr}
 8016586:	b082      	sub	sp, #8
 8016588:	af00      	add	r7, sp, #0
 801658a:	6078      	str	r0, [r7, #4]
 801658c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801658e:	2200      	movs	r2, #0
 8016590:	6839      	ldr	r1, [r7, #0]
 8016592:	6878      	ldr	r0, [r7, #4]
 8016594:	f7ff ffaa 	bl	80164ec <FATFS_LinkDriverEx>
 8016598:	4603      	mov	r3, r0
}
 801659a:	4618      	mov	r0, r3
 801659c:	3708      	adds	r7, #8
 801659e:	46bd      	mov	sp, r7
 80165a0:	bd80      	pop	{r7, pc}
	...

080165a4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80165a4:	b480      	push	{r7}
 80165a6:	b085      	sub	sp, #20
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	4603      	mov	r3, r0
 80165ac:	6039      	str	r1, [r7, #0]
 80165ae:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80165b0:	88fb      	ldrh	r3, [r7, #6]
 80165b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80165b4:	d802      	bhi.n	80165bc <ff_convert+0x18>
		c = chr;
 80165b6:	88fb      	ldrh	r3, [r7, #6]
 80165b8:	81fb      	strh	r3, [r7, #14]
 80165ba:	e025      	b.n	8016608 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80165bc:	683b      	ldr	r3, [r7, #0]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d00b      	beq.n	80165da <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80165c2:	88fb      	ldrh	r3, [r7, #6]
 80165c4:	2bff      	cmp	r3, #255	@ 0xff
 80165c6:	d805      	bhi.n	80165d4 <ff_convert+0x30>
 80165c8:	88fb      	ldrh	r3, [r7, #6]
 80165ca:	3b80      	subs	r3, #128	@ 0x80
 80165cc:	4a12      	ldr	r2, [pc, #72]	@ (8016618 <ff_convert+0x74>)
 80165ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80165d2:	e000      	b.n	80165d6 <ff_convert+0x32>
 80165d4:	2300      	movs	r3, #0
 80165d6:	81fb      	strh	r3, [r7, #14]
 80165d8:	e016      	b.n	8016608 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80165da:	2300      	movs	r3, #0
 80165dc:	81fb      	strh	r3, [r7, #14]
 80165de:	e009      	b.n	80165f4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80165e0:	89fb      	ldrh	r3, [r7, #14]
 80165e2:	4a0d      	ldr	r2, [pc, #52]	@ (8016618 <ff_convert+0x74>)
 80165e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80165e8:	88fa      	ldrh	r2, [r7, #6]
 80165ea:	429a      	cmp	r2, r3
 80165ec:	d006      	beq.n	80165fc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80165ee:	89fb      	ldrh	r3, [r7, #14]
 80165f0:	3301      	adds	r3, #1
 80165f2:	81fb      	strh	r3, [r7, #14]
 80165f4:	89fb      	ldrh	r3, [r7, #14]
 80165f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80165f8:	d9f2      	bls.n	80165e0 <ff_convert+0x3c>
 80165fa:	e000      	b.n	80165fe <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80165fc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80165fe:	89fb      	ldrh	r3, [r7, #14]
 8016600:	3380      	adds	r3, #128	@ 0x80
 8016602:	b29b      	uxth	r3, r3
 8016604:	b2db      	uxtb	r3, r3
 8016606:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8016608:	89fb      	ldrh	r3, [r7, #14]
}
 801660a:	4618      	mov	r0, r3
 801660c:	3714      	adds	r7, #20
 801660e:	46bd      	mov	sp, r7
 8016610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016614:	4770      	bx	lr
 8016616:	bf00      	nop
 8016618:	0801be28 	.word	0x0801be28

0801661c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801661c:	b480      	push	{r7}
 801661e:	b087      	sub	sp, #28
 8016620:	af00      	add	r7, sp, #0
 8016622:	4603      	mov	r3, r0
 8016624:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8016626:	88fb      	ldrh	r3, [r7, #6]
 8016628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801662c:	d201      	bcs.n	8016632 <ff_wtoupper+0x16>
 801662e:	4b3e      	ldr	r3, [pc, #248]	@ (8016728 <ff_wtoupper+0x10c>)
 8016630:	e000      	b.n	8016634 <ff_wtoupper+0x18>
 8016632:	4b3e      	ldr	r3, [pc, #248]	@ (801672c <ff_wtoupper+0x110>)
 8016634:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8016636:	697b      	ldr	r3, [r7, #20]
 8016638:	1c9a      	adds	r2, r3, #2
 801663a:	617a      	str	r2, [r7, #20]
 801663c:	881b      	ldrh	r3, [r3, #0]
 801663e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016640:	8a7b      	ldrh	r3, [r7, #18]
 8016642:	2b00      	cmp	r3, #0
 8016644:	d068      	beq.n	8016718 <ff_wtoupper+0xfc>
 8016646:	88fa      	ldrh	r2, [r7, #6]
 8016648:	8a7b      	ldrh	r3, [r7, #18]
 801664a:	429a      	cmp	r2, r3
 801664c:	d364      	bcc.n	8016718 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801664e:	697b      	ldr	r3, [r7, #20]
 8016650:	1c9a      	adds	r2, r3, #2
 8016652:	617a      	str	r2, [r7, #20]
 8016654:	881b      	ldrh	r3, [r3, #0]
 8016656:	823b      	strh	r3, [r7, #16]
 8016658:	8a3b      	ldrh	r3, [r7, #16]
 801665a:	0a1b      	lsrs	r3, r3, #8
 801665c:	81fb      	strh	r3, [r7, #14]
 801665e:	8a3b      	ldrh	r3, [r7, #16]
 8016660:	b2db      	uxtb	r3, r3
 8016662:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016664:	88fa      	ldrh	r2, [r7, #6]
 8016666:	8a79      	ldrh	r1, [r7, #18]
 8016668:	8a3b      	ldrh	r3, [r7, #16]
 801666a:	440b      	add	r3, r1
 801666c:	429a      	cmp	r2, r3
 801666e:	da49      	bge.n	8016704 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016670:	89fb      	ldrh	r3, [r7, #14]
 8016672:	2b08      	cmp	r3, #8
 8016674:	d84f      	bhi.n	8016716 <ff_wtoupper+0xfa>
 8016676:	a201      	add	r2, pc, #4	@ (adr r2, 801667c <ff_wtoupper+0x60>)
 8016678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801667c:	080166a1 	.word	0x080166a1
 8016680:	080166b3 	.word	0x080166b3
 8016684:	080166c9 	.word	0x080166c9
 8016688:	080166d1 	.word	0x080166d1
 801668c:	080166d9 	.word	0x080166d9
 8016690:	080166e1 	.word	0x080166e1
 8016694:	080166e9 	.word	0x080166e9
 8016698:	080166f1 	.word	0x080166f1
 801669c:	080166f9 	.word	0x080166f9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80166a0:	88fa      	ldrh	r2, [r7, #6]
 80166a2:	8a7b      	ldrh	r3, [r7, #18]
 80166a4:	1ad3      	subs	r3, r2, r3
 80166a6:	005b      	lsls	r3, r3, #1
 80166a8:	697a      	ldr	r2, [r7, #20]
 80166aa:	4413      	add	r3, r2
 80166ac:	881b      	ldrh	r3, [r3, #0]
 80166ae:	80fb      	strh	r3, [r7, #6]
 80166b0:	e027      	b.n	8016702 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80166b2:	88fa      	ldrh	r2, [r7, #6]
 80166b4:	8a7b      	ldrh	r3, [r7, #18]
 80166b6:	1ad3      	subs	r3, r2, r3
 80166b8:	b29b      	uxth	r3, r3
 80166ba:	f003 0301 	and.w	r3, r3, #1
 80166be:	b29b      	uxth	r3, r3
 80166c0:	88fa      	ldrh	r2, [r7, #6]
 80166c2:	1ad3      	subs	r3, r2, r3
 80166c4:	80fb      	strh	r3, [r7, #6]
 80166c6:	e01c      	b.n	8016702 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80166c8:	88fb      	ldrh	r3, [r7, #6]
 80166ca:	3b10      	subs	r3, #16
 80166cc:	80fb      	strh	r3, [r7, #6]
 80166ce:	e018      	b.n	8016702 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80166d0:	88fb      	ldrh	r3, [r7, #6]
 80166d2:	3b20      	subs	r3, #32
 80166d4:	80fb      	strh	r3, [r7, #6]
 80166d6:	e014      	b.n	8016702 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80166d8:	88fb      	ldrh	r3, [r7, #6]
 80166da:	3b30      	subs	r3, #48	@ 0x30
 80166dc:	80fb      	strh	r3, [r7, #6]
 80166de:	e010      	b.n	8016702 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80166e0:	88fb      	ldrh	r3, [r7, #6]
 80166e2:	3b1a      	subs	r3, #26
 80166e4:	80fb      	strh	r3, [r7, #6]
 80166e6:	e00c      	b.n	8016702 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80166e8:	88fb      	ldrh	r3, [r7, #6]
 80166ea:	3308      	adds	r3, #8
 80166ec:	80fb      	strh	r3, [r7, #6]
 80166ee:	e008      	b.n	8016702 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80166f0:	88fb      	ldrh	r3, [r7, #6]
 80166f2:	3b50      	subs	r3, #80	@ 0x50
 80166f4:	80fb      	strh	r3, [r7, #6]
 80166f6:	e004      	b.n	8016702 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80166f8:	88fb      	ldrh	r3, [r7, #6]
 80166fa:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80166fe:	80fb      	strh	r3, [r7, #6]
 8016700:	bf00      	nop
			}
			break;
 8016702:	e008      	b.n	8016716 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8016704:	89fb      	ldrh	r3, [r7, #14]
 8016706:	2b00      	cmp	r3, #0
 8016708:	d195      	bne.n	8016636 <ff_wtoupper+0x1a>
 801670a:	8a3b      	ldrh	r3, [r7, #16]
 801670c:	005b      	lsls	r3, r3, #1
 801670e:	697a      	ldr	r2, [r7, #20]
 8016710:	4413      	add	r3, r2
 8016712:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8016714:	e78f      	b.n	8016636 <ff_wtoupper+0x1a>
			break;
 8016716:	bf00      	nop
	}

	return chr;
 8016718:	88fb      	ldrh	r3, [r7, #6]
}
 801671a:	4618      	mov	r0, r3
 801671c:	371c      	adds	r7, #28
 801671e:	46bd      	mov	sp, r7
 8016720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016724:	4770      	bx	lr
 8016726:	bf00      	nop
 8016728:	0801bf28 	.word	0x0801bf28
 801672c:	0801c11c 	.word	0x0801c11c

08016730 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8016730:	b580      	push	{r7, lr}
 8016732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8016734:	2200      	movs	r2, #0
 8016736:	4912      	ldr	r1, [pc, #72]	@ (8016780 <MX_USB_Device_Init+0x50>)
 8016738:	4812      	ldr	r0, [pc, #72]	@ (8016784 <MX_USB_Device_Init+0x54>)
 801673a:	f7fb fe71 	bl	8012420 <USBD_Init>
 801673e:	4603      	mov	r3, r0
 8016740:	2b00      	cmp	r3, #0
 8016742:	d001      	beq.n	8016748 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8016744:	f7ed fc6e 	bl	8004024 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8016748:	490f      	ldr	r1, [pc, #60]	@ (8016788 <MX_USB_Device_Init+0x58>)
 801674a:	480e      	ldr	r0, [pc, #56]	@ (8016784 <MX_USB_Device_Init+0x54>)
 801674c:	f7fb fe98 	bl	8012480 <USBD_RegisterClass>
 8016750:	4603      	mov	r3, r0
 8016752:	2b00      	cmp	r3, #0
 8016754:	d001      	beq.n	801675a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8016756:	f7ed fc65 	bl	8004024 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801675a:	490c      	ldr	r1, [pc, #48]	@ (801678c <MX_USB_Device_Init+0x5c>)
 801675c:	4809      	ldr	r0, [pc, #36]	@ (8016784 <MX_USB_Device_Init+0x54>)
 801675e:	f7fb fdb9 	bl	80122d4 <USBD_CDC_RegisterInterface>
 8016762:	4603      	mov	r3, r0
 8016764:	2b00      	cmp	r3, #0
 8016766:	d001      	beq.n	801676c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8016768:	f7ed fc5c 	bl	8004024 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 801676c:	4805      	ldr	r0, [pc, #20]	@ (8016784 <MX_USB_Device_Init+0x54>)
 801676e:	f7fb feae 	bl	80124ce <USBD_Start>
 8016772:	4603      	mov	r3, r0
 8016774:	2b00      	cmp	r3, #0
 8016776:	d001      	beq.n	801677c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8016778:	f7ed fc54 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 801677c:	bf00      	nop
 801677e:	bd80      	pop	{r7, pc}
 8016780:	2000014c 	.word	0x2000014c
 8016784:	20002b40 	.word	0x20002b40
 8016788:	20000034 	.word	0x20000034
 801678c:	20000138 	.word	0x20000138

08016790 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016790:	b580      	push	{r7, lr}
 8016792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016794:	2200      	movs	r2, #0
 8016796:	4905      	ldr	r1, [pc, #20]	@ (80167ac <CDC_Init_FS+0x1c>)
 8016798:	4805      	ldr	r0, [pc, #20]	@ (80167b0 <CDC_Init_FS+0x20>)
 801679a:	f7fb fdb0 	bl	80122fe <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801679e:	4905      	ldr	r1, [pc, #20]	@ (80167b4 <CDC_Init_FS+0x24>)
 80167a0:	4803      	ldr	r0, [pc, #12]	@ (80167b0 <CDC_Init_FS+0x20>)
 80167a2:	f7fb fdca 	bl	801233a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80167a6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80167a8:	4618      	mov	r0, r3
 80167aa:	bd80      	pop	{r7, pc}
 80167ac:	20003210 	.word	0x20003210
 80167b0:	20002b40 	.word	0x20002b40
 80167b4:	20002e10 	.word	0x20002e10

080167b8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80167b8:	b480      	push	{r7}
 80167ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80167bc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80167be:	4618      	mov	r0, r3
 80167c0:	46bd      	mov	sp, r7
 80167c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167c6:	4770      	bx	lr

080167c8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80167c8:	b480      	push	{r7}
 80167ca:	b083      	sub	sp, #12
 80167cc:	af00      	add	r7, sp, #0
 80167ce:	4603      	mov	r3, r0
 80167d0:	6039      	str	r1, [r7, #0]
 80167d2:	71fb      	strb	r3, [r7, #7]
 80167d4:	4613      	mov	r3, r2
 80167d6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80167d8:	79fb      	ldrb	r3, [r7, #7]
 80167da:	2b23      	cmp	r3, #35	@ 0x23
 80167dc:	d84a      	bhi.n	8016874 <CDC_Control_FS+0xac>
 80167de:	a201      	add	r2, pc, #4	@ (adr r2, 80167e4 <CDC_Control_FS+0x1c>)
 80167e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167e4:	08016875 	.word	0x08016875
 80167e8:	08016875 	.word	0x08016875
 80167ec:	08016875 	.word	0x08016875
 80167f0:	08016875 	.word	0x08016875
 80167f4:	08016875 	.word	0x08016875
 80167f8:	08016875 	.word	0x08016875
 80167fc:	08016875 	.word	0x08016875
 8016800:	08016875 	.word	0x08016875
 8016804:	08016875 	.word	0x08016875
 8016808:	08016875 	.word	0x08016875
 801680c:	08016875 	.word	0x08016875
 8016810:	08016875 	.word	0x08016875
 8016814:	08016875 	.word	0x08016875
 8016818:	08016875 	.word	0x08016875
 801681c:	08016875 	.word	0x08016875
 8016820:	08016875 	.word	0x08016875
 8016824:	08016875 	.word	0x08016875
 8016828:	08016875 	.word	0x08016875
 801682c:	08016875 	.word	0x08016875
 8016830:	08016875 	.word	0x08016875
 8016834:	08016875 	.word	0x08016875
 8016838:	08016875 	.word	0x08016875
 801683c:	08016875 	.word	0x08016875
 8016840:	08016875 	.word	0x08016875
 8016844:	08016875 	.word	0x08016875
 8016848:	08016875 	.word	0x08016875
 801684c:	08016875 	.word	0x08016875
 8016850:	08016875 	.word	0x08016875
 8016854:	08016875 	.word	0x08016875
 8016858:	08016875 	.word	0x08016875
 801685c:	08016875 	.word	0x08016875
 8016860:	08016875 	.word	0x08016875
 8016864:	08016875 	.word	0x08016875
 8016868:	08016875 	.word	0x08016875
 801686c:	08016875 	.word	0x08016875
 8016870:	08016875 	.word	0x08016875
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016874:	bf00      	nop
  }

  return (USBD_OK);
 8016876:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016878:	4618      	mov	r0, r3
 801687a:	370c      	adds	r7, #12
 801687c:	46bd      	mov	sp, r7
 801687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016882:	4770      	bx	lr

08016884 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016884:	b580      	push	{r7, lr}
 8016886:	b082      	sub	sp, #8
 8016888:	af00      	add	r7, sp, #0
 801688a:	6078      	str	r0, [r7, #4]
 801688c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801688e:	6879      	ldr	r1, [r7, #4]
 8016890:	4805      	ldr	r0, [pc, #20]	@ (80168a8 <CDC_Receive_FS+0x24>)
 8016892:	f7fb fd52 	bl	801233a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016896:	4804      	ldr	r0, [pc, #16]	@ (80168a8 <CDC_Receive_FS+0x24>)
 8016898:	f7fb fd98 	bl	80123cc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801689c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801689e:	4618      	mov	r0, r3
 80168a0:	3708      	adds	r7, #8
 80168a2:	46bd      	mov	sp, r7
 80168a4:	bd80      	pop	{r7, pc}
 80168a6:	bf00      	nop
 80168a8:	20002b40 	.word	0x20002b40

080168ac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80168ac:	b580      	push	{r7, lr}
 80168ae:	b084      	sub	sp, #16
 80168b0:	af00      	add	r7, sp, #0
 80168b2:	6078      	str	r0, [r7, #4]
 80168b4:	460b      	mov	r3, r1
 80168b6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80168b8:	2300      	movs	r3, #0
 80168ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80168bc:	4b0d      	ldr	r3, [pc, #52]	@ (80168f4 <CDC_Transmit_FS+0x48>)
 80168be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80168c2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80168c4:	68bb      	ldr	r3, [r7, #8]
 80168c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d001      	beq.n	80168d2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80168ce:	2301      	movs	r3, #1
 80168d0:	e00b      	b.n	80168ea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80168d2:	887b      	ldrh	r3, [r7, #2]
 80168d4:	461a      	mov	r2, r3
 80168d6:	6879      	ldr	r1, [r7, #4]
 80168d8:	4806      	ldr	r0, [pc, #24]	@ (80168f4 <CDC_Transmit_FS+0x48>)
 80168da:	f7fb fd10 	bl	80122fe <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80168de:	4805      	ldr	r0, [pc, #20]	@ (80168f4 <CDC_Transmit_FS+0x48>)
 80168e0:	f7fb fd44 	bl	801236c <USBD_CDC_TransmitPacket>
 80168e4:	4603      	mov	r3, r0
 80168e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80168e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80168ea:	4618      	mov	r0, r3
 80168ec:	3710      	adds	r7, #16
 80168ee:	46bd      	mov	sp, r7
 80168f0:	bd80      	pop	{r7, pc}
 80168f2:	bf00      	nop
 80168f4:	20002b40 	.word	0x20002b40

080168f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80168f8:	b480      	push	{r7}
 80168fa:	b087      	sub	sp, #28
 80168fc:	af00      	add	r7, sp, #0
 80168fe:	60f8      	str	r0, [r7, #12]
 8016900:	60b9      	str	r1, [r7, #8]
 8016902:	4613      	mov	r3, r2
 8016904:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016906:	2300      	movs	r3, #0
 8016908:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801690a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801690e:	4618      	mov	r0, r3
 8016910:	371c      	adds	r7, #28
 8016912:	46bd      	mov	sp, r7
 8016914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016918:	4770      	bx	lr
	...

0801691c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801691c:	b480      	push	{r7}
 801691e:	b083      	sub	sp, #12
 8016920:	af00      	add	r7, sp, #0
 8016922:	4603      	mov	r3, r0
 8016924:	6039      	str	r1, [r7, #0]
 8016926:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8016928:	683b      	ldr	r3, [r7, #0]
 801692a:	2212      	movs	r2, #18
 801692c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801692e:	4b03      	ldr	r3, [pc, #12]	@ (801693c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8016930:	4618      	mov	r0, r3
 8016932:	370c      	adds	r7, #12
 8016934:	46bd      	mov	sp, r7
 8016936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801693a:	4770      	bx	lr
 801693c:	2000016c 	.word	0x2000016c

08016940 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016940:	b480      	push	{r7}
 8016942:	b083      	sub	sp, #12
 8016944:	af00      	add	r7, sp, #0
 8016946:	4603      	mov	r3, r0
 8016948:	6039      	str	r1, [r7, #0]
 801694a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801694c:	683b      	ldr	r3, [r7, #0]
 801694e:	2204      	movs	r2, #4
 8016950:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016952:	4b03      	ldr	r3, [pc, #12]	@ (8016960 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8016954:	4618      	mov	r0, r3
 8016956:	370c      	adds	r7, #12
 8016958:	46bd      	mov	sp, r7
 801695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801695e:	4770      	bx	lr
 8016960:	20000180 	.word	0x20000180

08016964 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016964:	b580      	push	{r7, lr}
 8016966:	b082      	sub	sp, #8
 8016968:	af00      	add	r7, sp, #0
 801696a:	4603      	mov	r3, r0
 801696c:	6039      	str	r1, [r7, #0]
 801696e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016970:	79fb      	ldrb	r3, [r7, #7]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d105      	bne.n	8016982 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016976:	683a      	ldr	r2, [r7, #0]
 8016978:	4907      	ldr	r1, [pc, #28]	@ (8016998 <USBD_CDC_ProductStrDescriptor+0x34>)
 801697a:	4808      	ldr	r0, [pc, #32]	@ (801699c <USBD_CDC_ProductStrDescriptor+0x38>)
 801697c:	f7fc fd91 	bl	80134a2 <USBD_GetString>
 8016980:	e004      	b.n	801698c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016982:	683a      	ldr	r2, [r7, #0]
 8016984:	4904      	ldr	r1, [pc, #16]	@ (8016998 <USBD_CDC_ProductStrDescriptor+0x34>)
 8016986:	4805      	ldr	r0, [pc, #20]	@ (801699c <USBD_CDC_ProductStrDescriptor+0x38>)
 8016988:	f7fc fd8b 	bl	80134a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 801698c:	4b02      	ldr	r3, [pc, #8]	@ (8016998 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801698e:	4618      	mov	r0, r3
 8016990:	3708      	adds	r7, #8
 8016992:	46bd      	mov	sp, r7
 8016994:	bd80      	pop	{r7, pc}
 8016996:	bf00      	nop
 8016998:	20003610 	.word	0x20003610
 801699c:	0801a234 	.word	0x0801a234

080169a0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169a0:	b580      	push	{r7, lr}
 80169a2:	b082      	sub	sp, #8
 80169a4:	af00      	add	r7, sp, #0
 80169a6:	4603      	mov	r3, r0
 80169a8:	6039      	str	r1, [r7, #0]
 80169aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80169ac:	683a      	ldr	r2, [r7, #0]
 80169ae:	4904      	ldr	r1, [pc, #16]	@ (80169c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80169b0:	4804      	ldr	r0, [pc, #16]	@ (80169c4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80169b2:	f7fc fd76 	bl	80134a2 <USBD_GetString>
  return USBD_StrDesc;
 80169b6:	4b02      	ldr	r3, [pc, #8]	@ (80169c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80169b8:	4618      	mov	r0, r3
 80169ba:	3708      	adds	r7, #8
 80169bc:	46bd      	mov	sp, r7
 80169be:	bd80      	pop	{r7, pc}
 80169c0:	20003610 	.word	0x20003610
 80169c4:	0801a24c 	.word	0x0801a24c

080169c8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169c8:	b580      	push	{r7, lr}
 80169ca:	b082      	sub	sp, #8
 80169cc:	af00      	add	r7, sp, #0
 80169ce:	4603      	mov	r3, r0
 80169d0:	6039      	str	r1, [r7, #0]
 80169d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80169d4:	683b      	ldr	r3, [r7, #0]
 80169d6:	221a      	movs	r2, #26
 80169d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80169da:	f000 f843 	bl	8016a64 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80169de:	4b02      	ldr	r3, [pc, #8]	@ (80169e8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80169e0:	4618      	mov	r0, r3
 80169e2:	3708      	adds	r7, #8
 80169e4:	46bd      	mov	sp, r7
 80169e6:	bd80      	pop	{r7, pc}
 80169e8:	20000184 	.word	0x20000184

080169ec <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169ec:	b580      	push	{r7, lr}
 80169ee:	b082      	sub	sp, #8
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	4603      	mov	r3, r0
 80169f4:	6039      	str	r1, [r7, #0]
 80169f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80169f8:	79fb      	ldrb	r3, [r7, #7]
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	d105      	bne.n	8016a0a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80169fe:	683a      	ldr	r2, [r7, #0]
 8016a00:	4907      	ldr	r1, [pc, #28]	@ (8016a20 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016a02:	4808      	ldr	r0, [pc, #32]	@ (8016a24 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016a04:	f7fc fd4d 	bl	80134a2 <USBD_GetString>
 8016a08:	e004      	b.n	8016a14 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016a0a:	683a      	ldr	r2, [r7, #0]
 8016a0c:	4904      	ldr	r1, [pc, #16]	@ (8016a20 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016a0e:	4805      	ldr	r0, [pc, #20]	@ (8016a24 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016a10:	f7fc fd47 	bl	80134a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016a14:	4b02      	ldr	r3, [pc, #8]	@ (8016a20 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8016a16:	4618      	mov	r0, r3
 8016a18:	3708      	adds	r7, #8
 8016a1a:	46bd      	mov	sp, r7
 8016a1c:	bd80      	pop	{r7, pc}
 8016a1e:	bf00      	nop
 8016a20:	20003610 	.word	0x20003610
 8016a24:	0801a260 	.word	0x0801a260

08016a28 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a28:	b580      	push	{r7, lr}
 8016a2a:	b082      	sub	sp, #8
 8016a2c:	af00      	add	r7, sp, #0
 8016a2e:	4603      	mov	r3, r0
 8016a30:	6039      	str	r1, [r7, #0]
 8016a32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016a34:	79fb      	ldrb	r3, [r7, #7]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d105      	bne.n	8016a46 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016a3a:	683a      	ldr	r2, [r7, #0]
 8016a3c:	4907      	ldr	r1, [pc, #28]	@ (8016a5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016a3e:	4808      	ldr	r0, [pc, #32]	@ (8016a60 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016a40:	f7fc fd2f 	bl	80134a2 <USBD_GetString>
 8016a44:	e004      	b.n	8016a50 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016a46:	683a      	ldr	r2, [r7, #0]
 8016a48:	4904      	ldr	r1, [pc, #16]	@ (8016a5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016a4a:	4805      	ldr	r0, [pc, #20]	@ (8016a60 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016a4c:	f7fc fd29 	bl	80134a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016a50:	4b02      	ldr	r3, [pc, #8]	@ (8016a5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8016a52:	4618      	mov	r0, r3
 8016a54:	3708      	adds	r7, #8
 8016a56:	46bd      	mov	sp, r7
 8016a58:	bd80      	pop	{r7, pc}
 8016a5a:	bf00      	nop
 8016a5c:	20003610 	.word	0x20003610
 8016a60:	0801a26c 	.word	0x0801a26c

08016a64 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016a64:	b580      	push	{r7, lr}
 8016a66:	b084      	sub	sp, #16
 8016a68:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8016aa8 <Get_SerialNum+0x44>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016a70:	4b0e      	ldr	r3, [pc, #56]	@ (8016aac <Get_SerialNum+0x48>)
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016a76:	4b0e      	ldr	r3, [pc, #56]	@ (8016ab0 <Get_SerialNum+0x4c>)
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016a7c:	68fa      	ldr	r2, [r7, #12]
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	4413      	add	r3, r2
 8016a82:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d009      	beq.n	8016a9e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016a8a:	2208      	movs	r2, #8
 8016a8c:	4909      	ldr	r1, [pc, #36]	@ (8016ab4 <Get_SerialNum+0x50>)
 8016a8e:	68f8      	ldr	r0, [r7, #12]
 8016a90:	f000 f814 	bl	8016abc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016a94:	2204      	movs	r2, #4
 8016a96:	4908      	ldr	r1, [pc, #32]	@ (8016ab8 <Get_SerialNum+0x54>)
 8016a98:	68b8      	ldr	r0, [r7, #8]
 8016a9a:	f000 f80f 	bl	8016abc <IntToUnicode>
  }
}
 8016a9e:	bf00      	nop
 8016aa0:	3710      	adds	r7, #16
 8016aa2:	46bd      	mov	sp, r7
 8016aa4:	bd80      	pop	{r7, pc}
 8016aa6:	bf00      	nop
 8016aa8:	1fff7590 	.word	0x1fff7590
 8016aac:	1fff7594 	.word	0x1fff7594
 8016ab0:	1fff7598 	.word	0x1fff7598
 8016ab4:	20000186 	.word	0x20000186
 8016ab8:	20000196 	.word	0x20000196

08016abc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016abc:	b480      	push	{r7}
 8016abe:	b087      	sub	sp, #28
 8016ac0:	af00      	add	r7, sp, #0
 8016ac2:	60f8      	str	r0, [r7, #12]
 8016ac4:	60b9      	str	r1, [r7, #8]
 8016ac6:	4613      	mov	r3, r2
 8016ac8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016aca:	2300      	movs	r3, #0
 8016acc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016ace:	2300      	movs	r3, #0
 8016ad0:	75fb      	strb	r3, [r7, #23]
 8016ad2:	e027      	b.n	8016b24 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016ad4:	68fb      	ldr	r3, [r7, #12]
 8016ad6:	0f1b      	lsrs	r3, r3, #28
 8016ad8:	2b09      	cmp	r3, #9
 8016ada:	d80b      	bhi.n	8016af4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	0f1b      	lsrs	r3, r3, #28
 8016ae0:	b2da      	uxtb	r2, r3
 8016ae2:	7dfb      	ldrb	r3, [r7, #23]
 8016ae4:	005b      	lsls	r3, r3, #1
 8016ae6:	4619      	mov	r1, r3
 8016ae8:	68bb      	ldr	r3, [r7, #8]
 8016aea:	440b      	add	r3, r1
 8016aec:	3230      	adds	r2, #48	@ 0x30
 8016aee:	b2d2      	uxtb	r2, r2
 8016af0:	701a      	strb	r2, [r3, #0]
 8016af2:	e00a      	b.n	8016b0a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	0f1b      	lsrs	r3, r3, #28
 8016af8:	b2da      	uxtb	r2, r3
 8016afa:	7dfb      	ldrb	r3, [r7, #23]
 8016afc:	005b      	lsls	r3, r3, #1
 8016afe:	4619      	mov	r1, r3
 8016b00:	68bb      	ldr	r3, [r7, #8]
 8016b02:	440b      	add	r3, r1
 8016b04:	3237      	adds	r2, #55	@ 0x37
 8016b06:	b2d2      	uxtb	r2, r2
 8016b08:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016b0a:	68fb      	ldr	r3, [r7, #12]
 8016b0c:	011b      	lsls	r3, r3, #4
 8016b0e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016b10:	7dfb      	ldrb	r3, [r7, #23]
 8016b12:	005b      	lsls	r3, r3, #1
 8016b14:	3301      	adds	r3, #1
 8016b16:	68ba      	ldr	r2, [r7, #8]
 8016b18:	4413      	add	r3, r2
 8016b1a:	2200      	movs	r2, #0
 8016b1c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016b1e:	7dfb      	ldrb	r3, [r7, #23]
 8016b20:	3301      	adds	r3, #1
 8016b22:	75fb      	strb	r3, [r7, #23]
 8016b24:	7dfa      	ldrb	r2, [r7, #23]
 8016b26:	79fb      	ldrb	r3, [r7, #7]
 8016b28:	429a      	cmp	r2, r3
 8016b2a:	d3d3      	bcc.n	8016ad4 <IntToUnicode+0x18>
  }
}
 8016b2c:	bf00      	nop
 8016b2e:	bf00      	nop
 8016b30:	371c      	adds	r7, #28
 8016b32:	46bd      	mov	sp, r7
 8016b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b38:	4770      	bx	lr
	...

08016b3c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b3c:	b580      	push	{r7, lr}
 8016b3e:	b094      	sub	sp, #80	@ 0x50
 8016b40:	af00      	add	r7, sp, #0
 8016b42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8016b44:	f107 030c 	add.w	r3, r7, #12
 8016b48:	2244      	movs	r2, #68	@ 0x44
 8016b4a:	2100      	movs	r1, #0
 8016b4c:	4618      	mov	r0, r3
 8016b4e:	f001 f8c6 	bl	8017cde <memset>
  if(pcdHandle->Instance==USB)
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	681b      	ldr	r3, [r3, #0]
 8016b56:	4a15      	ldr	r2, [pc, #84]	@ (8016bac <HAL_PCD_MspInit+0x70>)
 8016b58:	4293      	cmp	r3, r2
 8016b5a:	d123      	bne.n	8016ba4 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016b5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016b60:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8016b62:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8016b66:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8016b68:	f107 030c 	add.w	r3, r7, #12
 8016b6c:	4618      	mov	r0, r3
 8016b6e:	f7f6 fd83 	bl	800d678 <HAL_RCCEx_PeriphCLKConfig>
 8016b72:	4603      	mov	r3, r0
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d001      	beq.n	8016b7c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8016b78:	f7ed fa54 	bl	8004024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8016b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8016bb0 <HAL_PCD_MspInit+0x74>)
 8016b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016b80:	4a0b      	ldr	r2, [pc, #44]	@ (8016bb0 <HAL_PCD_MspInit+0x74>)
 8016b82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8016b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8016b88:	4b09      	ldr	r3, [pc, #36]	@ (8016bb0 <HAL_PCD_MspInit+0x74>)
 8016b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016b8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016b90:	60bb      	str	r3, [r7, #8]
 8016b92:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8016b94:	2200      	movs	r2, #0
 8016b96:	2100      	movs	r1, #0
 8016b98:	2014      	movs	r0, #20
 8016b9a:	f7f2 fbac 	bl	80092f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8016b9e:	2014      	movs	r0, #20
 8016ba0:	f7f2 fbc3 	bl	800932a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8016ba4:	bf00      	nop
 8016ba6:	3750      	adds	r7, #80	@ 0x50
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	bd80      	pop	{r7, pc}
 8016bac:	40005c00 	.word	0x40005c00
 8016bb0:	40021000 	.word	0x40021000

08016bb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b082      	sub	sp, #8
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8016bc8:	4619      	mov	r1, r3
 8016bca:	4610      	mov	r0, r2
 8016bcc:	f7fb fcca 	bl	8012564 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8016bd0:	bf00      	nop
 8016bd2:	3708      	adds	r7, #8
 8016bd4:	46bd      	mov	sp, r7
 8016bd6:	bd80      	pop	{r7, pc}

08016bd8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016bd8:	b580      	push	{r7, lr}
 8016bda:	b082      	sub	sp, #8
 8016bdc:	af00      	add	r7, sp, #0
 8016bde:	6078      	str	r0, [r7, #4]
 8016be0:	460b      	mov	r3, r1
 8016be2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016bea:	78fa      	ldrb	r2, [r7, #3]
 8016bec:	6879      	ldr	r1, [r7, #4]
 8016bee:	4613      	mov	r3, r2
 8016bf0:	009b      	lsls	r3, r3, #2
 8016bf2:	4413      	add	r3, r2
 8016bf4:	00db      	lsls	r3, r3, #3
 8016bf6:	440b      	add	r3, r1
 8016bf8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016bfc:	681a      	ldr	r2, [r3, #0]
 8016bfe:	78fb      	ldrb	r3, [r7, #3]
 8016c00:	4619      	mov	r1, r3
 8016c02:	f7fb fd04 	bl	801260e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8016c06:	bf00      	nop
 8016c08:	3708      	adds	r7, #8
 8016c0a:	46bd      	mov	sp, r7
 8016c0c:	bd80      	pop	{r7, pc}

08016c0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c0e:	b580      	push	{r7, lr}
 8016c10:	b082      	sub	sp, #8
 8016c12:	af00      	add	r7, sp, #0
 8016c14:	6078      	str	r0, [r7, #4]
 8016c16:	460b      	mov	r3, r1
 8016c18:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016c20:	78fa      	ldrb	r2, [r7, #3]
 8016c22:	6879      	ldr	r1, [r7, #4]
 8016c24:	4613      	mov	r3, r2
 8016c26:	009b      	lsls	r3, r3, #2
 8016c28:	4413      	add	r3, r2
 8016c2a:	00db      	lsls	r3, r3, #3
 8016c2c:	440b      	add	r3, r1
 8016c2e:	3324      	adds	r3, #36	@ 0x24
 8016c30:	681a      	ldr	r2, [r3, #0]
 8016c32:	78fb      	ldrb	r3, [r7, #3]
 8016c34:	4619      	mov	r1, r3
 8016c36:	f7fb fd4d 	bl	80126d4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8016c3a:	bf00      	nop
 8016c3c:	3708      	adds	r7, #8
 8016c3e:	46bd      	mov	sp, r7
 8016c40:	bd80      	pop	{r7, pc}

08016c42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c42:	b580      	push	{r7, lr}
 8016c44:	b082      	sub	sp, #8
 8016c46:	af00      	add	r7, sp, #0
 8016c48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016c50:	4618      	mov	r0, r3
 8016c52:	f7fb fe61 	bl	8012918 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8016c56:	bf00      	nop
 8016c58:	3708      	adds	r7, #8
 8016c5a:	46bd      	mov	sp, r7
 8016c5c:	bd80      	pop	{r7, pc}

08016c5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c5e:	b580      	push	{r7, lr}
 8016c60:	b084      	sub	sp, #16
 8016c62:	af00      	add	r7, sp, #0
 8016c64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016c66:	2301      	movs	r3, #1
 8016c68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	795b      	ldrb	r3, [r3, #5]
 8016c6e:	2b02      	cmp	r3, #2
 8016c70:	d001      	beq.n	8016c76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8016c72:	f7ed f9d7 	bl	8004024 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016c7c:	7bfa      	ldrb	r2, [r7, #15]
 8016c7e:	4611      	mov	r1, r2
 8016c80:	4618      	mov	r0, r3
 8016c82:	f7fb fe0b 	bl	801289c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016c8c:	4618      	mov	r0, r3
 8016c8e:	f7fb fdb7 	bl	8012800 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8016c92:	bf00      	nop
 8016c94:	3710      	adds	r7, #16
 8016c96:	46bd      	mov	sp, r7
 8016c98:	bd80      	pop	{r7, pc}
	...

08016c9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c9c:	b580      	push	{r7, lr}
 8016c9e:	b082      	sub	sp, #8
 8016ca0:	af00      	add	r7, sp, #0
 8016ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016caa:	4618      	mov	r0, r3
 8016cac:	f7fb fe06 	bl	80128bc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	7a5b      	ldrb	r3, [r3, #9]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d005      	beq.n	8016cc4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016cb8:	4b04      	ldr	r3, [pc, #16]	@ (8016ccc <HAL_PCD_SuspendCallback+0x30>)
 8016cba:	691b      	ldr	r3, [r3, #16]
 8016cbc:	4a03      	ldr	r2, [pc, #12]	@ (8016ccc <HAL_PCD_SuspendCallback+0x30>)
 8016cbe:	f043 0306 	orr.w	r3, r3, #6
 8016cc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8016cc4:	bf00      	nop
 8016cc6:	3708      	adds	r7, #8
 8016cc8:	46bd      	mov	sp, r7
 8016cca:	bd80      	pop	{r7, pc}
 8016ccc:	e000ed00 	.word	0xe000ed00

08016cd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016cd0:	b580      	push	{r7, lr}
 8016cd2:	b082      	sub	sp, #8
 8016cd4:	af00      	add	r7, sp, #0
 8016cd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	7a5b      	ldrb	r3, [r3, #9]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d007      	beq.n	8016cf0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016ce0:	4b08      	ldr	r3, [pc, #32]	@ (8016d04 <HAL_PCD_ResumeCallback+0x34>)
 8016ce2:	691b      	ldr	r3, [r3, #16]
 8016ce4:	4a07      	ldr	r2, [pc, #28]	@ (8016d04 <HAL_PCD_ResumeCallback+0x34>)
 8016ce6:	f023 0306 	bic.w	r3, r3, #6
 8016cea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8016cec:	f000 f9f8 	bl	80170e0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016cf6:	4618      	mov	r0, r3
 8016cf8:	f7fb fdf6 	bl	80128e8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8016cfc:	bf00      	nop
 8016cfe:	3708      	adds	r7, #8
 8016d00:	46bd      	mov	sp, r7
 8016d02:	bd80      	pop	{r7, pc}
 8016d04:	e000ed00 	.word	0xe000ed00

08016d08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016d08:	b580      	push	{r7, lr}
 8016d0a:	b082      	sub	sp, #8
 8016d0c:	af00      	add	r7, sp, #0
 8016d0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8016d10:	4a2b      	ldr	r2, [pc, #172]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	4a29      	ldr	r2, [pc, #164]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d1c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8016d20:	4b27      	ldr	r3, [pc, #156]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d22:	4a28      	ldr	r2, [pc, #160]	@ (8016dc4 <USBD_LL_Init+0xbc>)
 8016d24:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8016d26:	4b26      	ldr	r3, [pc, #152]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d28:	2208      	movs	r2, #8
 8016d2a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8016d2c:	4b24      	ldr	r3, [pc, #144]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d2e:	2202      	movs	r2, #2
 8016d30:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8016d32:	4b23      	ldr	r3, [pc, #140]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d34:	2202      	movs	r2, #2
 8016d36:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8016d38:	4b21      	ldr	r3, [pc, #132]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d3a:	2200      	movs	r2, #0
 8016d3c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8016d3e:	4b20      	ldr	r3, [pc, #128]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d40:	2200      	movs	r2, #0
 8016d42:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8016d44:	4b1e      	ldr	r3, [pc, #120]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d46:	2200      	movs	r2, #0
 8016d48:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8016d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d4c:	2200      	movs	r2, #0
 8016d4e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8016d50:	481b      	ldr	r0, [pc, #108]	@ (8016dc0 <USBD_LL_Init+0xb8>)
 8016d52:	f7f4 f9ae 	bl	800b0b2 <HAL_PCD_Init>
 8016d56:	4603      	mov	r3, r0
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d001      	beq.n	8016d60 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8016d5c:	f7ed f962 	bl	8004024 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016d66:	2318      	movs	r3, #24
 8016d68:	2200      	movs	r2, #0
 8016d6a:	2100      	movs	r1, #0
 8016d6c:	f7f5 fe35 	bl	800c9da <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016d76:	2358      	movs	r3, #88	@ 0x58
 8016d78:	2200      	movs	r2, #0
 8016d7a:	2180      	movs	r1, #128	@ 0x80
 8016d7c:	f7f5 fe2d 	bl	800c9da <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016d86:	23c0      	movs	r3, #192	@ 0xc0
 8016d88:	2200      	movs	r2, #0
 8016d8a:	2181      	movs	r1, #129	@ 0x81
 8016d8c:	f7f5 fe25 	bl	800c9da <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016d96:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	2101      	movs	r1, #1
 8016d9e:	f7f5 fe1c 	bl	800c9da <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8016da2:	687b      	ldr	r3, [r7, #4]
 8016da4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016da8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016dac:	2200      	movs	r2, #0
 8016dae:	2182      	movs	r1, #130	@ 0x82
 8016db0:	f7f5 fe13 	bl	800c9da <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8016db4:	2300      	movs	r3, #0
}
 8016db6:	4618      	mov	r0, r3
 8016db8:	3708      	adds	r7, #8
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	bd80      	pop	{r7, pc}
 8016dbe:	bf00      	nop
 8016dc0:	20003810 	.word	0x20003810
 8016dc4:	40005c00 	.word	0x40005c00

08016dc8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016dc8:	b580      	push	{r7, lr}
 8016dca:	b084      	sub	sp, #16
 8016dcc:	af00      	add	r7, sp, #0
 8016dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016dd4:	2300      	movs	r3, #0
 8016dd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016dde:	4618      	mov	r0, r3
 8016de0:	f7f4 fa35 	bl	800b24e <HAL_PCD_Start>
 8016de4:	4603      	mov	r3, r0
 8016de6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016de8:	7bfb      	ldrb	r3, [r7, #15]
 8016dea:	4618      	mov	r0, r3
 8016dec:	f000 f97e 	bl	80170ec <USBD_Get_USB_Status>
 8016df0:	4603      	mov	r3, r0
 8016df2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016df4:	7bbb      	ldrb	r3, [r7, #14]
}
 8016df6:	4618      	mov	r0, r3
 8016df8:	3710      	adds	r7, #16
 8016dfa:	46bd      	mov	sp, r7
 8016dfc:	bd80      	pop	{r7, pc}

08016dfe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016dfe:	b580      	push	{r7, lr}
 8016e00:	b084      	sub	sp, #16
 8016e02:	af00      	add	r7, sp, #0
 8016e04:	6078      	str	r0, [r7, #4]
 8016e06:	4608      	mov	r0, r1
 8016e08:	4611      	mov	r1, r2
 8016e0a:	461a      	mov	r2, r3
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	70fb      	strb	r3, [r7, #3]
 8016e10:	460b      	mov	r3, r1
 8016e12:	70bb      	strb	r3, [r7, #2]
 8016e14:	4613      	mov	r3, r2
 8016e16:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e18:	2300      	movs	r3, #0
 8016e1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e1c:	2300      	movs	r3, #0
 8016e1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016e26:	78bb      	ldrb	r3, [r7, #2]
 8016e28:	883a      	ldrh	r2, [r7, #0]
 8016e2a:	78f9      	ldrb	r1, [r7, #3]
 8016e2c:	f7f4 fb7c 	bl	800b528 <HAL_PCD_EP_Open>
 8016e30:	4603      	mov	r3, r0
 8016e32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e34:	7bfb      	ldrb	r3, [r7, #15]
 8016e36:	4618      	mov	r0, r3
 8016e38:	f000 f958 	bl	80170ec <USBD_Get_USB_Status>
 8016e3c:	4603      	mov	r3, r0
 8016e3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e40:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e42:	4618      	mov	r0, r3
 8016e44:	3710      	adds	r7, #16
 8016e46:	46bd      	mov	sp, r7
 8016e48:	bd80      	pop	{r7, pc}

08016e4a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e4a:	b580      	push	{r7, lr}
 8016e4c:	b084      	sub	sp, #16
 8016e4e:	af00      	add	r7, sp, #0
 8016e50:	6078      	str	r0, [r7, #4]
 8016e52:	460b      	mov	r3, r1
 8016e54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e56:	2300      	movs	r3, #0
 8016e58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e5a:	2300      	movs	r3, #0
 8016e5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016e64:	78fa      	ldrb	r2, [r7, #3]
 8016e66:	4611      	mov	r1, r2
 8016e68:	4618      	mov	r0, r3
 8016e6a:	f7f4 fbbc 	bl	800b5e6 <HAL_PCD_EP_Close>
 8016e6e:	4603      	mov	r3, r0
 8016e70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e72:	7bfb      	ldrb	r3, [r7, #15]
 8016e74:	4618      	mov	r0, r3
 8016e76:	f000 f939 	bl	80170ec <USBD_Get_USB_Status>
 8016e7a:	4603      	mov	r3, r0
 8016e7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e80:	4618      	mov	r0, r3
 8016e82:	3710      	adds	r7, #16
 8016e84:	46bd      	mov	sp, r7
 8016e86:	bd80      	pop	{r7, pc}

08016e88 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e88:	b580      	push	{r7, lr}
 8016e8a:	b084      	sub	sp, #16
 8016e8c:	af00      	add	r7, sp, #0
 8016e8e:	6078      	str	r0, [r7, #4]
 8016e90:	460b      	mov	r3, r1
 8016e92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e94:	2300      	movs	r3, #0
 8016e96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e98:	2300      	movs	r3, #0
 8016e9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016ea2:	78fa      	ldrb	r2, [r7, #3]
 8016ea4:	4611      	mov	r1, r2
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	f7f4 fc65 	bl	800b776 <HAL_PCD_EP_SetStall>
 8016eac:	4603      	mov	r3, r0
 8016eae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016eb0:	7bfb      	ldrb	r3, [r7, #15]
 8016eb2:	4618      	mov	r0, r3
 8016eb4:	f000 f91a 	bl	80170ec <USBD_Get_USB_Status>
 8016eb8:	4603      	mov	r3, r0
 8016eba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016ebc:	7bbb      	ldrb	r3, [r7, #14]
}
 8016ebe:	4618      	mov	r0, r3
 8016ec0:	3710      	adds	r7, #16
 8016ec2:	46bd      	mov	sp, r7
 8016ec4:	bd80      	pop	{r7, pc}

08016ec6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016ec6:	b580      	push	{r7, lr}
 8016ec8:	b084      	sub	sp, #16
 8016eca:	af00      	add	r7, sp, #0
 8016ecc:	6078      	str	r0, [r7, #4]
 8016ece:	460b      	mov	r3, r1
 8016ed0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ed2:	2300      	movs	r3, #0
 8016ed4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016ed6:	2300      	movs	r3, #0
 8016ed8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016ee0:	78fa      	ldrb	r2, [r7, #3]
 8016ee2:	4611      	mov	r1, r2
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f7f4 fc98 	bl	800b81a <HAL_PCD_EP_ClrStall>
 8016eea:	4603      	mov	r3, r0
 8016eec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016eee:	7bfb      	ldrb	r3, [r7, #15]
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	f000 f8fb 	bl	80170ec <USBD_Get_USB_Status>
 8016ef6:	4603      	mov	r3, r0
 8016ef8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016efa:	7bbb      	ldrb	r3, [r7, #14]
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	3710      	adds	r7, #16
 8016f00:	46bd      	mov	sp, r7
 8016f02:	bd80      	pop	{r7, pc}

08016f04 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f04:	b480      	push	{r7}
 8016f06:	b085      	sub	sp, #20
 8016f08:	af00      	add	r7, sp, #0
 8016f0a:	6078      	str	r0, [r7, #4]
 8016f0c:	460b      	mov	r3, r1
 8016f0e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016f16:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016f1c:	2b00      	cmp	r3, #0
 8016f1e:	da0b      	bge.n	8016f38 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016f20:	78fb      	ldrb	r3, [r7, #3]
 8016f22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016f26:	68f9      	ldr	r1, [r7, #12]
 8016f28:	4613      	mov	r3, r2
 8016f2a:	009b      	lsls	r3, r3, #2
 8016f2c:	4413      	add	r3, r2
 8016f2e:	00db      	lsls	r3, r3, #3
 8016f30:	440b      	add	r3, r1
 8016f32:	3312      	adds	r3, #18
 8016f34:	781b      	ldrb	r3, [r3, #0]
 8016f36:	e00b      	b.n	8016f50 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016f38:	78fb      	ldrb	r3, [r7, #3]
 8016f3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016f3e:	68f9      	ldr	r1, [r7, #12]
 8016f40:	4613      	mov	r3, r2
 8016f42:	009b      	lsls	r3, r3, #2
 8016f44:	4413      	add	r3, r2
 8016f46:	00db      	lsls	r3, r3, #3
 8016f48:	440b      	add	r3, r1
 8016f4a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8016f4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016f50:	4618      	mov	r0, r3
 8016f52:	3714      	adds	r7, #20
 8016f54:	46bd      	mov	sp, r7
 8016f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f5a:	4770      	bx	lr

08016f5c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b084      	sub	sp, #16
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	6078      	str	r0, [r7, #4]
 8016f64:	460b      	mov	r3, r1
 8016f66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f68:	2300      	movs	r3, #0
 8016f6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f6c:	2300      	movs	r3, #0
 8016f6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016f76:	78fa      	ldrb	r2, [r7, #3]
 8016f78:	4611      	mov	r1, r2
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	f7f4 fab0 	bl	800b4e0 <HAL_PCD_SetAddress>
 8016f80:	4603      	mov	r3, r0
 8016f82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f84:	7bfb      	ldrb	r3, [r7, #15]
 8016f86:	4618      	mov	r0, r3
 8016f88:	f000 f8b0 	bl	80170ec <USBD_Get_USB_Status>
 8016f8c:	4603      	mov	r3, r0
 8016f8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016f90:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f92:	4618      	mov	r0, r3
 8016f94:	3710      	adds	r7, #16
 8016f96:	46bd      	mov	sp, r7
 8016f98:	bd80      	pop	{r7, pc}

08016f9a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016f9a:	b580      	push	{r7, lr}
 8016f9c:	b086      	sub	sp, #24
 8016f9e:	af00      	add	r7, sp, #0
 8016fa0:	60f8      	str	r0, [r7, #12]
 8016fa2:	607a      	str	r2, [r7, #4]
 8016fa4:	603b      	str	r3, [r7, #0]
 8016fa6:	460b      	mov	r3, r1
 8016fa8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016faa:	2300      	movs	r3, #0
 8016fac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fae:	2300      	movs	r3, #0
 8016fb0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016fb8:	7af9      	ldrb	r1, [r7, #11]
 8016fba:	683b      	ldr	r3, [r7, #0]
 8016fbc:	687a      	ldr	r2, [r7, #4]
 8016fbe:	f7f4 fba3 	bl	800b708 <HAL_PCD_EP_Transmit>
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016fc6:	7dfb      	ldrb	r3, [r7, #23]
 8016fc8:	4618      	mov	r0, r3
 8016fca:	f000 f88f 	bl	80170ec <USBD_Get_USB_Status>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016fd2:	7dbb      	ldrb	r3, [r7, #22]
}
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	3718      	adds	r7, #24
 8016fd8:	46bd      	mov	sp, r7
 8016fda:	bd80      	pop	{r7, pc}

08016fdc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b086      	sub	sp, #24
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	60f8      	str	r0, [r7, #12]
 8016fe4:	607a      	str	r2, [r7, #4]
 8016fe6:	603b      	str	r3, [r7, #0]
 8016fe8:	460b      	mov	r3, r1
 8016fea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016fec:	2300      	movs	r3, #0
 8016fee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016ff4:	68fb      	ldr	r3, [r7, #12]
 8016ff6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016ffa:	7af9      	ldrb	r1, [r7, #11]
 8016ffc:	683b      	ldr	r3, [r7, #0]
 8016ffe:	687a      	ldr	r2, [r7, #4]
 8017000:	f7f4 fb39 	bl	800b676 <HAL_PCD_EP_Receive>
 8017004:	4603      	mov	r3, r0
 8017006:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017008:	7dfb      	ldrb	r3, [r7, #23]
 801700a:	4618      	mov	r0, r3
 801700c:	f000 f86e 	bl	80170ec <USBD_Get_USB_Status>
 8017010:	4603      	mov	r3, r0
 8017012:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017014:	7dbb      	ldrb	r3, [r7, #22]
}
 8017016:	4618      	mov	r0, r3
 8017018:	3718      	adds	r7, #24
 801701a:	46bd      	mov	sp, r7
 801701c:	bd80      	pop	{r7, pc}

0801701e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801701e:	b580      	push	{r7, lr}
 8017020:	b082      	sub	sp, #8
 8017022:	af00      	add	r7, sp, #0
 8017024:	6078      	str	r0, [r7, #4]
 8017026:	460b      	mov	r3, r1
 8017028:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017030:	78fa      	ldrb	r2, [r7, #3]
 8017032:	4611      	mov	r1, r2
 8017034:	4618      	mov	r0, r3
 8017036:	f7f4 fb4f 	bl	800b6d8 <HAL_PCD_EP_GetRxCount>
 801703a:	4603      	mov	r3, r0
}
 801703c:	4618      	mov	r0, r3
 801703e:	3708      	adds	r7, #8
 8017040:	46bd      	mov	sp, r7
 8017042:	bd80      	pop	{r7, pc}

08017044 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017044:	b580      	push	{r7, lr}
 8017046:	b082      	sub	sp, #8
 8017048:	af00      	add	r7, sp, #0
 801704a:	6078      	str	r0, [r7, #4]
 801704c:	460b      	mov	r3, r1
 801704e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017050:	78fb      	ldrb	r3, [r7, #3]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d002      	beq.n	801705c <HAL_PCDEx_LPM_Callback+0x18>
 8017056:	2b01      	cmp	r3, #1
 8017058:	d013      	beq.n	8017082 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801705a:	e023      	b.n	80170a4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	7a5b      	ldrb	r3, [r3, #9]
 8017060:	2b00      	cmp	r3, #0
 8017062:	d007      	beq.n	8017074 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017064:	f000 f83c 	bl	80170e0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017068:	4b10      	ldr	r3, [pc, #64]	@ (80170ac <HAL_PCDEx_LPM_Callback+0x68>)
 801706a:	691b      	ldr	r3, [r3, #16]
 801706c:	4a0f      	ldr	r2, [pc, #60]	@ (80170ac <HAL_PCDEx_LPM_Callback+0x68>)
 801706e:	f023 0306 	bic.w	r3, r3, #6
 8017072:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801707a:	4618      	mov	r0, r3
 801707c:	f7fb fc34 	bl	80128e8 <USBD_LL_Resume>
    break;
 8017080:	e010      	b.n	80170a4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017088:	4618      	mov	r0, r3
 801708a:	f7fb fc17 	bl	80128bc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	7a5b      	ldrb	r3, [r3, #9]
 8017092:	2b00      	cmp	r3, #0
 8017094:	d005      	beq.n	80170a2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017096:	4b05      	ldr	r3, [pc, #20]	@ (80170ac <HAL_PCDEx_LPM_Callback+0x68>)
 8017098:	691b      	ldr	r3, [r3, #16]
 801709a:	4a04      	ldr	r2, [pc, #16]	@ (80170ac <HAL_PCDEx_LPM_Callback+0x68>)
 801709c:	f043 0306 	orr.w	r3, r3, #6
 80170a0:	6113      	str	r3, [r2, #16]
    break;
 80170a2:	bf00      	nop
}
 80170a4:	bf00      	nop
 80170a6:	3708      	adds	r7, #8
 80170a8:	46bd      	mov	sp, r7
 80170aa:	bd80      	pop	{r7, pc}
 80170ac:	e000ed00 	.word	0xe000ed00

080170b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80170b0:	b480      	push	{r7}
 80170b2:	b083      	sub	sp, #12
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80170b8:	4b03      	ldr	r3, [pc, #12]	@ (80170c8 <USBD_static_malloc+0x18>)
}
 80170ba:	4618      	mov	r0, r3
 80170bc:	370c      	adds	r7, #12
 80170be:	46bd      	mov	sp, r7
 80170c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170c4:	4770      	bx	lr
 80170c6:	bf00      	nop
 80170c8:	20003aec 	.word	0x20003aec

080170cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80170cc:	b480      	push	{r7}
 80170ce:	b083      	sub	sp, #12
 80170d0:	af00      	add	r7, sp, #0
 80170d2:	6078      	str	r0, [r7, #4]

}
 80170d4:	bf00      	nop
 80170d6:	370c      	adds	r7, #12
 80170d8:	46bd      	mov	sp, r7
 80170da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170de:	4770      	bx	lr

080170e0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80170e0:	b580      	push	{r7, lr}
 80170e2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80170e4:	f7ec fcde 	bl	8003aa4 <SystemClock_Config>
}
 80170e8:	bf00      	nop
 80170ea:	bd80      	pop	{r7, pc}

080170ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80170ec:	b480      	push	{r7}
 80170ee:	b085      	sub	sp, #20
 80170f0:	af00      	add	r7, sp, #0
 80170f2:	4603      	mov	r3, r0
 80170f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80170f6:	2300      	movs	r3, #0
 80170f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80170fa:	79fb      	ldrb	r3, [r7, #7]
 80170fc:	2b03      	cmp	r3, #3
 80170fe:	d817      	bhi.n	8017130 <USBD_Get_USB_Status+0x44>
 8017100:	a201      	add	r2, pc, #4	@ (adr r2, 8017108 <USBD_Get_USB_Status+0x1c>)
 8017102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017106:	bf00      	nop
 8017108:	08017119 	.word	0x08017119
 801710c:	0801711f 	.word	0x0801711f
 8017110:	08017125 	.word	0x08017125
 8017114:	0801712b 	.word	0x0801712b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017118:	2300      	movs	r3, #0
 801711a:	73fb      	strb	r3, [r7, #15]
    break;
 801711c:	e00b      	b.n	8017136 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801711e:	2303      	movs	r3, #3
 8017120:	73fb      	strb	r3, [r7, #15]
    break;
 8017122:	e008      	b.n	8017136 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017124:	2301      	movs	r3, #1
 8017126:	73fb      	strb	r3, [r7, #15]
    break;
 8017128:	e005      	b.n	8017136 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801712a:	2303      	movs	r3, #3
 801712c:	73fb      	strb	r3, [r7, #15]
    break;
 801712e:	e002      	b.n	8017136 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017130:	2303      	movs	r3, #3
 8017132:	73fb      	strb	r3, [r7, #15]
    break;
 8017134:	bf00      	nop
  }
  return usb_status;
 8017136:	7bfb      	ldrb	r3, [r7, #15]
}
 8017138:	4618      	mov	r0, r3
 801713a:	3714      	adds	r7, #20
 801713c:	46bd      	mov	sp, r7
 801713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017142:	4770      	bx	lr

08017144 <__cvt>:
 8017144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017148:	ec57 6b10 	vmov	r6, r7, d0
 801714c:	2f00      	cmp	r7, #0
 801714e:	460c      	mov	r4, r1
 8017150:	4619      	mov	r1, r3
 8017152:	463b      	mov	r3, r7
 8017154:	bfbb      	ittet	lt
 8017156:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801715a:	461f      	movlt	r7, r3
 801715c:	2300      	movge	r3, #0
 801715e:	232d      	movlt	r3, #45	@ 0x2d
 8017160:	700b      	strb	r3, [r1, #0]
 8017162:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017164:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017168:	4691      	mov	r9, r2
 801716a:	f023 0820 	bic.w	r8, r3, #32
 801716e:	bfbc      	itt	lt
 8017170:	4632      	movlt	r2, r6
 8017172:	4616      	movlt	r6, r2
 8017174:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017178:	d005      	beq.n	8017186 <__cvt+0x42>
 801717a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801717e:	d100      	bne.n	8017182 <__cvt+0x3e>
 8017180:	3401      	adds	r4, #1
 8017182:	2102      	movs	r1, #2
 8017184:	e000      	b.n	8017188 <__cvt+0x44>
 8017186:	2103      	movs	r1, #3
 8017188:	ab03      	add	r3, sp, #12
 801718a:	9301      	str	r3, [sp, #4]
 801718c:	ab02      	add	r3, sp, #8
 801718e:	9300      	str	r3, [sp, #0]
 8017190:	ec47 6b10 	vmov	d0, r6, r7
 8017194:	4653      	mov	r3, sl
 8017196:	4622      	mov	r2, r4
 8017198:	f000 feba 	bl	8017f10 <_dtoa_r>
 801719c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80171a0:	4605      	mov	r5, r0
 80171a2:	d119      	bne.n	80171d8 <__cvt+0x94>
 80171a4:	f019 0f01 	tst.w	r9, #1
 80171a8:	d00e      	beq.n	80171c8 <__cvt+0x84>
 80171aa:	eb00 0904 	add.w	r9, r0, r4
 80171ae:	2200      	movs	r2, #0
 80171b0:	2300      	movs	r3, #0
 80171b2:	4630      	mov	r0, r6
 80171b4:	4639      	mov	r1, r7
 80171b6:	f7e9 fcaf 	bl	8000b18 <__aeabi_dcmpeq>
 80171ba:	b108      	cbz	r0, 80171c0 <__cvt+0x7c>
 80171bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80171c0:	2230      	movs	r2, #48	@ 0x30
 80171c2:	9b03      	ldr	r3, [sp, #12]
 80171c4:	454b      	cmp	r3, r9
 80171c6:	d31e      	bcc.n	8017206 <__cvt+0xc2>
 80171c8:	9b03      	ldr	r3, [sp, #12]
 80171ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80171cc:	1b5b      	subs	r3, r3, r5
 80171ce:	4628      	mov	r0, r5
 80171d0:	6013      	str	r3, [r2, #0]
 80171d2:	b004      	add	sp, #16
 80171d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80171d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80171dc:	eb00 0904 	add.w	r9, r0, r4
 80171e0:	d1e5      	bne.n	80171ae <__cvt+0x6a>
 80171e2:	7803      	ldrb	r3, [r0, #0]
 80171e4:	2b30      	cmp	r3, #48	@ 0x30
 80171e6:	d10a      	bne.n	80171fe <__cvt+0xba>
 80171e8:	2200      	movs	r2, #0
 80171ea:	2300      	movs	r3, #0
 80171ec:	4630      	mov	r0, r6
 80171ee:	4639      	mov	r1, r7
 80171f0:	f7e9 fc92 	bl	8000b18 <__aeabi_dcmpeq>
 80171f4:	b918      	cbnz	r0, 80171fe <__cvt+0xba>
 80171f6:	f1c4 0401 	rsb	r4, r4, #1
 80171fa:	f8ca 4000 	str.w	r4, [sl]
 80171fe:	f8da 3000 	ldr.w	r3, [sl]
 8017202:	4499      	add	r9, r3
 8017204:	e7d3      	b.n	80171ae <__cvt+0x6a>
 8017206:	1c59      	adds	r1, r3, #1
 8017208:	9103      	str	r1, [sp, #12]
 801720a:	701a      	strb	r2, [r3, #0]
 801720c:	e7d9      	b.n	80171c2 <__cvt+0x7e>

0801720e <__exponent>:
 801720e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017210:	2900      	cmp	r1, #0
 8017212:	bfba      	itte	lt
 8017214:	4249      	neglt	r1, r1
 8017216:	232d      	movlt	r3, #45	@ 0x2d
 8017218:	232b      	movge	r3, #43	@ 0x2b
 801721a:	2909      	cmp	r1, #9
 801721c:	7002      	strb	r2, [r0, #0]
 801721e:	7043      	strb	r3, [r0, #1]
 8017220:	dd29      	ble.n	8017276 <__exponent+0x68>
 8017222:	f10d 0307 	add.w	r3, sp, #7
 8017226:	461d      	mov	r5, r3
 8017228:	270a      	movs	r7, #10
 801722a:	461a      	mov	r2, r3
 801722c:	fbb1 f6f7 	udiv	r6, r1, r7
 8017230:	fb07 1416 	mls	r4, r7, r6, r1
 8017234:	3430      	adds	r4, #48	@ 0x30
 8017236:	f802 4c01 	strb.w	r4, [r2, #-1]
 801723a:	460c      	mov	r4, r1
 801723c:	2c63      	cmp	r4, #99	@ 0x63
 801723e:	f103 33ff 	add.w	r3, r3, #4294967295
 8017242:	4631      	mov	r1, r6
 8017244:	dcf1      	bgt.n	801722a <__exponent+0x1c>
 8017246:	3130      	adds	r1, #48	@ 0x30
 8017248:	1e94      	subs	r4, r2, #2
 801724a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801724e:	1c41      	adds	r1, r0, #1
 8017250:	4623      	mov	r3, r4
 8017252:	42ab      	cmp	r3, r5
 8017254:	d30a      	bcc.n	801726c <__exponent+0x5e>
 8017256:	f10d 0309 	add.w	r3, sp, #9
 801725a:	1a9b      	subs	r3, r3, r2
 801725c:	42ac      	cmp	r4, r5
 801725e:	bf88      	it	hi
 8017260:	2300      	movhi	r3, #0
 8017262:	3302      	adds	r3, #2
 8017264:	4403      	add	r3, r0
 8017266:	1a18      	subs	r0, r3, r0
 8017268:	b003      	add	sp, #12
 801726a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801726c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017270:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017274:	e7ed      	b.n	8017252 <__exponent+0x44>
 8017276:	2330      	movs	r3, #48	@ 0x30
 8017278:	3130      	adds	r1, #48	@ 0x30
 801727a:	7083      	strb	r3, [r0, #2]
 801727c:	70c1      	strb	r1, [r0, #3]
 801727e:	1d03      	adds	r3, r0, #4
 8017280:	e7f1      	b.n	8017266 <__exponent+0x58>
	...

08017284 <_printf_float>:
 8017284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017288:	b08d      	sub	sp, #52	@ 0x34
 801728a:	460c      	mov	r4, r1
 801728c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017290:	4616      	mov	r6, r2
 8017292:	461f      	mov	r7, r3
 8017294:	4605      	mov	r5, r0
 8017296:	f000 fd2b 	bl	8017cf0 <_localeconv_r>
 801729a:	6803      	ldr	r3, [r0, #0]
 801729c:	9304      	str	r3, [sp, #16]
 801729e:	4618      	mov	r0, r3
 80172a0:	f7e9 f80e 	bl	80002c0 <strlen>
 80172a4:	2300      	movs	r3, #0
 80172a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80172a8:	f8d8 3000 	ldr.w	r3, [r8]
 80172ac:	9005      	str	r0, [sp, #20]
 80172ae:	3307      	adds	r3, #7
 80172b0:	f023 0307 	bic.w	r3, r3, #7
 80172b4:	f103 0208 	add.w	r2, r3, #8
 80172b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80172bc:	f8d4 b000 	ldr.w	fp, [r4]
 80172c0:	f8c8 2000 	str.w	r2, [r8]
 80172c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80172c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80172cc:	9307      	str	r3, [sp, #28]
 80172ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80172d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80172d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80172da:	4b9c      	ldr	r3, [pc, #624]	@ (801754c <_printf_float+0x2c8>)
 80172dc:	f04f 32ff 	mov.w	r2, #4294967295
 80172e0:	f7e9 fc4c 	bl	8000b7c <__aeabi_dcmpun>
 80172e4:	bb70      	cbnz	r0, 8017344 <_printf_float+0xc0>
 80172e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80172ea:	4b98      	ldr	r3, [pc, #608]	@ (801754c <_printf_float+0x2c8>)
 80172ec:	f04f 32ff 	mov.w	r2, #4294967295
 80172f0:	f7e9 fc26 	bl	8000b40 <__aeabi_dcmple>
 80172f4:	bb30      	cbnz	r0, 8017344 <_printf_float+0xc0>
 80172f6:	2200      	movs	r2, #0
 80172f8:	2300      	movs	r3, #0
 80172fa:	4640      	mov	r0, r8
 80172fc:	4649      	mov	r1, r9
 80172fe:	f7e9 fc15 	bl	8000b2c <__aeabi_dcmplt>
 8017302:	b110      	cbz	r0, 801730a <_printf_float+0x86>
 8017304:	232d      	movs	r3, #45	@ 0x2d
 8017306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801730a:	4a91      	ldr	r2, [pc, #580]	@ (8017550 <_printf_float+0x2cc>)
 801730c:	4b91      	ldr	r3, [pc, #580]	@ (8017554 <_printf_float+0x2d0>)
 801730e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017312:	bf8c      	ite	hi
 8017314:	4690      	movhi	r8, r2
 8017316:	4698      	movls	r8, r3
 8017318:	2303      	movs	r3, #3
 801731a:	6123      	str	r3, [r4, #16]
 801731c:	f02b 0304 	bic.w	r3, fp, #4
 8017320:	6023      	str	r3, [r4, #0]
 8017322:	f04f 0900 	mov.w	r9, #0
 8017326:	9700      	str	r7, [sp, #0]
 8017328:	4633      	mov	r3, r6
 801732a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801732c:	4621      	mov	r1, r4
 801732e:	4628      	mov	r0, r5
 8017330:	f000 f9d2 	bl	80176d8 <_printf_common>
 8017334:	3001      	adds	r0, #1
 8017336:	f040 808d 	bne.w	8017454 <_printf_float+0x1d0>
 801733a:	f04f 30ff 	mov.w	r0, #4294967295
 801733e:	b00d      	add	sp, #52	@ 0x34
 8017340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017344:	4642      	mov	r2, r8
 8017346:	464b      	mov	r3, r9
 8017348:	4640      	mov	r0, r8
 801734a:	4649      	mov	r1, r9
 801734c:	f7e9 fc16 	bl	8000b7c <__aeabi_dcmpun>
 8017350:	b140      	cbz	r0, 8017364 <_printf_float+0xe0>
 8017352:	464b      	mov	r3, r9
 8017354:	2b00      	cmp	r3, #0
 8017356:	bfbc      	itt	lt
 8017358:	232d      	movlt	r3, #45	@ 0x2d
 801735a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801735e:	4a7e      	ldr	r2, [pc, #504]	@ (8017558 <_printf_float+0x2d4>)
 8017360:	4b7e      	ldr	r3, [pc, #504]	@ (801755c <_printf_float+0x2d8>)
 8017362:	e7d4      	b.n	801730e <_printf_float+0x8a>
 8017364:	6863      	ldr	r3, [r4, #4]
 8017366:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801736a:	9206      	str	r2, [sp, #24]
 801736c:	1c5a      	adds	r2, r3, #1
 801736e:	d13b      	bne.n	80173e8 <_printf_float+0x164>
 8017370:	2306      	movs	r3, #6
 8017372:	6063      	str	r3, [r4, #4]
 8017374:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017378:	2300      	movs	r3, #0
 801737a:	6022      	str	r2, [r4, #0]
 801737c:	9303      	str	r3, [sp, #12]
 801737e:	ab0a      	add	r3, sp, #40	@ 0x28
 8017380:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017384:	ab09      	add	r3, sp, #36	@ 0x24
 8017386:	9300      	str	r3, [sp, #0]
 8017388:	6861      	ldr	r1, [r4, #4]
 801738a:	ec49 8b10 	vmov	d0, r8, r9
 801738e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017392:	4628      	mov	r0, r5
 8017394:	f7ff fed6 	bl	8017144 <__cvt>
 8017398:	9b06      	ldr	r3, [sp, #24]
 801739a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801739c:	2b47      	cmp	r3, #71	@ 0x47
 801739e:	4680      	mov	r8, r0
 80173a0:	d129      	bne.n	80173f6 <_printf_float+0x172>
 80173a2:	1cc8      	adds	r0, r1, #3
 80173a4:	db02      	blt.n	80173ac <_printf_float+0x128>
 80173a6:	6863      	ldr	r3, [r4, #4]
 80173a8:	4299      	cmp	r1, r3
 80173aa:	dd41      	ble.n	8017430 <_printf_float+0x1ac>
 80173ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80173b0:	fa5f fa8a 	uxtb.w	sl, sl
 80173b4:	3901      	subs	r1, #1
 80173b6:	4652      	mov	r2, sl
 80173b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80173bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80173be:	f7ff ff26 	bl	801720e <__exponent>
 80173c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80173c4:	1813      	adds	r3, r2, r0
 80173c6:	2a01      	cmp	r2, #1
 80173c8:	4681      	mov	r9, r0
 80173ca:	6123      	str	r3, [r4, #16]
 80173cc:	dc02      	bgt.n	80173d4 <_printf_float+0x150>
 80173ce:	6822      	ldr	r2, [r4, #0]
 80173d0:	07d2      	lsls	r2, r2, #31
 80173d2:	d501      	bpl.n	80173d8 <_printf_float+0x154>
 80173d4:	3301      	adds	r3, #1
 80173d6:	6123      	str	r3, [r4, #16]
 80173d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d0a2      	beq.n	8017326 <_printf_float+0xa2>
 80173e0:	232d      	movs	r3, #45	@ 0x2d
 80173e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80173e6:	e79e      	b.n	8017326 <_printf_float+0xa2>
 80173e8:	9a06      	ldr	r2, [sp, #24]
 80173ea:	2a47      	cmp	r2, #71	@ 0x47
 80173ec:	d1c2      	bne.n	8017374 <_printf_float+0xf0>
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d1c0      	bne.n	8017374 <_printf_float+0xf0>
 80173f2:	2301      	movs	r3, #1
 80173f4:	e7bd      	b.n	8017372 <_printf_float+0xee>
 80173f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80173fa:	d9db      	bls.n	80173b4 <_printf_float+0x130>
 80173fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017400:	d118      	bne.n	8017434 <_printf_float+0x1b0>
 8017402:	2900      	cmp	r1, #0
 8017404:	6863      	ldr	r3, [r4, #4]
 8017406:	dd0b      	ble.n	8017420 <_printf_float+0x19c>
 8017408:	6121      	str	r1, [r4, #16]
 801740a:	b913      	cbnz	r3, 8017412 <_printf_float+0x18e>
 801740c:	6822      	ldr	r2, [r4, #0]
 801740e:	07d0      	lsls	r0, r2, #31
 8017410:	d502      	bpl.n	8017418 <_printf_float+0x194>
 8017412:	3301      	adds	r3, #1
 8017414:	440b      	add	r3, r1
 8017416:	6123      	str	r3, [r4, #16]
 8017418:	65a1      	str	r1, [r4, #88]	@ 0x58
 801741a:	f04f 0900 	mov.w	r9, #0
 801741e:	e7db      	b.n	80173d8 <_printf_float+0x154>
 8017420:	b913      	cbnz	r3, 8017428 <_printf_float+0x1a4>
 8017422:	6822      	ldr	r2, [r4, #0]
 8017424:	07d2      	lsls	r2, r2, #31
 8017426:	d501      	bpl.n	801742c <_printf_float+0x1a8>
 8017428:	3302      	adds	r3, #2
 801742a:	e7f4      	b.n	8017416 <_printf_float+0x192>
 801742c:	2301      	movs	r3, #1
 801742e:	e7f2      	b.n	8017416 <_printf_float+0x192>
 8017430:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017436:	4299      	cmp	r1, r3
 8017438:	db05      	blt.n	8017446 <_printf_float+0x1c2>
 801743a:	6823      	ldr	r3, [r4, #0]
 801743c:	6121      	str	r1, [r4, #16]
 801743e:	07d8      	lsls	r0, r3, #31
 8017440:	d5ea      	bpl.n	8017418 <_printf_float+0x194>
 8017442:	1c4b      	adds	r3, r1, #1
 8017444:	e7e7      	b.n	8017416 <_printf_float+0x192>
 8017446:	2900      	cmp	r1, #0
 8017448:	bfd4      	ite	le
 801744a:	f1c1 0202 	rsble	r2, r1, #2
 801744e:	2201      	movgt	r2, #1
 8017450:	4413      	add	r3, r2
 8017452:	e7e0      	b.n	8017416 <_printf_float+0x192>
 8017454:	6823      	ldr	r3, [r4, #0]
 8017456:	055a      	lsls	r2, r3, #21
 8017458:	d407      	bmi.n	801746a <_printf_float+0x1e6>
 801745a:	6923      	ldr	r3, [r4, #16]
 801745c:	4642      	mov	r2, r8
 801745e:	4631      	mov	r1, r6
 8017460:	4628      	mov	r0, r5
 8017462:	47b8      	blx	r7
 8017464:	3001      	adds	r0, #1
 8017466:	d12b      	bne.n	80174c0 <_printf_float+0x23c>
 8017468:	e767      	b.n	801733a <_printf_float+0xb6>
 801746a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801746e:	f240 80dd 	bls.w	801762c <_printf_float+0x3a8>
 8017472:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017476:	2200      	movs	r2, #0
 8017478:	2300      	movs	r3, #0
 801747a:	f7e9 fb4d 	bl	8000b18 <__aeabi_dcmpeq>
 801747e:	2800      	cmp	r0, #0
 8017480:	d033      	beq.n	80174ea <_printf_float+0x266>
 8017482:	4a37      	ldr	r2, [pc, #220]	@ (8017560 <_printf_float+0x2dc>)
 8017484:	2301      	movs	r3, #1
 8017486:	4631      	mov	r1, r6
 8017488:	4628      	mov	r0, r5
 801748a:	47b8      	blx	r7
 801748c:	3001      	adds	r0, #1
 801748e:	f43f af54 	beq.w	801733a <_printf_float+0xb6>
 8017492:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017496:	4543      	cmp	r3, r8
 8017498:	db02      	blt.n	80174a0 <_printf_float+0x21c>
 801749a:	6823      	ldr	r3, [r4, #0]
 801749c:	07d8      	lsls	r0, r3, #31
 801749e:	d50f      	bpl.n	80174c0 <_printf_float+0x23c>
 80174a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80174a4:	4631      	mov	r1, r6
 80174a6:	4628      	mov	r0, r5
 80174a8:	47b8      	blx	r7
 80174aa:	3001      	adds	r0, #1
 80174ac:	f43f af45 	beq.w	801733a <_printf_float+0xb6>
 80174b0:	f04f 0900 	mov.w	r9, #0
 80174b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80174b8:	f104 0a1a 	add.w	sl, r4, #26
 80174bc:	45c8      	cmp	r8, r9
 80174be:	dc09      	bgt.n	80174d4 <_printf_float+0x250>
 80174c0:	6823      	ldr	r3, [r4, #0]
 80174c2:	079b      	lsls	r3, r3, #30
 80174c4:	f100 8103 	bmi.w	80176ce <_printf_float+0x44a>
 80174c8:	68e0      	ldr	r0, [r4, #12]
 80174ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80174cc:	4298      	cmp	r0, r3
 80174ce:	bfb8      	it	lt
 80174d0:	4618      	movlt	r0, r3
 80174d2:	e734      	b.n	801733e <_printf_float+0xba>
 80174d4:	2301      	movs	r3, #1
 80174d6:	4652      	mov	r2, sl
 80174d8:	4631      	mov	r1, r6
 80174da:	4628      	mov	r0, r5
 80174dc:	47b8      	blx	r7
 80174de:	3001      	adds	r0, #1
 80174e0:	f43f af2b 	beq.w	801733a <_printf_float+0xb6>
 80174e4:	f109 0901 	add.w	r9, r9, #1
 80174e8:	e7e8      	b.n	80174bc <_printf_float+0x238>
 80174ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	dc39      	bgt.n	8017564 <_printf_float+0x2e0>
 80174f0:	4a1b      	ldr	r2, [pc, #108]	@ (8017560 <_printf_float+0x2dc>)
 80174f2:	2301      	movs	r3, #1
 80174f4:	4631      	mov	r1, r6
 80174f6:	4628      	mov	r0, r5
 80174f8:	47b8      	blx	r7
 80174fa:	3001      	adds	r0, #1
 80174fc:	f43f af1d 	beq.w	801733a <_printf_float+0xb6>
 8017500:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017504:	ea59 0303 	orrs.w	r3, r9, r3
 8017508:	d102      	bne.n	8017510 <_printf_float+0x28c>
 801750a:	6823      	ldr	r3, [r4, #0]
 801750c:	07d9      	lsls	r1, r3, #31
 801750e:	d5d7      	bpl.n	80174c0 <_printf_float+0x23c>
 8017510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017514:	4631      	mov	r1, r6
 8017516:	4628      	mov	r0, r5
 8017518:	47b8      	blx	r7
 801751a:	3001      	adds	r0, #1
 801751c:	f43f af0d 	beq.w	801733a <_printf_float+0xb6>
 8017520:	f04f 0a00 	mov.w	sl, #0
 8017524:	f104 0b1a 	add.w	fp, r4, #26
 8017528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801752a:	425b      	negs	r3, r3
 801752c:	4553      	cmp	r3, sl
 801752e:	dc01      	bgt.n	8017534 <_printf_float+0x2b0>
 8017530:	464b      	mov	r3, r9
 8017532:	e793      	b.n	801745c <_printf_float+0x1d8>
 8017534:	2301      	movs	r3, #1
 8017536:	465a      	mov	r2, fp
 8017538:	4631      	mov	r1, r6
 801753a:	4628      	mov	r0, r5
 801753c:	47b8      	blx	r7
 801753e:	3001      	adds	r0, #1
 8017540:	f43f aefb 	beq.w	801733a <_printf_float+0xb6>
 8017544:	f10a 0a01 	add.w	sl, sl, #1
 8017548:	e7ee      	b.n	8017528 <_printf_float+0x2a4>
 801754a:	bf00      	nop
 801754c:	7fefffff 	.word	0x7fefffff
 8017550:	0801c1dc 	.word	0x0801c1dc
 8017554:	0801c1d8 	.word	0x0801c1d8
 8017558:	0801c1e4 	.word	0x0801c1e4
 801755c:	0801c1e0 	.word	0x0801c1e0
 8017560:	0801c1e8 	.word	0x0801c1e8
 8017564:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017566:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801756a:	4553      	cmp	r3, sl
 801756c:	bfa8      	it	ge
 801756e:	4653      	movge	r3, sl
 8017570:	2b00      	cmp	r3, #0
 8017572:	4699      	mov	r9, r3
 8017574:	dc36      	bgt.n	80175e4 <_printf_float+0x360>
 8017576:	f04f 0b00 	mov.w	fp, #0
 801757a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801757e:	f104 021a 	add.w	r2, r4, #26
 8017582:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017584:	9306      	str	r3, [sp, #24]
 8017586:	eba3 0309 	sub.w	r3, r3, r9
 801758a:	455b      	cmp	r3, fp
 801758c:	dc31      	bgt.n	80175f2 <_printf_float+0x36e>
 801758e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017590:	459a      	cmp	sl, r3
 8017592:	dc3a      	bgt.n	801760a <_printf_float+0x386>
 8017594:	6823      	ldr	r3, [r4, #0]
 8017596:	07da      	lsls	r2, r3, #31
 8017598:	d437      	bmi.n	801760a <_printf_float+0x386>
 801759a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801759c:	ebaa 0903 	sub.w	r9, sl, r3
 80175a0:	9b06      	ldr	r3, [sp, #24]
 80175a2:	ebaa 0303 	sub.w	r3, sl, r3
 80175a6:	4599      	cmp	r9, r3
 80175a8:	bfa8      	it	ge
 80175aa:	4699      	movge	r9, r3
 80175ac:	f1b9 0f00 	cmp.w	r9, #0
 80175b0:	dc33      	bgt.n	801761a <_printf_float+0x396>
 80175b2:	f04f 0800 	mov.w	r8, #0
 80175b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80175ba:	f104 0b1a 	add.w	fp, r4, #26
 80175be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80175c0:	ebaa 0303 	sub.w	r3, sl, r3
 80175c4:	eba3 0309 	sub.w	r3, r3, r9
 80175c8:	4543      	cmp	r3, r8
 80175ca:	f77f af79 	ble.w	80174c0 <_printf_float+0x23c>
 80175ce:	2301      	movs	r3, #1
 80175d0:	465a      	mov	r2, fp
 80175d2:	4631      	mov	r1, r6
 80175d4:	4628      	mov	r0, r5
 80175d6:	47b8      	blx	r7
 80175d8:	3001      	adds	r0, #1
 80175da:	f43f aeae 	beq.w	801733a <_printf_float+0xb6>
 80175de:	f108 0801 	add.w	r8, r8, #1
 80175e2:	e7ec      	b.n	80175be <_printf_float+0x33a>
 80175e4:	4642      	mov	r2, r8
 80175e6:	4631      	mov	r1, r6
 80175e8:	4628      	mov	r0, r5
 80175ea:	47b8      	blx	r7
 80175ec:	3001      	adds	r0, #1
 80175ee:	d1c2      	bne.n	8017576 <_printf_float+0x2f2>
 80175f0:	e6a3      	b.n	801733a <_printf_float+0xb6>
 80175f2:	2301      	movs	r3, #1
 80175f4:	4631      	mov	r1, r6
 80175f6:	4628      	mov	r0, r5
 80175f8:	9206      	str	r2, [sp, #24]
 80175fa:	47b8      	blx	r7
 80175fc:	3001      	adds	r0, #1
 80175fe:	f43f ae9c 	beq.w	801733a <_printf_float+0xb6>
 8017602:	9a06      	ldr	r2, [sp, #24]
 8017604:	f10b 0b01 	add.w	fp, fp, #1
 8017608:	e7bb      	b.n	8017582 <_printf_float+0x2fe>
 801760a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801760e:	4631      	mov	r1, r6
 8017610:	4628      	mov	r0, r5
 8017612:	47b8      	blx	r7
 8017614:	3001      	adds	r0, #1
 8017616:	d1c0      	bne.n	801759a <_printf_float+0x316>
 8017618:	e68f      	b.n	801733a <_printf_float+0xb6>
 801761a:	9a06      	ldr	r2, [sp, #24]
 801761c:	464b      	mov	r3, r9
 801761e:	4442      	add	r2, r8
 8017620:	4631      	mov	r1, r6
 8017622:	4628      	mov	r0, r5
 8017624:	47b8      	blx	r7
 8017626:	3001      	adds	r0, #1
 8017628:	d1c3      	bne.n	80175b2 <_printf_float+0x32e>
 801762a:	e686      	b.n	801733a <_printf_float+0xb6>
 801762c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017630:	f1ba 0f01 	cmp.w	sl, #1
 8017634:	dc01      	bgt.n	801763a <_printf_float+0x3b6>
 8017636:	07db      	lsls	r3, r3, #31
 8017638:	d536      	bpl.n	80176a8 <_printf_float+0x424>
 801763a:	2301      	movs	r3, #1
 801763c:	4642      	mov	r2, r8
 801763e:	4631      	mov	r1, r6
 8017640:	4628      	mov	r0, r5
 8017642:	47b8      	blx	r7
 8017644:	3001      	adds	r0, #1
 8017646:	f43f ae78 	beq.w	801733a <_printf_float+0xb6>
 801764a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801764e:	4631      	mov	r1, r6
 8017650:	4628      	mov	r0, r5
 8017652:	47b8      	blx	r7
 8017654:	3001      	adds	r0, #1
 8017656:	f43f ae70 	beq.w	801733a <_printf_float+0xb6>
 801765a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801765e:	2200      	movs	r2, #0
 8017660:	2300      	movs	r3, #0
 8017662:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017666:	f7e9 fa57 	bl	8000b18 <__aeabi_dcmpeq>
 801766a:	b9c0      	cbnz	r0, 801769e <_printf_float+0x41a>
 801766c:	4653      	mov	r3, sl
 801766e:	f108 0201 	add.w	r2, r8, #1
 8017672:	4631      	mov	r1, r6
 8017674:	4628      	mov	r0, r5
 8017676:	47b8      	blx	r7
 8017678:	3001      	adds	r0, #1
 801767a:	d10c      	bne.n	8017696 <_printf_float+0x412>
 801767c:	e65d      	b.n	801733a <_printf_float+0xb6>
 801767e:	2301      	movs	r3, #1
 8017680:	465a      	mov	r2, fp
 8017682:	4631      	mov	r1, r6
 8017684:	4628      	mov	r0, r5
 8017686:	47b8      	blx	r7
 8017688:	3001      	adds	r0, #1
 801768a:	f43f ae56 	beq.w	801733a <_printf_float+0xb6>
 801768e:	f108 0801 	add.w	r8, r8, #1
 8017692:	45d0      	cmp	r8, sl
 8017694:	dbf3      	blt.n	801767e <_printf_float+0x3fa>
 8017696:	464b      	mov	r3, r9
 8017698:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801769c:	e6df      	b.n	801745e <_printf_float+0x1da>
 801769e:	f04f 0800 	mov.w	r8, #0
 80176a2:	f104 0b1a 	add.w	fp, r4, #26
 80176a6:	e7f4      	b.n	8017692 <_printf_float+0x40e>
 80176a8:	2301      	movs	r3, #1
 80176aa:	4642      	mov	r2, r8
 80176ac:	e7e1      	b.n	8017672 <_printf_float+0x3ee>
 80176ae:	2301      	movs	r3, #1
 80176b0:	464a      	mov	r2, r9
 80176b2:	4631      	mov	r1, r6
 80176b4:	4628      	mov	r0, r5
 80176b6:	47b8      	blx	r7
 80176b8:	3001      	adds	r0, #1
 80176ba:	f43f ae3e 	beq.w	801733a <_printf_float+0xb6>
 80176be:	f108 0801 	add.w	r8, r8, #1
 80176c2:	68e3      	ldr	r3, [r4, #12]
 80176c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80176c6:	1a5b      	subs	r3, r3, r1
 80176c8:	4543      	cmp	r3, r8
 80176ca:	dcf0      	bgt.n	80176ae <_printf_float+0x42a>
 80176cc:	e6fc      	b.n	80174c8 <_printf_float+0x244>
 80176ce:	f04f 0800 	mov.w	r8, #0
 80176d2:	f104 0919 	add.w	r9, r4, #25
 80176d6:	e7f4      	b.n	80176c2 <_printf_float+0x43e>

080176d8 <_printf_common>:
 80176d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176dc:	4616      	mov	r6, r2
 80176de:	4698      	mov	r8, r3
 80176e0:	688a      	ldr	r2, [r1, #8]
 80176e2:	690b      	ldr	r3, [r1, #16]
 80176e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80176e8:	4293      	cmp	r3, r2
 80176ea:	bfb8      	it	lt
 80176ec:	4613      	movlt	r3, r2
 80176ee:	6033      	str	r3, [r6, #0]
 80176f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80176f4:	4607      	mov	r7, r0
 80176f6:	460c      	mov	r4, r1
 80176f8:	b10a      	cbz	r2, 80176fe <_printf_common+0x26>
 80176fa:	3301      	adds	r3, #1
 80176fc:	6033      	str	r3, [r6, #0]
 80176fe:	6823      	ldr	r3, [r4, #0]
 8017700:	0699      	lsls	r1, r3, #26
 8017702:	bf42      	ittt	mi
 8017704:	6833      	ldrmi	r3, [r6, #0]
 8017706:	3302      	addmi	r3, #2
 8017708:	6033      	strmi	r3, [r6, #0]
 801770a:	6825      	ldr	r5, [r4, #0]
 801770c:	f015 0506 	ands.w	r5, r5, #6
 8017710:	d106      	bne.n	8017720 <_printf_common+0x48>
 8017712:	f104 0a19 	add.w	sl, r4, #25
 8017716:	68e3      	ldr	r3, [r4, #12]
 8017718:	6832      	ldr	r2, [r6, #0]
 801771a:	1a9b      	subs	r3, r3, r2
 801771c:	42ab      	cmp	r3, r5
 801771e:	dc26      	bgt.n	801776e <_printf_common+0x96>
 8017720:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017724:	6822      	ldr	r2, [r4, #0]
 8017726:	3b00      	subs	r3, #0
 8017728:	bf18      	it	ne
 801772a:	2301      	movne	r3, #1
 801772c:	0692      	lsls	r2, r2, #26
 801772e:	d42b      	bmi.n	8017788 <_printf_common+0xb0>
 8017730:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017734:	4641      	mov	r1, r8
 8017736:	4638      	mov	r0, r7
 8017738:	47c8      	blx	r9
 801773a:	3001      	adds	r0, #1
 801773c:	d01e      	beq.n	801777c <_printf_common+0xa4>
 801773e:	6823      	ldr	r3, [r4, #0]
 8017740:	6922      	ldr	r2, [r4, #16]
 8017742:	f003 0306 	and.w	r3, r3, #6
 8017746:	2b04      	cmp	r3, #4
 8017748:	bf02      	ittt	eq
 801774a:	68e5      	ldreq	r5, [r4, #12]
 801774c:	6833      	ldreq	r3, [r6, #0]
 801774e:	1aed      	subeq	r5, r5, r3
 8017750:	68a3      	ldr	r3, [r4, #8]
 8017752:	bf0c      	ite	eq
 8017754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017758:	2500      	movne	r5, #0
 801775a:	4293      	cmp	r3, r2
 801775c:	bfc4      	itt	gt
 801775e:	1a9b      	subgt	r3, r3, r2
 8017760:	18ed      	addgt	r5, r5, r3
 8017762:	2600      	movs	r6, #0
 8017764:	341a      	adds	r4, #26
 8017766:	42b5      	cmp	r5, r6
 8017768:	d11a      	bne.n	80177a0 <_printf_common+0xc8>
 801776a:	2000      	movs	r0, #0
 801776c:	e008      	b.n	8017780 <_printf_common+0xa8>
 801776e:	2301      	movs	r3, #1
 8017770:	4652      	mov	r2, sl
 8017772:	4641      	mov	r1, r8
 8017774:	4638      	mov	r0, r7
 8017776:	47c8      	blx	r9
 8017778:	3001      	adds	r0, #1
 801777a:	d103      	bne.n	8017784 <_printf_common+0xac>
 801777c:	f04f 30ff 	mov.w	r0, #4294967295
 8017780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017784:	3501      	adds	r5, #1
 8017786:	e7c6      	b.n	8017716 <_printf_common+0x3e>
 8017788:	18e1      	adds	r1, r4, r3
 801778a:	1c5a      	adds	r2, r3, #1
 801778c:	2030      	movs	r0, #48	@ 0x30
 801778e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017792:	4422      	add	r2, r4
 8017794:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017798:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801779c:	3302      	adds	r3, #2
 801779e:	e7c7      	b.n	8017730 <_printf_common+0x58>
 80177a0:	2301      	movs	r3, #1
 80177a2:	4622      	mov	r2, r4
 80177a4:	4641      	mov	r1, r8
 80177a6:	4638      	mov	r0, r7
 80177a8:	47c8      	blx	r9
 80177aa:	3001      	adds	r0, #1
 80177ac:	d0e6      	beq.n	801777c <_printf_common+0xa4>
 80177ae:	3601      	adds	r6, #1
 80177b0:	e7d9      	b.n	8017766 <_printf_common+0x8e>
	...

080177b4 <_printf_i>:
 80177b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80177b8:	7e0f      	ldrb	r7, [r1, #24]
 80177ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80177bc:	2f78      	cmp	r7, #120	@ 0x78
 80177be:	4691      	mov	r9, r2
 80177c0:	4680      	mov	r8, r0
 80177c2:	460c      	mov	r4, r1
 80177c4:	469a      	mov	sl, r3
 80177c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80177ca:	d807      	bhi.n	80177dc <_printf_i+0x28>
 80177cc:	2f62      	cmp	r7, #98	@ 0x62
 80177ce:	d80a      	bhi.n	80177e6 <_printf_i+0x32>
 80177d0:	2f00      	cmp	r7, #0
 80177d2:	f000 80d1 	beq.w	8017978 <_printf_i+0x1c4>
 80177d6:	2f58      	cmp	r7, #88	@ 0x58
 80177d8:	f000 80b8 	beq.w	801794c <_printf_i+0x198>
 80177dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80177e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80177e4:	e03a      	b.n	801785c <_printf_i+0xa8>
 80177e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80177ea:	2b15      	cmp	r3, #21
 80177ec:	d8f6      	bhi.n	80177dc <_printf_i+0x28>
 80177ee:	a101      	add	r1, pc, #4	@ (adr r1, 80177f4 <_printf_i+0x40>)
 80177f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80177f4:	0801784d 	.word	0x0801784d
 80177f8:	08017861 	.word	0x08017861
 80177fc:	080177dd 	.word	0x080177dd
 8017800:	080177dd 	.word	0x080177dd
 8017804:	080177dd 	.word	0x080177dd
 8017808:	080177dd 	.word	0x080177dd
 801780c:	08017861 	.word	0x08017861
 8017810:	080177dd 	.word	0x080177dd
 8017814:	080177dd 	.word	0x080177dd
 8017818:	080177dd 	.word	0x080177dd
 801781c:	080177dd 	.word	0x080177dd
 8017820:	0801795f 	.word	0x0801795f
 8017824:	0801788b 	.word	0x0801788b
 8017828:	08017919 	.word	0x08017919
 801782c:	080177dd 	.word	0x080177dd
 8017830:	080177dd 	.word	0x080177dd
 8017834:	08017981 	.word	0x08017981
 8017838:	080177dd 	.word	0x080177dd
 801783c:	0801788b 	.word	0x0801788b
 8017840:	080177dd 	.word	0x080177dd
 8017844:	080177dd 	.word	0x080177dd
 8017848:	08017921 	.word	0x08017921
 801784c:	6833      	ldr	r3, [r6, #0]
 801784e:	1d1a      	adds	r2, r3, #4
 8017850:	681b      	ldr	r3, [r3, #0]
 8017852:	6032      	str	r2, [r6, #0]
 8017854:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017858:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801785c:	2301      	movs	r3, #1
 801785e:	e09c      	b.n	801799a <_printf_i+0x1e6>
 8017860:	6833      	ldr	r3, [r6, #0]
 8017862:	6820      	ldr	r0, [r4, #0]
 8017864:	1d19      	adds	r1, r3, #4
 8017866:	6031      	str	r1, [r6, #0]
 8017868:	0606      	lsls	r6, r0, #24
 801786a:	d501      	bpl.n	8017870 <_printf_i+0xbc>
 801786c:	681d      	ldr	r5, [r3, #0]
 801786e:	e003      	b.n	8017878 <_printf_i+0xc4>
 8017870:	0645      	lsls	r5, r0, #25
 8017872:	d5fb      	bpl.n	801786c <_printf_i+0xb8>
 8017874:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017878:	2d00      	cmp	r5, #0
 801787a:	da03      	bge.n	8017884 <_printf_i+0xd0>
 801787c:	232d      	movs	r3, #45	@ 0x2d
 801787e:	426d      	negs	r5, r5
 8017880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017884:	4858      	ldr	r0, [pc, #352]	@ (80179e8 <_printf_i+0x234>)
 8017886:	230a      	movs	r3, #10
 8017888:	e011      	b.n	80178ae <_printf_i+0xfa>
 801788a:	6821      	ldr	r1, [r4, #0]
 801788c:	6833      	ldr	r3, [r6, #0]
 801788e:	0608      	lsls	r0, r1, #24
 8017890:	f853 5b04 	ldr.w	r5, [r3], #4
 8017894:	d402      	bmi.n	801789c <_printf_i+0xe8>
 8017896:	0649      	lsls	r1, r1, #25
 8017898:	bf48      	it	mi
 801789a:	b2ad      	uxthmi	r5, r5
 801789c:	2f6f      	cmp	r7, #111	@ 0x6f
 801789e:	4852      	ldr	r0, [pc, #328]	@ (80179e8 <_printf_i+0x234>)
 80178a0:	6033      	str	r3, [r6, #0]
 80178a2:	bf14      	ite	ne
 80178a4:	230a      	movne	r3, #10
 80178a6:	2308      	moveq	r3, #8
 80178a8:	2100      	movs	r1, #0
 80178aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80178ae:	6866      	ldr	r6, [r4, #4]
 80178b0:	60a6      	str	r6, [r4, #8]
 80178b2:	2e00      	cmp	r6, #0
 80178b4:	db05      	blt.n	80178c2 <_printf_i+0x10e>
 80178b6:	6821      	ldr	r1, [r4, #0]
 80178b8:	432e      	orrs	r6, r5
 80178ba:	f021 0104 	bic.w	r1, r1, #4
 80178be:	6021      	str	r1, [r4, #0]
 80178c0:	d04b      	beq.n	801795a <_printf_i+0x1a6>
 80178c2:	4616      	mov	r6, r2
 80178c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80178c8:	fb03 5711 	mls	r7, r3, r1, r5
 80178cc:	5dc7      	ldrb	r7, [r0, r7]
 80178ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80178d2:	462f      	mov	r7, r5
 80178d4:	42bb      	cmp	r3, r7
 80178d6:	460d      	mov	r5, r1
 80178d8:	d9f4      	bls.n	80178c4 <_printf_i+0x110>
 80178da:	2b08      	cmp	r3, #8
 80178dc:	d10b      	bne.n	80178f6 <_printf_i+0x142>
 80178de:	6823      	ldr	r3, [r4, #0]
 80178e0:	07df      	lsls	r7, r3, #31
 80178e2:	d508      	bpl.n	80178f6 <_printf_i+0x142>
 80178e4:	6923      	ldr	r3, [r4, #16]
 80178e6:	6861      	ldr	r1, [r4, #4]
 80178e8:	4299      	cmp	r1, r3
 80178ea:	bfde      	ittt	le
 80178ec:	2330      	movle	r3, #48	@ 0x30
 80178ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80178f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80178f6:	1b92      	subs	r2, r2, r6
 80178f8:	6122      	str	r2, [r4, #16]
 80178fa:	f8cd a000 	str.w	sl, [sp]
 80178fe:	464b      	mov	r3, r9
 8017900:	aa03      	add	r2, sp, #12
 8017902:	4621      	mov	r1, r4
 8017904:	4640      	mov	r0, r8
 8017906:	f7ff fee7 	bl	80176d8 <_printf_common>
 801790a:	3001      	adds	r0, #1
 801790c:	d14a      	bne.n	80179a4 <_printf_i+0x1f0>
 801790e:	f04f 30ff 	mov.w	r0, #4294967295
 8017912:	b004      	add	sp, #16
 8017914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017918:	6823      	ldr	r3, [r4, #0]
 801791a:	f043 0320 	orr.w	r3, r3, #32
 801791e:	6023      	str	r3, [r4, #0]
 8017920:	4832      	ldr	r0, [pc, #200]	@ (80179ec <_printf_i+0x238>)
 8017922:	2778      	movs	r7, #120	@ 0x78
 8017924:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017928:	6823      	ldr	r3, [r4, #0]
 801792a:	6831      	ldr	r1, [r6, #0]
 801792c:	061f      	lsls	r7, r3, #24
 801792e:	f851 5b04 	ldr.w	r5, [r1], #4
 8017932:	d402      	bmi.n	801793a <_printf_i+0x186>
 8017934:	065f      	lsls	r7, r3, #25
 8017936:	bf48      	it	mi
 8017938:	b2ad      	uxthmi	r5, r5
 801793a:	6031      	str	r1, [r6, #0]
 801793c:	07d9      	lsls	r1, r3, #31
 801793e:	bf44      	itt	mi
 8017940:	f043 0320 	orrmi.w	r3, r3, #32
 8017944:	6023      	strmi	r3, [r4, #0]
 8017946:	b11d      	cbz	r5, 8017950 <_printf_i+0x19c>
 8017948:	2310      	movs	r3, #16
 801794a:	e7ad      	b.n	80178a8 <_printf_i+0xf4>
 801794c:	4826      	ldr	r0, [pc, #152]	@ (80179e8 <_printf_i+0x234>)
 801794e:	e7e9      	b.n	8017924 <_printf_i+0x170>
 8017950:	6823      	ldr	r3, [r4, #0]
 8017952:	f023 0320 	bic.w	r3, r3, #32
 8017956:	6023      	str	r3, [r4, #0]
 8017958:	e7f6      	b.n	8017948 <_printf_i+0x194>
 801795a:	4616      	mov	r6, r2
 801795c:	e7bd      	b.n	80178da <_printf_i+0x126>
 801795e:	6833      	ldr	r3, [r6, #0]
 8017960:	6825      	ldr	r5, [r4, #0]
 8017962:	6961      	ldr	r1, [r4, #20]
 8017964:	1d18      	adds	r0, r3, #4
 8017966:	6030      	str	r0, [r6, #0]
 8017968:	062e      	lsls	r6, r5, #24
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	d501      	bpl.n	8017972 <_printf_i+0x1be>
 801796e:	6019      	str	r1, [r3, #0]
 8017970:	e002      	b.n	8017978 <_printf_i+0x1c4>
 8017972:	0668      	lsls	r0, r5, #25
 8017974:	d5fb      	bpl.n	801796e <_printf_i+0x1ba>
 8017976:	8019      	strh	r1, [r3, #0]
 8017978:	2300      	movs	r3, #0
 801797a:	6123      	str	r3, [r4, #16]
 801797c:	4616      	mov	r6, r2
 801797e:	e7bc      	b.n	80178fa <_printf_i+0x146>
 8017980:	6833      	ldr	r3, [r6, #0]
 8017982:	1d1a      	adds	r2, r3, #4
 8017984:	6032      	str	r2, [r6, #0]
 8017986:	681e      	ldr	r6, [r3, #0]
 8017988:	6862      	ldr	r2, [r4, #4]
 801798a:	2100      	movs	r1, #0
 801798c:	4630      	mov	r0, r6
 801798e:	f7e8 fc47 	bl	8000220 <memchr>
 8017992:	b108      	cbz	r0, 8017998 <_printf_i+0x1e4>
 8017994:	1b80      	subs	r0, r0, r6
 8017996:	6060      	str	r0, [r4, #4]
 8017998:	6863      	ldr	r3, [r4, #4]
 801799a:	6123      	str	r3, [r4, #16]
 801799c:	2300      	movs	r3, #0
 801799e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80179a2:	e7aa      	b.n	80178fa <_printf_i+0x146>
 80179a4:	6923      	ldr	r3, [r4, #16]
 80179a6:	4632      	mov	r2, r6
 80179a8:	4649      	mov	r1, r9
 80179aa:	4640      	mov	r0, r8
 80179ac:	47d0      	blx	sl
 80179ae:	3001      	adds	r0, #1
 80179b0:	d0ad      	beq.n	801790e <_printf_i+0x15a>
 80179b2:	6823      	ldr	r3, [r4, #0]
 80179b4:	079b      	lsls	r3, r3, #30
 80179b6:	d413      	bmi.n	80179e0 <_printf_i+0x22c>
 80179b8:	68e0      	ldr	r0, [r4, #12]
 80179ba:	9b03      	ldr	r3, [sp, #12]
 80179bc:	4298      	cmp	r0, r3
 80179be:	bfb8      	it	lt
 80179c0:	4618      	movlt	r0, r3
 80179c2:	e7a6      	b.n	8017912 <_printf_i+0x15e>
 80179c4:	2301      	movs	r3, #1
 80179c6:	4632      	mov	r2, r6
 80179c8:	4649      	mov	r1, r9
 80179ca:	4640      	mov	r0, r8
 80179cc:	47d0      	blx	sl
 80179ce:	3001      	adds	r0, #1
 80179d0:	d09d      	beq.n	801790e <_printf_i+0x15a>
 80179d2:	3501      	adds	r5, #1
 80179d4:	68e3      	ldr	r3, [r4, #12]
 80179d6:	9903      	ldr	r1, [sp, #12]
 80179d8:	1a5b      	subs	r3, r3, r1
 80179da:	42ab      	cmp	r3, r5
 80179dc:	dcf2      	bgt.n	80179c4 <_printf_i+0x210>
 80179de:	e7eb      	b.n	80179b8 <_printf_i+0x204>
 80179e0:	2500      	movs	r5, #0
 80179e2:	f104 0619 	add.w	r6, r4, #25
 80179e6:	e7f5      	b.n	80179d4 <_printf_i+0x220>
 80179e8:	0801c1ea 	.word	0x0801c1ea
 80179ec:	0801c1fb 	.word	0x0801c1fb

080179f0 <std>:
 80179f0:	2300      	movs	r3, #0
 80179f2:	b510      	push	{r4, lr}
 80179f4:	4604      	mov	r4, r0
 80179f6:	e9c0 3300 	strd	r3, r3, [r0]
 80179fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80179fe:	6083      	str	r3, [r0, #8]
 8017a00:	8181      	strh	r1, [r0, #12]
 8017a02:	6643      	str	r3, [r0, #100]	@ 0x64
 8017a04:	81c2      	strh	r2, [r0, #14]
 8017a06:	6183      	str	r3, [r0, #24]
 8017a08:	4619      	mov	r1, r3
 8017a0a:	2208      	movs	r2, #8
 8017a0c:	305c      	adds	r0, #92	@ 0x5c
 8017a0e:	f000 f966 	bl	8017cde <memset>
 8017a12:	4b0d      	ldr	r3, [pc, #52]	@ (8017a48 <std+0x58>)
 8017a14:	6263      	str	r3, [r4, #36]	@ 0x24
 8017a16:	4b0d      	ldr	r3, [pc, #52]	@ (8017a4c <std+0x5c>)
 8017a18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8017a50 <std+0x60>)
 8017a1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8017a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8017a54 <std+0x64>)
 8017a20:	6323      	str	r3, [r4, #48]	@ 0x30
 8017a22:	4b0d      	ldr	r3, [pc, #52]	@ (8017a58 <std+0x68>)
 8017a24:	6224      	str	r4, [r4, #32]
 8017a26:	429c      	cmp	r4, r3
 8017a28:	d006      	beq.n	8017a38 <std+0x48>
 8017a2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8017a2e:	4294      	cmp	r4, r2
 8017a30:	d002      	beq.n	8017a38 <std+0x48>
 8017a32:	33d0      	adds	r3, #208	@ 0xd0
 8017a34:	429c      	cmp	r4, r3
 8017a36:	d105      	bne.n	8017a44 <std+0x54>
 8017a38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017a40:	f000 b9ca 	b.w	8017dd8 <__retarget_lock_init_recursive>
 8017a44:	bd10      	pop	{r4, pc}
 8017a46:	bf00      	nop
 8017a48:	08017c25 	.word	0x08017c25
 8017a4c:	08017c47 	.word	0x08017c47
 8017a50:	08017c7f 	.word	0x08017c7f
 8017a54:	08017ca3 	.word	0x08017ca3
 8017a58:	20003d0c 	.word	0x20003d0c

08017a5c <stdio_exit_handler>:
 8017a5c:	4a02      	ldr	r2, [pc, #8]	@ (8017a68 <stdio_exit_handler+0xc>)
 8017a5e:	4903      	ldr	r1, [pc, #12]	@ (8017a6c <stdio_exit_handler+0x10>)
 8017a60:	4803      	ldr	r0, [pc, #12]	@ (8017a70 <stdio_exit_handler+0x14>)
 8017a62:	f000 b869 	b.w	8017b38 <_fwalk_sglue>
 8017a66:	bf00      	nop
 8017a68:	200001a0 	.word	0x200001a0
 8017a6c:	0801975d 	.word	0x0801975d
 8017a70:	200001b0 	.word	0x200001b0

08017a74 <cleanup_stdio>:
 8017a74:	6841      	ldr	r1, [r0, #4]
 8017a76:	4b0c      	ldr	r3, [pc, #48]	@ (8017aa8 <cleanup_stdio+0x34>)
 8017a78:	4299      	cmp	r1, r3
 8017a7a:	b510      	push	{r4, lr}
 8017a7c:	4604      	mov	r4, r0
 8017a7e:	d001      	beq.n	8017a84 <cleanup_stdio+0x10>
 8017a80:	f001 fe6c 	bl	801975c <_fflush_r>
 8017a84:	68a1      	ldr	r1, [r4, #8]
 8017a86:	4b09      	ldr	r3, [pc, #36]	@ (8017aac <cleanup_stdio+0x38>)
 8017a88:	4299      	cmp	r1, r3
 8017a8a:	d002      	beq.n	8017a92 <cleanup_stdio+0x1e>
 8017a8c:	4620      	mov	r0, r4
 8017a8e:	f001 fe65 	bl	801975c <_fflush_r>
 8017a92:	68e1      	ldr	r1, [r4, #12]
 8017a94:	4b06      	ldr	r3, [pc, #24]	@ (8017ab0 <cleanup_stdio+0x3c>)
 8017a96:	4299      	cmp	r1, r3
 8017a98:	d004      	beq.n	8017aa4 <cleanup_stdio+0x30>
 8017a9a:	4620      	mov	r0, r4
 8017a9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017aa0:	f001 be5c 	b.w	801975c <_fflush_r>
 8017aa4:	bd10      	pop	{r4, pc}
 8017aa6:	bf00      	nop
 8017aa8:	20003d0c 	.word	0x20003d0c
 8017aac:	20003d74 	.word	0x20003d74
 8017ab0:	20003ddc 	.word	0x20003ddc

08017ab4 <global_stdio_init.part.0>:
 8017ab4:	b510      	push	{r4, lr}
 8017ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8017ae4 <global_stdio_init.part.0+0x30>)
 8017ab8:	4c0b      	ldr	r4, [pc, #44]	@ (8017ae8 <global_stdio_init.part.0+0x34>)
 8017aba:	4a0c      	ldr	r2, [pc, #48]	@ (8017aec <global_stdio_init.part.0+0x38>)
 8017abc:	601a      	str	r2, [r3, #0]
 8017abe:	4620      	mov	r0, r4
 8017ac0:	2200      	movs	r2, #0
 8017ac2:	2104      	movs	r1, #4
 8017ac4:	f7ff ff94 	bl	80179f0 <std>
 8017ac8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017acc:	2201      	movs	r2, #1
 8017ace:	2109      	movs	r1, #9
 8017ad0:	f7ff ff8e 	bl	80179f0 <std>
 8017ad4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017ad8:	2202      	movs	r2, #2
 8017ada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017ade:	2112      	movs	r1, #18
 8017ae0:	f7ff bf86 	b.w	80179f0 <std>
 8017ae4:	20003e44 	.word	0x20003e44
 8017ae8:	20003d0c 	.word	0x20003d0c
 8017aec:	08017a5d 	.word	0x08017a5d

08017af0 <__sfp_lock_acquire>:
 8017af0:	4801      	ldr	r0, [pc, #4]	@ (8017af8 <__sfp_lock_acquire+0x8>)
 8017af2:	f000 b972 	b.w	8017dda <__retarget_lock_acquire_recursive>
 8017af6:	bf00      	nop
 8017af8:	20003e4d 	.word	0x20003e4d

08017afc <__sfp_lock_release>:
 8017afc:	4801      	ldr	r0, [pc, #4]	@ (8017b04 <__sfp_lock_release+0x8>)
 8017afe:	f000 b96d 	b.w	8017ddc <__retarget_lock_release_recursive>
 8017b02:	bf00      	nop
 8017b04:	20003e4d 	.word	0x20003e4d

08017b08 <__sinit>:
 8017b08:	b510      	push	{r4, lr}
 8017b0a:	4604      	mov	r4, r0
 8017b0c:	f7ff fff0 	bl	8017af0 <__sfp_lock_acquire>
 8017b10:	6a23      	ldr	r3, [r4, #32]
 8017b12:	b11b      	cbz	r3, 8017b1c <__sinit+0x14>
 8017b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017b18:	f7ff bff0 	b.w	8017afc <__sfp_lock_release>
 8017b1c:	4b04      	ldr	r3, [pc, #16]	@ (8017b30 <__sinit+0x28>)
 8017b1e:	6223      	str	r3, [r4, #32]
 8017b20:	4b04      	ldr	r3, [pc, #16]	@ (8017b34 <__sinit+0x2c>)
 8017b22:	681b      	ldr	r3, [r3, #0]
 8017b24:	2b00      	cmp	r3, #0
 8017b26:	d1f5      	bne.n	8017b14 <__sinit+0xc>
 8017b28:	f7ff ffc4 	bl	8017ab4 <global_stdio_init.part.0>
 8017b2c:	e7f2      	b.n	8017b14 <__sinit+0xc>
 8017b2e:	bf00      	nop
 8017b30:	08017a75 	.word	0x08017a75
 8017b34:	20003e44 	.word	0x20003e44

08017b38 <_fwalk_sglue>:
 8017b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017b3c:	4607      	mov	r7, r0
 8017b3e:	4688      	mov	r8, r1
 8017b40:	4614      	mov	r4, r2
 8017b42:	2600      	movs	r6, #0
 8017b44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017b48:	f1b9 0901 	subs.w	r9, r9, #1
 8017b4c:	d505      	bpl.n	8017b5a <_fwalk_sglue+0x22>
 8017b4e:	6824      	ldr	r4, [r4, #0]
 8017b50:	2c00      	cmp	r4, #0
 8017b52:	d1f7      	bne.n	8017b44 <_fwalk_sglue+0xc>
 8017b54:	4630      	mov	r0, r6
 8017b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b5a:	89ab      	ldrh	r3, [r5, #12]
 8017b5c:	2b01      	cmp	r3, #1
 8017b5e:	d907      	bls.n	8017b70 <_fwalk_sglue+0x38>
 8017b60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017b64:	3301      	adds	r3, #1
 8017b66:	d003      	beq.n	8017b70 <_fwalk_sglue+0x38>
 8017b68:	4629      	mov	r1, r5
 8017b6a:	4638      	mov	r0, r7
 8017b6c:	47c0      	blx	r8
 8017b6e:	4306      	orrs	r6, r0
 8017b70:	3568      	adds	r5, #104	@ 0x68
 8017b72:	e7e9      	b.n	8017b48 <_fwalk_sglue+0x10>

08017b74 <sniprintf>:
 8017b74:	b40c      	push	{r2, r3}
 8017b76:	b530      	push	{r4, r5, lr}
 8017b78:	4b18      	ldr	r3, [pc, #96]	@ (8017bdc <sniprintf+0x68>)
 8017b7a:	1e0c      	subs	r4, r1, #0
 8017b7c:	681d      	ldr	r5, [r3, #0]
 8017b7e:	b09d      	sub	sp, #116	@ 0x74
 8017b80:	da08      	bge.n	8017b94 <sniprintf+0x20>
 8017b82:	238b      	movs	r3, #139	@ 0x8b
 8017b84:	602b      	str	r3, [r5, #0]
 8017b86:	f04f 30ff 	mov.w	r0, #4294967295
 8017b8a:	b01d      	add	sp, #116	@ 0x74
 8017b8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017b90:	b002      	add	sp, #8
 8017b92:	4770      	bx	lr
 8017b94:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017b98:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017b9c:	f04f 0300 	mov.w	r3, #0
 8017ba0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017ba2:	bf14      	ite	ne
 8017ba4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017ba8:	4623      	moveq	r3, r4
 8017baa:	9304      	str	r3, [sp, #16]
 8017bac:	9307      	str	r3, [sp, #28]
 8017bae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017bb2:	9002      	str	r0, [sp, #8]
 8017bb4:	9006      	str	r0, [sp, #24]
 8017bb6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017bba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017bbc:	ab21      	add	r3, sp, #132	@ 0x84
 8017bbe:	a902      	add	r1, sp, #8
 8017bc0:	4628      	mov	r0, r5
 8017bc2:	9301      	str	r3, [sp, #4]
 8017bc4:	f001 fc4a 	bl	801945c <_svfiprintf_r>
 8017bc8:	1c43      	adds	r3, r0, #1
 8017bca:	bfbc      	itt	lt
 8017bcc:	238b      	movlt	r3, #139	@ 0x8b
 8017bce:	602b      	strlt	r3, [r5, #0]
 8017bd0:	2c00      	cmp	r4, #0
 8017bd2:	d0da      	beq.n	8017b8a <sniprintf+0x16>
 8017bd4:	9b02      	ldr	r3, [sp, #8]
 8017bd6:	2200      	movs	r2, #0
 8017bd8:	701a      	strb	r2, [r3, #0]
 8017bda:	e7d6      	b.n	8017b8a <sniprintf+0x16>
 8017bdc:	200001ac 	.word	0x200001ac

08017be0 <siprintf>:
 8017be0:	b40e      	push	{r1, r2, r3}
 8017be2:	b510      	push	{r4, lr}
 8017be4:	b09d      	sub	sp, #116	@ 0x74
 8017be6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017be8:	9002      	str	r0, [sp, #8]
 8017bea:	9006      	str	r0, [sp, #24]
 8017bec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017bf0:	480a      	ldr	r0, [pc, #40]	@ (8017c1c <siprintf+0x3c>)
 8017bf2:	9107      	str	r1, [sp, #28]
 8017bf4:	9104      	str	r1, [sp, #16]
 8017bf6:	490a      	ldr	r1, [pc, #40]	@ (8017c20 <siprintf+0x40>)
 8017bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8017bfc:	9105      	str	r1, [sp, #20]
 8017bfe:	2400      	movs	r4, #0
 8017c00:	a902      	add	r1, sp, #8
 8017c02:	6800      	ldr	r0, [r0, #0]
 8017c04:	9301      	str	r3, [sp, #4]
 8017c06:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017c08:	f001 fc28 	bl	801945c <_svfiprintf_r>
 8017c0c:	9b02      	ldr	r3, [sp, #8]
 8017c0e:	701c      	strb	r4, [r3, #0]
 8017c10:	b01d      	add	sp, #116	@ 0x74
 8017c12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c16:	b003      	add	sp, #12
 8017c18:	4770      	bx	lr
 8017c1a:	bf00      	nop
 8017c1c:	200001ac 	.word	0x200001ac
 8017c20:	ffff0208 	.word	0xffff0208

08017c24 <__sread>:
 8017c24:	b510      	push	{r4, lr}
 8017c26:	460c      	mov	r4, r1
 8017c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c2c:	f000 f886 	bl	8017d3c <_read_r>
 8017c30:	2800      	cmp	r0, #0
 8017c32:	bfab      	itete	ge
 8017c34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017c36:	89a3      	ldrhlt	r3, [r4, #12]
 8017c38:	181b      	addge	r3, r3, r0
 8017c3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017c3e:	bfac      	ite	ge
 8017c40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017c42:	81a3      	strhlt	r3, [r4, #12]
 8017c44:	bd10      	pop	{r4, pc}

08017c46 <__swrite>:
 8017c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c4a:	461f      	mov	r7, r3
 8017c4c:	898b      	ldrh	r3, [r1, #12]
 8017c4e:	05db      	lsls	r3, r3, #23
 8017c50:	4605      	mov	r5, r0
 8017c52:	460c      	mov	r4, r1
 8017c54:	4616      	mov	r6, r2
 8017c56:	d505      	bpl.n	8017c64 <__swrite+0x1e>
 8017c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c5c:	2302      	movs	r3, #2
 8017c5e:	2200      	movs	r2, #0
 8017c60:	f000 f85a 	bl	8017d18 <_lseek_r>
 8017c64:	89a3      	ldrh	r3, [r4, #12]
 8017c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017c6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017c6e:	81a3      	strh	r3, [r4, #12]
 8017c70:	4632      	mov	r2, r6
 8017c72:	463b      	mov	r3, r7
 8017c74:	4628      	mov	r0, r5
 8017c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c7a:	f000 b871 	b.w	8017d60 <_write_r>

08017c7e <__sseek>:
 8017c7e:	b510      	push	{r4, lr}
 8017c80:	460c      	mov	r4, r1
 8017c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c86:	f000 f847 	bl	8017d18 <_lseek_r>
 8017c8a:	1c43      	adds	r3, r0, #1
 8017c8c:	89a3      	ldrh	r3, [r4, #12]
 8017c8e:	bf15      	itete	ne
 8017c90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017c92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017c96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017c9a:	81a3      	strheq	r3, [r4, #12]
 8017c9c:	bf18      	it	ne
 8017c9e:	81a3      	strhne	r3, [r4, #12]
 8017ca0:	bd10      	pop	{r4, pc}

08017ca2 <__sclose>:
 8017ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ca6:	f000 b827 	b.w	8017cf8 <_close_r>

08017caa <memmove>:
 8017caa:	4288      	cmp	r0, r1
 8017cac:	b510      	push	{r4, lr}
 8017cae:	eb01 0402 	add.w	r4, r1, r2
 8017cb2:	d902      	bls.n	8017cba <memmove+0x10>
 8017cb4:	4284      	cmp	r4, r0
 8017cb6:	4623      	mov	r3, r4
 8017cb8:	d807      	bhi.n	8017cca <memmove+0x20>
 8017cba:	1e43      	subs	r3, r0, #1
 8017cbc:	42a1      	cmp	r1, r4
 8017cbe:	d008      	beq.n	8017cd2 <memmove+0x28>
 8017cc0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017cc4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017cc8:	e7f8      	b.n	8017cbc <memmove+0x12>
 8017cca:	4402      	add	r2, r0
 8017ccc:	4601      	mov	r1, r0
 8017cce:	428a      	cmp	r2, r1
 8017cd0:	d100      	bne.n	8017cd4 <memmove+0x2a>
 8017cd2:	bd10      	pop	{r4, pc}
 8017cd4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017cd8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017cdc:	e7f7      	b.n	8017cce <memmove+0x24>

08017cde <memset>:
 8017cde:	4402      	add	r2, r0
 8017ce0:	4603      	mov	r3, r0
 8017ce2:	4293      	cmp	r3, r2
 8017ce4:	d100      	bne.n	8017ce8 <memset+0xa>
 8017ce6:	4770      	bx	lr
 8017ce8:	f803 1b01 	strb.w	r1, [r3], #1
 8017cec:	e7f9      	b.n	8017ce2 <memset+0x4>
	...

08017cf0 <_localeconv_r>:
 8017cf0:	4800      	ldr	r0, [pc, #0]	@ (8017cf4 <_localeconv_r+0x4>)
 8017cf2:	4770      	bx	lr
 8017cf4:	200002ec 	.word	0x200002ec

08017cf8 <_close_r>:
 8017cf8:	b538      	push	{r3, r4, r5, lr}
 8017cfa:	4d06      	ldr	r5, [pc, #24]	@ (8017d14 <_close_r+0x1c>)
 8017cfc:	2300      	movs	r3, #0
 8017cfe:	4604      	mov	r4, r0
 8017d00:	4608      	mov	r0, r1
 8017d02:	602b      	str	r3, [r5, #0]
 8017d04:	f7ec fcbe 	bl	8004684 <_close>
 8017d08:	1c43      	adds	r3, r0, #1
 8017d0a:	d102      	bne.n	8017d12 <_close_r+0x1a>
 8017d0c:	682b      	ldr	r3, [r5, #0]
 8017d0e:	b103      	cbz	r3, 8017d12 <_close_r+0x1a>
 8017d10:	6023      	str	r3, [r4, #0]
 8017d12:	bd38      	pop	{r3, r4, r5, pc}
 8017d14:	20003e48 	.word	0x20003e48

08017d18 <_lseek_r>:
 8017d18:	b538      	push	{r3, r4, r5, lr}
 8017d1a:	4d07      	ldr	r5, [pc, #28]	@ (8017d38 <_lseek_r+0x20>)
 8017d1c:	4604      	mov	r4, r0
 8017d1e:	4608      	mov	r0, r1
 8017d20:	4611      	mov	r1, r2
 8017d22:	2200      	movs	r2, #0
 8017d24:	602a      	str	r2, [r5, #0]
 8017d26:	461a      	mov	r2, r3
 8017d28:	f7ec fcd3 	bl	80046d2 <_lseek>
 8017d2c:	1c43      	adds	r3, r0, #1
 8017d2e:	d102      	bne.n	8017d36 <_lseek_r+0x1e>
 8017d30:	682b      	ldr	r3, [r5, #0]
 8017d32:	b103      	cbz	r3, 8017d36 <_lseek_r+0x1e>
 8017d34:	6023      	str	r3, [r4, #0]
 8017d36:	bd38      	pop	{r3, r4, r5, pc}
 8017d38:	20003e48 	.word	0x20003e48

08017d3c <_read_r>:
 8017d3c:	b538      	push	{r3, r4, r5, lr}
 8017d3e:	4d07      	ldr	r5, [pc, #28]	@ (8017d5c <_read_r+0x20>)
 8017d40:	4604      	mov	r4, r0
 8017d42:	4608      	mov	r0, r1
 8017d44:	4611      	mov	r1, r2
 8017d46:	2200      	movs	r2, #0
 8017d48:	602a      	str	r2, [r5, #0]
 8017d4a:	461a      	mov	r2, r3
 8017d4c:	f7ec fc61 	bl	8004612 <_read>
 8017d50:	1c43      	adds	r3, r0, #1
 8017d52:	d102      	bne.n	8017d5a <_read_r+0x1e>
 8017d54:	682b      	ldr	r3, [r5, #0]
 8017d56:	b103      	cbz	r3, 8017d5a <_read_r+0x1e>
 8017d58:	6023      	str	r3, [r4, #0]
 8017d5a:	bd38      	pop	{r3, r4, r5, pc}
 8017d5c:	20003e48 	.word	0x20003e48

08017d60 <_write_r>:
 8017d60:	b538      	push	{r3, r4, r5, lr}
 8017d62:	4d07      	ldr	r5, [pc, #28]	@ (8017d80 <_write_r+0x20>)
 8017d64:	4604      	mov	r4, r0
 8017d66:	4608      	mov	r0, r1
 8017d68:	4611      	mov	r1, r2
 8017d6a:	2200      	movs	r2, #0
 8017d6c:	602a      	str	r2, [r5, #0]
 8017d6e:	461a      	mov	r2, r3
 8017d70:	f7ec fc6c 	bl	800464c <_write>
 8017d74:	1c43      	adds	r3, r0, #1
 8017d76:	d102      	bne.n	8017d7e <_write_r+0x1e>
 8017d78:	682b      	ldr	r3, [r5, #0]
 8017d7a:	b103      	cbz	r3, 8017d7e <_write_r+0x1e>
 8017d7c:	6023      	str	r3, [r4, #0]
 8017d7e:	bd38      	pop	{r3, r4, r5, pc}
 8017d80:	20003e48 	.word	0x20003e48

08017d84 <__errno>:
 8017d84:	4b01      	ldr	r3, [pc, #4]	@ (8017d8c <__errno+0x8>)
 8017d86:	6818      	ldr	r0, [r3, #0]
 8017d88:	4770      	bx	lr
 8017d8a:	bf00      	nop
 8017d8c:	200001ac 	.word	0x200001ac

08017d90 <__libc_init_array>:
 8017d90:	b570      	push	{r4, r5, r6, lr}
 8017d92:	4d0d      	ldr	r5, [pc, #52]	@ (8017dc8 <__libc_init_array+0x38>)
 8017d94:	4c0d      	ldr	r4, [pc, #52]	@ (8017dcc <__libc_init_array+0x3c>)
 8017d96:	1b64      	subs	r4, r4, r5
 8017d98:	10a4      	asrs	r4, r4, #2
 8017d9a:	2600      	movs	r6, #0
 8017d9c:	42a6      	cmp	r6, r4
 8017d9e:	d109      	bne.n	8017db4 <__libc_init_array+0x24>
 8017da0:	4d0b      	ldr	r5, [pc, #44]	@ (8017dd0 <__libc_init_array+0x40>)
 8017da2:	4c0c      	ldr	r4, [pc, #48]	@ (8017dd4 <__libc_init_array+0x44>)
 8017da4:	f002 f850 	bl	8019e48 <_init>
 8017da8:	1b64      	subs	r4, r4, r5
 8017daa:	10a4      	asrs	r4, r4, #2
 8017dac:	2600      	movs	r6, #0
 8017dae:	42a6      	cmp	r6, r4
 8017db0:	d105      	bne.n	8017dbe <__libc_init_array+0x2e>
 8017db2:	bd70      	pop	{r4, r5, r6, pc}
 8017db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8017db8:	4798      	blx	r3
 8017dba:	3601      	adds	r6, #1
 8017dbc:	e7ee      	b.n	8017d9c <__libc_init_array+0xc>
 8017dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8017dc2:	4798      	blx	r3
 8017dc4:	3601      	adds	r6, #1
 8017dc6:	e7f2      	b.n	8017dae <__libc_init_array+0x1e>
 8017dc8:	0801c554 	.word	0x0801c554
 8017dcc:	0801c554 	.word	0x0801c554
 8017dd0:	0801c554 	.word	0x0801c554
 8017dd4:	0801c558 	.word	0x0801c558

08017dd8 <__retarget_lock_init_recursive>:
 8017dd8:	4770      	bx	lr

08017dda <__retarget_lock_acquire_recursive>:
 8017dda:	4770      	bx	lr

08017ddc <__retarget_lock_release_recursive>:
 8017ddc:	4770      	bx	lr

08017dde <memcpy>:
 8017dde:	440a      	add	r2, r1
 8017de0:	4291      	cmp	r1, r2
 8017de2:	f100 33ff 	add.w	r3, r0, #4294967295
 8017de6:	d100      	bne.n	8017dea <memcpy+0xc>
 8017de8:	4770      	bx	lr
 8017dea:	b510      	push	{r4, lr}
 8017dec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017df0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017df4:	4291      	cmp	r1, r2
 8017df6:	d1f9      	bne.n	8017dec <memcpy+0xe>
 8017df8:	bd10      	pop	{r4, pc}

08017dfa <quorem>:
 8017dfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017dfe:	6903      	ldr	r3, [r0, #16]
 8017e00:	690c      	ldr	r4, [r1, #16]
 8017e02:	42a3      	cmp	r3, r4
 8017e04:	4607      	mov	r7, r0
 8017e06:	db7e      	blt.n	8017f06 <quorem+0x10c>
 8017e08:	3c01      	subs	r4, #1
 8017e0a:	f101 0814 	add.w	r8, r1, #20
 8017e0e:	00a3      	lsls	r3, r4, #2
 8017e10:	f100 0514 	add.w	r5, r0, #20
 8017e14:	9300      	str	r3, [sp, #0]
 8017e16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017e1a:	9301      	str	r3, [sp, #4]
 8017e1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017e20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017e24:	3301      	adds	r3, #1
 8017e26:	429a      	cmp	r2, r3
 8017e28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017e2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8017e30:	d32e      	bcc.n	8017e90 <quorem+0x96>
 8017e32:	f04f 0a00 	mov.w	sl, #0
 8017e36:	46c4      	mov	ip, r8
 8017e38:	46ae      	mov	lr, r5
 8017e3a:	46d3      	mov	fp, sl
 8017e3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017e40:	b298      	uxth	r0, r3
 8017e42:	fb06 a000 	mla	r0, r6, r0, sl
 8017e46:	0c02      	lsrs	r2, r0, #16
 8017e48:	0c1b      	lsrs	r3, r3, #16
 8017e4a:	fb06 2303 	mla	r3, r6, r3, r2
 8017e4e:	f8de 2000 	ldr.w	r2, [lr]
 8017e52:	b280      	uxth	r0, r0
 8017e54:	b292      	uxth	r2, r2
 8017e56:	1a12      	subs	r2, r2, r0
 8017e58:	445a      	add	r2, fp
 8017e5a:	f8de 0000 	ldr.w	r0, [lr]
 8017e5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017e62:	b29b      	uxth	r3, r3
 8017e64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8017e68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8017e6c:	b292      	uxth	r2, r2
 8017e6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8017e72:	45e1      	cmp	r9, ip
 8017e74:	f84e 2b04 	str.w	r2, [lr], #4
 8017e78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8017e7c:	d2de      	bcs.n	8017e3c <quorem+0x42>
 8017e7e:	9b00      	ldr	r3, [sp, #0]
 8017e80:	58eb      	ldr	r3, [r5, r3]
 8017e82:	b92b      	cbnz	r3, 8017e90 <quorem+0x96>
 8017e84:	9b01      	ldr	r3, [sp, #4]
 8017e86:	3b04      	subs	r3, #4
 8017e88:	429d      	cmp	r5, r3
 8017e8a:	461a      	mov	r2, r3
 8017e8c:	d32f      	bcc.n	8017eee <quorem+0xf4>
 8017e8e:	613c      	str	r4, [r7, #16]
 8017e90:	4638      	mov	r0, r7
 8017e92:	f001 f97f 	bl	8019194 <__mcmp>
 8017e96:	2800      	cmp	r0, #0
 8017e98:	db25      	blt.n	8017ee6 <quorem+0xec>
 8017e9a:	4629      	mov	r1, r5
 8017e9c:	2000      	movs	r0, #0
 8017e9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8017ea2:	f8d1 c000 	ldr.w	ip, [r1]
 8017ea6:	fa1f fe82 	uxth.w	lr, r2
 8017eaa:	fa1f f38c 	uxth.w	r3, ip
 8017eae:	eba3 030e 	sub.w	r3, r3, lr
 8017eb2:	4403      	add	r3, r0
 8017eb4:	0c12      	lsrs	r2, r2, #16
 8017eb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8017eba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8017ebe:	b29b      	uxth	r3, r3
 8017ec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017ec4:	45c1      	cmp	r9, r8
 8017ec6:	f841 3b04 	str.w	r3, [r1], #4
 8017eca:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017ece:	d2e6      	bcs.n	8017e9e <quorem+0xa4>
 8017ed0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017ed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017ed8:	b922      	cbnz	r2, 8017ee4 <quorem+0xea>
 8017eda:	3b04      	subs	r3, #4
 8017edc:	429d      	cmp	r5, r3
 8017ede:	461a      	mov	r2, r3
 8017ee0:	d30b      	bcc.n	8017efa <quorem+0x100>
 8017ee2:	613c      	str	r4, [r7, #16]
 8017ee4:	3601      	adds	r6, #1
 8017ee6:	4630      	mov	r0, r6
 8017ee8:	b003      	add	sp, #12
 8017eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017eee:	6812      	ldr	r2, [r2, #0]
 8017ef0:	3b04      	subs	r3, #4
 8017ef2:	2a00      	cmp	r2, #0
 8017ef4:	d1cb      	bne.n	8017e8e <quorem+0x94>
 8017ef6:	3c01      	subs	r4, #1
 8017ef8:	e7c6      	b.n	8017e88 <quorem+0x8e>
 8017efa:	6812      	ldr	r2, [r2, #0]
 8017efc:	3b04      	subs	r3, #4
 8017efe:	2a00      	cmp	r2, #0
 8017f00:	d1ef      	bne.n	8017ee2 <quorem+0xe8>
 8017f02:	3c01      	subs	r4, #1
 8017f04:	e7ea      	b.n	8017edc <quorem+0xe2>
 8017f06:	2000      	movs	r0, #0
 8017f08:	e7ee      	b.n	8017ee8 <quorem+0xee>
 8017f0a:	0000      	movs	r0, r0
 8017f0c:	0000      	movs	r0, r0
	...

08017f10 <_dtoa_r>:
 8017f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f14:	69c7      	ldr	r7, [r0, #28]
 8017f16:	b097      	sub	sp, #92	@ 0x5c
 8017f18:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017f1c:	ec55 4b10 	vmov	r4, r5, d0
 8017f20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8017f22:	9107      	str	r1, [sp, #28]
 8017f24:	4681      	mov	r9, r0
 8017f26:	920c      	str	r2, [sp, #48]	@ 0x30
 8017f28:	9311      	str	r3, [sp, #68]	@ 0x44
 8017f2a:	b97f      	cbnz	r7, 8017f4c <_dtoa_r+0x3c>
 8017f2c:	2010      	movs	r0, #16
 8017f2e:	f000 fe09 	bl	8018b44 <malloc>
 8017f32:	4602      	mov	r2, r0
 8017f34:	f8c9 001c 	str.w	r0, [r9, #28]
 8017f38:	b920      	cbnz	r0, 8017f44 <_dtoa_r+0x34>
 8017f3a:	4ba9      	ldr	r3, [pc, #676]	@ (80181e0 <_dtoa_r+0x2d0>)
 8017f3c:	21ef      	movs	r1, #239	@ 0xef
 8017f3e:	48a9      	ldr	r0, [pc, #676]	@ (80181e4 <_dtoa_r+0x2d4>)
 8017f40:	f001 fc44 	bl	80197cc <__assert_func>
 8017f44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017f48:	6007      	str	r7, [r0, #0]
 8017f4a:	60c7      	str	r7, [r0, #12]
 8017f4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017f50:	6819      	ldr	r1, [r3, #0]
 8017f52:	b159      	cbz	r1, 8017f6c <_dtoa_r+0x5c>
 8017f54:	685a      	ldr	r2, [r3, #4]
 8017f56:	604a      	str	r2, [r1, #4]
 8017f58:	2301      	movs	r3, #1
 8017f5a:	4093      	lsls	r3, r2
 8017f5c:	608b      	str	r3, [r1, #8]
 8017f5e:	4648      	mov	r0, r9
 8017f60:	f000 fee6 	bl	8018d30 <_Bfree>
 8017f64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017f68:	2200      	movs	r2, #0
 8017f6a:	601a      	str	r2, [r3, #0]
 8017f6c:	1e2b      	subs	r3, r5, #0
 8017f6e:	bfb9      	ittee	lt
 8017f70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8017f74:	9305      	strlt	r3, [sp, #20]
 8017f76:	2300      	movge	r3, #0
 8017f78:	6033      	strge	r3, [r6, #0]
 8017f7a:	9f05      	ldr	r7, [sp, #20]
 8017f7c:	4b9a      	ldr	r3, [pc, #616]	@ (80181e8 <_dtoa_r+0x2d8>)
 8017f7e:	bfbc      	itt	lt
 8017f80:	2201      	movlt	r2, #1
 8017f82:	6032      	strlt	r2, [r6, #0]
 8017f84:	43bb      	bics	r3, r7
 8017f86:	d112      	bne.n	8017fae <_dtoa_r+0x9e>
 8017f88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017f8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8017f8e:	6013      	str	r3, [r2, #0]
 8017f90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017f94:	4323      	orrs	r3, r4
 8017f96:	f000 855a 	beq.w	8018a4e <_dtoa_r+0xb3e>
 8017f9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017f9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80181fc <_dtoa_r+0x2ec>
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	f000 855c 	beq.w	8018a5e <_dtoa_r+0xb4e>
 8017fa6:	f10a 0303 	add.w	r3, sl, #3
 8017faa:	f000 bd56 	b.w	8018a5a <_dtoa_r+0xb4a>
 8017fae:	ed9d 7b04 	vldr	d7, [sp, #16]
 8017fb2:	2200      	movs	r2, #0
 8017fb4:	ec51 0b17 	vmov	r0, r1, d7
 8017fb8:	2300      	movs	r3, #0
 8017fba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017fbe:	f7e8 fdab 	bl	8000b18 <__aeabi_dcmpeq>
 8017fc2:	4680      	mov	r8, r0
 8017fc4:	b158      	cbz	r0, 8017fde <_dtoa_r+0xce>
 8017fc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017fc8:	2301      	movs	r3, #1
 8017fca:	6013      	str	r3, [r2, #0]
 8017fcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017fce:	b113      	cbz	r3, 8017fd6 <_dtoa_r+0xc6>
 8017fd0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8017fd2:	4b86      	ldr	r3, [pc, #536]	@ (80181ec <_dtoa_r+0x2dc>)
 8017fd4:	6013      	str	r3, [r2, #0]
 8017fd6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018200 <_dtoa_r+0x2f0>
 8017fda:	f000 bd40 	b.w	8018a5e <_dtoa_r+0xb4e>
 8017fde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8017fe2:	aa14      	add	r2, sp, #80	@ 0x50
 8017fe4:	a915      	add	r1, sp, #84	@ 0x54
 8017fe6:	4648      	mov	r0, r9
 8017fe8:	f001 f984 	bl	80192f4 <__d2b>
 8017fec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017ff0:	9002      	str	r0, [sp, #8]
 8017ff2:	2e00      	cmp	r6, #0
 8017ff4:	d078      	beq.n	80180e8 <_dtoa_r+0x1d8>
 8017ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017ff8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8017ffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018004:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018008:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801800c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018010:	4619      	mov	r1, r3
 8018012:	2200      	movs	r2, #0
 8018014:	4b76      	ldr	r3, [pc, #472]	@ (80181f0 <_dtoa_r+0x2e0>)
 8018016:	f7e8 f95f 	bl	80002d8 <__aeabi_dsub>
 801801a:	a36b      	add	r3, pc, #428	@ (adr r3, 80181c8 <_dtoa_r+0x2b8>)
 801801c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018020:	f7e8 fb12 	bl	8000648 <__aeabi_dmul>
 8018024:	a36a      	add	r3, pc, #424	@ (adr r3, 80181d0 <_dtoa_r+0x2c0>)
 8018026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801802a:	f7e8 f957 	bl	80002dc <__adddf3>
 801802e:	4604      	mov	r4, r0
 8018030:	4630      	mov	r0, r6
 8018032:	460d      	mov	r5, r1
 8018034:	f7e8 fa9e 	bl	8000574 <__aeabi_i2d>
 8018038:	a367      	add	r3, pc, #412	@ (adr r3, 80181d8 <_dtoa_r+0x2c8>)
 801803a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801803e:	f7e8 fb03 	bl	8000648 <__aeabi_dmul>
 8018042:	4602      	mov	r2, r0
 8018044:	460b      	mov	r3, r1
 8018046:	4620      	mov	r0, r4
 8018048:	4629      	mov	r1, r5
 801804a:	f7e8 f947 	bl	80002dc <__adddf3>
 801804e:	4604      	mov	r4, r0
 8018050:	460d      	mov	r5, r1
 8018052:	f7e8 fda9 	bl	8000ba8 <__aeabi_d2iz>
 8018056:	2200      	movs	r2, #0
 8018058:	4607      	mov	r7, r0
 801805a:	2300      	movs	r3, #0
 801805c:	4620      	mov	r0, r4
 801805e:	4629      	mov	r1, r5
 8018060:	f7e8 fd64 	bl	8000b2c <__aeabi_dcmplt>
 8018064:	b140      	cbz	r0, 8018078 <_dtoa_r+0x168>
 8018066:	4638      	mov	r0, r7
 8018068:	f7e8 fa84 	bl	8000574 <__aeabi_i2d>
 801806c:	4622      	mov	r2, r4
 801806e:	462b      	mov	r3, r5
 8018070:	f7e8 fd52 	bl	8000b18 <__aeabi_dcmpeq>
 8018074:	b900      	cbnz	r0, 8018078 <_dtoa_r+0x168>
 8018076:	3f01      	subs	r7, #1
 8018078:	2f16      	cmp	r7, #22
 801807a:	d852      	bhi.n	8018122 <_dtoa_r+0x212>
 801807c:	4b5d      	ldr	r3, [pc, #372]	@ (80181f4 <_dtoa_r+0x2e4>)
 801807e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801808a:	f7e8 fd4f 	bl	8000b2c <__aeabi_dcmplt>
 801808e:	2800      	cmp	r0, #0
 8018090:	d049      	beq.n	8018126 <_dtoa_r+0x216>
 8018092:	3f01      	subs	r7, #1
 8018094:	2300      	movs	r3, #0
 8018096:	9310      	str	r3, [sp, #64]	@ 0x40
 8018098:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801809a:	1b9b      	subs	r3, r3, r6
 801809c:	1e5a      	subs	r2, r3, #1
 801809e:	bf45      	ittet	mi
 80180a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80180a4:	9300      	strmi	r3, [sp, #0]
 80180a6:	2300      	movpl	r3, #0
 80180a8:	2300      	movmi	r3, #0
 80180aa:	9206      	str	r2, [sp, #24]
 80180ac:	bf54      	ite	pl
 80180ae:	9300      	strpl	r3, [sp, #0]
 80180b0:	9306      	strmi	r3, [sp, #24]
 80180b2:	2f00      	cmp	r7, #0
 80180b4:	db39      	blt.n	801812a <_dtoa_r+0x21a>
 80180b6:	9b06      	ldr	r3, [sp, #24]
 80180b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80180ba:	443b      	add	r3, r7
 80180bc:	9306      	str	r3, [sp, #24]
 80180be:	2300      	movs	r3, #0
 80180c0:	9308      	str	r3, [sp, #32]
 80180c2:	9b07      	ldr	r3, [sp, #28]
 80180c4:	2b09      	cmp	r3, #9
 80180c6:	d863      	bhi.n	8018190 <_dtoa_r+0x280>
 80180c8:	2b05      	cmp	r3, #5
 80180ca:	bfc4      	itt	gt
 80180cc:	3b04      	subgt	r3, #4
 80180ce:	9307      	strgt	r3, [sp, #28]
 80180d0:	9b07      	ldr	r3, [sp, #28]
 80180d2:	f1a3 0302 	sub.w	r3, r3, #2
 80180d6:	bfcc      	ite	gt
 80180d8:	2400      	movgt	r4, #0
 80180da:	2401      	movle	r4, #1
 80180dc:	2b03      	cmp	r3, #3
 80180de:	d863      	bhi.n	80181a8 <_dtoa_r+0x298>
 80180e0:	e8df f003 	tbb	[pc, r3]
 80180e4:	2b375452 	.word	0x2b375452
 80180e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80180ec:	441e      	add	r6, r3
 80180ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80180f2:	2b20      	cmp	r3, #32
 80180f4:	bfc1      	itttt	gt
 80180f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80180fa:	409f      	lslgt	r7, r3
 80180fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018100:	fa24 f303 	lsrgt.w	r3, r4, r3
 8018104:	bfd6      	itet	le
 8018106:	f1c3 0320 	rsble	r3, r3, #32
 801810a:	ea47 0003 	orrgt.w	r0, r7, r3
 801810e:	fa04 f003 	lslle.w	r0, r4, r3
 8018112:	f7e8 fa1f 	bl	8000554 <__aeabi_ui2d>
 8018116:	2201      	movs	r2, #1
 8018118:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801811c:	3e01      	subs	r6, #1
 801811e:	9212      	str	r2, [sp, #72]	@ 0x48
 8018120:	e776      	b.n	8018010 <_dtoa_r+0x100>
 8018122:	2301      	movs	r3, #1
 8018124:	e7b7      	b.n	8018096 <_dtoa_r+0x186>
 8018126:	9010      	str	r0, [sp, #64]	@ 0x40
 8018128:	e7b6      	b.n	8018098 <_dtoa_r+0x188>
 801812a:	9b00      	ldr	r3, [sp, #0]
 801812c:	1bdb      	subs	r3, r3, r7
 801812e:	9300      	str	r3, [sp, #0]
 8018130:	427b      	negs	r3, r7
 8018132:	9308      	str	r3, [sp, #32]
 8018134:	2300      	movs	r3, #0
 8018136:	930d      	str	r3, [sp, #52]	@ 0x34
 8018138:	e7c3      	b.n	80180c2 <_dtoa_r+0x1b2>
 801813a:	2301      	movs	r3, #1
 801813c:	9309      	str	r3, [sp, #36]	@ 0x24
 801813e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018140:	eb07 0b03 	add.w	fp, r7, r3
 8018144:	f10b 0301 	add.w	r3, fp, #1
 8018148:	2b01      	cmp	r3, #1
 801814a:	9303      	str	r3, [sp, #12]
 801814c:	bfb8      	it	lt
 801814e:	2301      	movlt	r3, #1
 8018150:	e006      	b.n	8018160 <_dtoa_r+0x250>
 8018152:	2301      	movs	r3, #1
 8018154:	9309      	str	r3, [sp, #36]	@ 0x24
 8018156:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018158:	2b00      	cmp	r3, #0
 801815a:	dd28      	ble.n	80181ae <_dtoa_r+0x29e>
 801815c:	469b      	mov	fp, r3
 801815e:	9303      	str	r3, [sp, #12]
 8018160:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8018164:	2100      	movs	r1, #0
 8018166:	2204      	movs	r2, #4
 8018168:	f102 0514 	add.w	r5, r2, #20
 801816c:	429d      	cmp	r5, r3
 801816e:	d926      	bls.n	80181be <_dtoa_r+0x2ae>
 8018170:	6041      	str	r1, [r0, #4]
 8018172:	4648      	mov	r0, r9
 8018174:	f000 fd9c 	bl	8018cb0 <_Balloc>
 8018178:	4682      	mov	sl, r0
 801817a:	2800      	cmp	r0, #0
 801817c:	d142      	bne.n	8018204 <_dtoa_r+0x2f4>
 801817e:	4b1e      	ldr	r3, [pc, #120]	@ (80181f8 <_dtoa_r+0x2e8>)
 8018180:	4602      	mov	r2, r0
 8018182:	f240 11af 	movw	r1, #431	@ 0x1af
 8018186:	e6da      	b.n	8017f3e <_dtoa_r+0x2e>
 8018188:	2300      	movs	r3, #0
 801818a:	e7e3      	b.n	8018154 <_dtoa_r+0x244>
 801818c:	2300      	movs	r3, #0
 801818e:	e7d5      	b.n	801813c <_dtoa_r+0x22c>
 8018190:	2401      	movs	r4, #1
 8018192:	2300      	movs	r3, #0
 8018194:	9307      	str	r3, [sp, #28]
 8018196:	9409      	str	r4, [sp, #36]	@ 0x24
 8018198:	f04f 3bff 	mov.w	fp, #4294967295
 801819c:	2200      	movs	r2, #0
 801819e:	f8cd b00c 	str.w	fp, [sp, #12]
 80181a2:	2312      	movs	r3, #18
 80181a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80181a6:	e7db      	b.n	8018160 <_dtoa_r+0x250>
 80181a8:	2301      	movs	r3, #1
 80181aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80181ac:	e7f4      	b.n	8018198 <_dtoa_r+0x288>
 80181ae:	f04f 0b01 	mov.w	fp, #1
 80181b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80181b6:	465b      	mov	r3, fp
 80181b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80181bc:	e7d0      	b.n	8018160 <_dtoa_r+0x250>
 80181be:	3101      	adds	r1, #1
 80181c0:	0052      	lsls	r2, r2, #1
 80181c2:	e7d1      	b.n	8018168 <_dtoa_r+0x258>
 80181c4:	f3af 8000 	nop.w
 80181c8:	636f4361 	.word	0x636f4361
 80181cc:	3fd287a7 	.word	0x3fd287a7
 80181d0:	8b60c8b3 	.word	0x8b60c8b3
 80181d4:	3fc68a28 	.word	0x3fc68a28
 80181d8:	509f79fb 	.word	0x509f79fb
 80181dc:	3fd34413 	.word	0x3fd34413
 80181e0:	0801c219 	.word	0x0801c219
 80181e4:	0801c230 	.word	0x0801c230
 80181e8:	7ff00000 	.word	0x7ff00000
 80181ec:	0801c1e9 	.word	0x0801c1e9
 80181f0:	3ff80000 	.word	0x3ff80000
 80181f4:	0801c380 	.word	0x0801c380
 80181f8:	0801c288 	.word	0x0801c288
 80181fc:	0801c215 	.word	0x0801c215
 8018200:	0801c1e8 	.word	0x0801c1e8
 8018204:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018208:	6018      	str	r0, [r3, #0]
 801820a:	9b03      	ldr	r3, [sp, #12]
 801820c:	2b0e      	cmp	r3, #14
 801820e:	f200 80a1 	bhi.w	8018354 <_dtoa_r+0x444>
 8018212:	2c00      	cmp	r4, #0
 8018214:	f000 809e 	beq.w	8018354 <_dtoa_r+0x444>
 8018218:	2f00      	cmp	r7, #0
 801821a:	dd33      	ble.n	8018284 <_dtoa_r+0x374>
 801821c:	4b9c      	ldr	r3, [pc, #624]	@ (8018490 <_dtoa_r+0x580>)
 801821e:	f007 020f 	and.w	r2, r7, #15
 8018222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018226:	ed93 7b00 	vldr	d7, [r3]
 801822a:	05f8      	lsls	r0, r7, #23
 801822c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018230:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018234:	d516      	bpl.n	8018264 <_dtoa_r+0x354>
 8018236:	4b97      	ldr	r3, [pc, #604]	@ (8018494 <_dtoa_r+0x584>)
 8018238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801823c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018240:	f7e8 fb2c 	bl	800089c <__aeabi_ddiv>
 8018244:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018248:	f004 040f 	and.w	r4, r4, #15
 801824c:	2603      	movs	r6, #3
 801824e:	4d91      	ldr	r5, [pc, #580]	@ (8018494 <_dtoa_r+0x584>)
 8018250:	b954      	cbnz	r4, 8018268 <_dtoa_r+0x358>
 8018252:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801825a:	f7e8 fb1f 	bl	800089c <__aeabi_ddiv>
 801825e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018262:	e028      	b.n	80182b6 <_dtoa_r+0x3a6>
 8018264:	2602      	movs	r6, #2
 8018266:	e7f2      	b.n	801824e <_dtoa_r+0x33e>
 8018268:	07e1      	lsls	r1, r4, #31
 801826a:	d508      	bpl.n	801827e <_dtoa_r+0x36e>
 801826c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018270:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018274:	f7e8 f9e8 	bl	8000648 <__aeabi_dmul>
 8018278:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801827c:	3601      	adds	r6, #1
 801827e:	1064      	asrs	r4, r4, #1
 8018280:	3508      	adds	r5, #8
 8018282:	e7e5      	b.n	8018250 <_dtoa_r+0x340>
 8018284:	f000 80af 	beq.w	80183e6 <_dtoa_r+0x4d6>
 8018288:	427c      	negs	r4, r7
 801828a:	4b81      	ldr	r3, [pc, #516]	@ (8018490 <_dtoa_r+0x580>)
 801828c:	4d81      	ldr	r5, [pc, #516]	@ (8018494 <_dtoa_r+0x584>)
 801828e:	f004 020f 	and.w	r2, r4, #15
 8018292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801829a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801829e:	f7e8 f9d3 	bl	8000648 <__aeabi_dmul>
 80182a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80182a6:	1124      	asrs	r4, r4, #4
 80182a8:	2300      	movs	r3, #0
 80182aa:	2602      	movs	r6, #2
 80182ac:	2c00      	cmp	r4, #0
 80182ae:	f040 808f 	bne.w	80183d0 <_dtoa_r+0x4c0>
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d1d3      	bne.n	801825e <_dtoa_r+0x34e>
 80182b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80182b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80182bc:	2b00      	cmp	r3, #0
 80182be:	f000 8094 	beq.w	80183ea <_dtoa_r+0x4da>
 80182c2:	4b75      	ldr	r3, [pc, #468]	@ (8018498 <_dtoa_r+0x588>)
 80182c4:	2200      	movs	r2, #0
 80182c6:	4620      	mov	r0, r4
 80182c8:	4629      	mov	r1, r5
 80182ca:	f7e8 fc2f 	bl	8000b2c <__aeabi_dcmplt>
 80182ce:	2800      	cmp	r0, #0
 80182d0:	f000 808b 	beq.w	80183ea <_dtoa_r+0x4da>
 80182d4:	9b03      	ldr	r3, [sp, #12]
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	f000 8087 	beq.w	80183ea <_dtoa_r+0x4da>
 80182dc:	f1bb 0f00 	cmp.w	fp, #0
 80182e0:	dd34      	ble.n	801834c <_dtoa_r+0x43c>
 80182e2:	4620      	mov	r0, r4
 80182e4:	4b6d      	ldr	r3, [pc, #436]	@ (801849c <_dtoa_r+0x58c>)
 80182e6:	2200      	movs	r2, #0
 80182e8:	4629      	mov	r1, r5
 80182ea:	f7e8 f9ad 	bl	8000648 <__aeabi_dmul>
 80182ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80182f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80182f6:	3601      	adds	r6, #1
 80182f8:	465c      	mov	r4, fp
 80182fa:	4630      	mov	r0, r6
 80182fc:	f7e8 f93a 	bl	8000574 <__aeabi_i2d>
 8018300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018304:	f7e8 f9a0 	bl	8000648 <__aeabi_dmul>
 8018308:	4b65      	ldr	r3, [pc, #404]	@ (80184a0 <_dtoa_r+0x590>)
 801830a:	2200      	movs	r2, #0
 801830c:	f7e7 ffe6 	bl	80002dc <__adddf3>
 8018310:	4605      	mov	r5, r0
 8018312:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018316:	2c00      	cmp	r4, #0
 8018318:	d16a      	bne.n	80183f0 <_dtoa_r+0x4e0>
 801831a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801831e:	4b61      	ldr	r3, [pc, #388]	@ (80184a4 <_dtoa_r+0x594>)
 8018320:	2200      	movs	r2, #0
 8018322:	f7e7 ffd9 	bl	80002d8 <__aeabi_dsub>
 8018326:	4602      	mov	r2, r0
 8018328:	460b      	mov	r3, r1
 801832a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801832e:	462a      	mov	r2, r5
 8018330:	4633      	mov	r3, r6
 8018332:	f7e8 fc19 	bl	8000b68 <__aeabi_dcmpgt>
 8018336:	2800      	cmp	r0, #0
 8018338:	f040 8298 	bne.w	801886c <_dtoa_r+0x95c>
 801833c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018340:	462a      	mov	r2, r5
 8018342:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018346:	f7e8 fbf1 	bl	8000b2c <__aeabi_dcmplt>
 801834a:	bb38      	cbnz	r0, 801839c <_dtoa_r+0x48c>
 801834c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018350:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018354:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018356:	2b00      	cmp	r3, #0
 8018358:	f2c0 8157 	blt.w	801860a <_dtoa_r+0x6fa>
 801835c:	2f0e      	cmp	r7, #14
 801835e:	f300 8154 	bgt.w	801860a <_dtoa_r+0x6fa>
 8018362:	4b4b      	ldr	r3, [pc, #300]	@ (8018490 <_dtoa_r+0x580>)
 8018364:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018368:	ed93 7b00 	vldr	d7, [r3]
 801836c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801836e:	2b00      	cmp	r3, #0
 8018370:	ed8d 7b00 	vstr	d7, [sp]
 8018374:	f280 80e5 	bge.w	8018542 <_dtoa_r+0x632>
 8018378:	9b03      	ldr	r3, [sp, #12]
 801837a:	2b00      	cmp	r3, #0
 801837c:	f300 80e1 	bgt.w	8018542 <_dtoa_r+0x632>
 8018380:	d10c      	bne.n	801839c <_dtoa_r+0x48c>
 8018382:	4b48      	ldr	r3, [pc, #288]	@ (80184a4 <_dtoa_r+0x594>)
 8018384:	2200      	movs	r2, #0
 8018386:	ec51 0b17 	vmov	r0, r1, d7
 801838a:	f7e8 f95d 	bl	8000648 <__aeabi_dmul>
 801838e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018392:	f7e8 fbdf 	bl	8000b54 <__aeabi_dcmpge>
 8018396:	2800      	cmp	r0, #0
 8018398:	f000 8266 	beq.w	8018868 <_dtoa_r+0x958>
 801839c:	2400      	movs	r4, #0
 801839e:	4625      	mov	r5, r4
 80183a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80183a2:	4656      	mov	r6, sl
 80183a4:	ea6f 0803 	mvn.w	r8, r3
 80183a8:	2700      	movs	r7, #0
 80183aa:	4621      	mov	r1, r4
 80183ac:	4648      	mov	r0, r9
 80183ae:	f000 fcbf 	bl	8018d30 <_Bfree>
 80183b2:	2d00      	cmp	r5, #0
 80183b4:	f000 80bd 	beq.w	8018532 <_dtoa_r+0x622>
 80183b8:	b12f      	cbz	r7, 80183c6 <_dtoa_r+0x4b6>
 80183ba:	42af      	cmp	r7, r5
 80183bc:	d003      	beq.n	80183c6 <_dtoa_r+0x4b6>
 80183be:	4639      	mov	r1, r7
 80183c0:	4648      	mov	r0, r9
 80183c2:	f000 fcb5 	bl	8018d30 <_Bfree>
 80183c6:	4629      	mov	r1, r5
 80183c8:	4648      	mov	r0, r9
 80183ca:	f000 fcb1 	bl	8018d30 <_Bfree>
 80183ce:	e0b0      	b.n	8018532 <_dtoa_r+0x622>
 80183d0:	07e2      	lsls	r2, r4, #31
 80183d2:	d505      	bpl.n	80183e0 <_dtoa_r+0x4d0>
 80183d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80183d8:	f7e8 f936 	bl	8000648 <__aeabi_dmul>
 80183dc:	3601      	adds	r6, #1
 80183de:	2301      	movs	r3, #1
 80183e0:	1064      	asrs	r4, r4, #1
 80183e2:	3508      	adds	r5, #8
 80183e4:	e762      	b.n	80182ac <_dtoa_r+0x39c>
 80183e6:	2602      	movs	r6, #2
 80183e8:	e765      	b.n	80182b6 <_dtoa_r+0x3a6>
 80183ea:	9c03      	ldr	r4, [sp, #12]
 80183ec:	46b8      	mov	r8, r7
 80183ee:	e784      	b.n	80182fa <_dtoa_r+0x3ea>
 80183f0:	4b27      	ldr	r3, [pc, #156]	@ (8018490 <_dtoa_r+0x580>)
 80183f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80183f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80183f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80183fc:	4454      	add	r4, sl
 80183fe:	2900      	cmp	r1, #0
 8018400:	d054      	beq.n	80184ac <_dtoa_r+0x59c>
 8018402:	4929      	ldr	r1, [pc, #164]	@ (80184a8 <_dtoa_r+0x598>)
 8018404:	2000      	movs	r0, #0
 8018406:	f7e8 fa49 	bl	800089c <__aeabi_ddiv>
 801840a:	4633      	mov	r3, r6
 801840c:	462a      	mov	r2, r5
 801840e:	f7e7 ff63 	bl	80002d8 <__aeabi_dsub>
 8018412:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018416:	4656      	mov	r6, sl
 8018418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801841c:	f7e8 fbc4 	bl	8000ba8 <__aeabi_d2iz>
 8018420:	4605      	mov	r5, r0
 8018422:	f7e8 f8a7 	bl	8000574 <__aeabi_i2d>
 8018426:	4602      	mov	r2, r0
 8018428:	460b      	mov	r3, r1
 801842a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801842e:	f7e7 ff53 	bl	80002d8 <__aeabi_dsub>
 8018432:	3530      	adds	r5, #48	@ 0x30
 8018434:	4602      	mov	r2, r0
 8018436:	460b      	mov	r3, r1
 8018438:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801843c:	f806 5b01 	strb.w	r5, [r6], #1
 8018440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018444:	f7e8 fb72 	bl	8000b2c <__aeabi_dcmplt>
 8018448:	2800      	cmp	r0, #0
 801844a:	d172      	bne.n	8018532 <_dtoa_r+0x622>
 801844c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018450:	4911      	ldr	r1, [pc, #68]	@ (8018498 <_dtoa_r+0x588>)
 8018452:	2000      	movs	r0, #0
 8018454:	f7e7 ff40 	bl	80002d8 <__aeabi_dsub>
 8018458:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801845c:	f7e8 fb66 	bl	8000b2c <__aeabi_dcmplt>
 8018460:	2800      	cmp	r0, #0
 8018462:	f040 80b4 	bne.w	80185ce <_dtoa_r+0x6be>
 8018466:	42a6      	cmp	r6, r4
 8018468:	f43f af70 	beq.w	801834c <_dtoa_r+0x43c>
 801846c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018470:	4b0a      	ldr	r3, [pc, #40]	@ (801849c <_dtoa_r+0x58c>)
 8018472:	2200      	movs	r2, #0
 8018474:	f7e8 f8e8 	bl	8000648 <__aeabi_dmul>
 8018478:	4b08      	ldr	r3, [pc, #32]	@ (801849c <_dtoa_r+0x58c>)
 801847a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801847e:	2200      	movs	r2, #0
 8018480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018484:	f7e8 f8e0 	bl	8000648 <__aeabi_dmul>
 8018488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801848c:	e7c4      	b.n	8018418 <_dtoa_r+0x508>
 801848e:	bf00      	nop
 8018490:	0801c380 	.word	0x0801c380
 8018494:	0801c358 	.word	0x0801c358
 8018498:	3ff00000 	.word	0x3ff00000
 801849c:	40240000 	.word	0x40240000
 80184a0:	401c0000 	.word	0x401c0000
 80184a4:	40140000 	.word	0x40140000
 80184a8:	3fe00000 	.word	0x3fe00000
 80184ac:	4631      	mov	r1, r6
 80184ae:	4628      	mov	r0, r5
 80184b0:	f7e8 f8ca 	bl	8000648 <__aeabi_dmul>
 80184b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80184b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80184ba:	4656      	mov	r6, sl
 80184bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80184c0:	f7e8 fb72 	bl	8000ba8 <__aeabi_d2iz>
 80184c4:	4605      	mov	r5, r0
 80184c6:	f7e8 f855 	bl	8000574 <__aeabi_i2d>
 80184ca:	4602      	mov	r2, r0
 80184cc:	460b      	mov	r3, r1
 80184ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80184d2:	f7e7 ff01 	bl	80002d8 <__aeabi_dsub>
 80184d6:	3530      	adds	r5, #48	@ 0x30
 80184d8:	f806 5b01 	strb.w	r5, [r6], #1
 80184dc:	4602      	mov	r2, r0
 80184de:	460b      	mov	r3, r1
 80184e0:	42a6      	cmp	r6, r4
 80184e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80184e6:	f04f 0200 	mov.w	r2, #0
 80184ea:	d124      	bne.n	8018536 <_dtoa_r+0x626>
 80184ec:	4baf      	ldr	r3, [pc, #700]	@ (80187ac <_dtoa_r+0x89c>)
 80184ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80184f2:	f7e7 fef3 	bl	80002dc <__adddf3>
 80184f6:	4602      	mov	r2, r0
 80184f8:	460b      	mov	r3, r1
 80184fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80184fe:	f7e8 fb33 	bl	8000b68 <__aeabi_dcmpgt>
 8018502:	2800      	cmp	r0, #0
 8018504:	d163      	bne.n	80185ce <_dtoa_r+0x6be>
 8018506:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801850a:	49a8      	ldr	r1, [pc, #672]	@ (80187ac <_dtoa_r+0x89c>)
 801850c:	2000      	movs	r0, #0
 801850e:	f7e7 fee3 	bl	80002d8 <__aeabi_dsub>
 8018512:	4602      	mov	r2, r0
 8018514:	460b      	mov	r3, r1
 8018516:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801851a:	f7e8 fb07 	bl	8000b2c <__aeabi_dcmplt>
 801851e:	2800      	cmp	r0, #0
 8018520:	f43f af14 	beq.w	801834c <_dtoa_r+0x43c>
 8018524:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8018526:	1e73      	subs	r3, r6, #1
 8018528:	9313      	str	r3, [sp, #76]	@ 0x4c
 801852a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801852e:	2b30      	cmp	r3, #48	@ 0x30
 8018530:	d0f8      	beq.n	8018524 <_dtoa_r+0x614>
 8018532:	4647      	mov	r7, r8
 8018534:	e03b      	b.n	80185ae <_dtoa_r+0x69e>
 8018536:	4b9e      	ldr	r3, [pc, #632]	@ (80187b0 <_dtoa_r+0x8a0>)
 8018538:	f7e8 f886 	bl	8000648 <__aeabi_dmul>
 801853c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018540:	e7bc      	b.n	80184bc <_dtoa_r+0x5ac>
 8018542:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018546:	4656      	mov	r6, sl
 8018548:	e9dd 2300 	ldrd	r2, r3, [sp]
 801854c:	4620      	mov	r0, r4
 801854e:	4629      	mov	r1, r5
 8018550:	f7e8 f9a4 	bl	800089c <__aeabi_ddiv>
 8018554:	f7e8 fb28 	bl	8000ba8 <__aeabi_d2iz>
 8018558:	4680      	mov	r8, r0
 801855a:	f7e8 f80b 	bl	8000574 <__aeabi_i2d>
 801855e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018562:	f7e8 f871 	bl	8000648 <__aeabi_dmul>
 8018566:	4602      	mov	r2, r0
 8018568:	460b      	mov	r3, r1
 801856a:	4620      	mov	r0, r4
 801856c:	4629      	mov	r1, r5
 801856e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8018572:	f7e7 feb1 	bl	80002d8 <__aeabi_dsub>
 8018576:	f806 4b01 	strb.w	r4, [r6], #1
 801857a:	9d03      	ldr	r5, [sp, #12]
 801857c:	eba6 040a 	sub.w	r4, r6, sl
 8018580:	42a5      	cmp	r5, r4
 8018582:	4602      	mov	r2, r0
 8018584:	460b      	mov	r3, r1
 8018586:	d133      	bne.n	80185f0 <_dtoa_r+0x6e0>
 8018588:	f7e7 fea8 	bl	80002dc <__adddf3>
 801858c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018590:	4604      	mov	r4, r0
 8018592:	460d      	mov	r5, r1
 8018594:	f7e8 fae8 	bl	8000b68 <__aeabi_dcmpgt>
 8018598:	b9c0      	cbnz	r0, 80185cc <_dtoa_r+0x6bc>
 801859a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801859e:	4620      	mov	r0, r4
 80185a0:	4629      	mov	r1, r5
 80185a2:	f7e8 fab9 	bl	8000b18 <__aeabi_dcmpeq>
 80185a6:	b110      	cbz	r0, 80185ae <_dtoa_r+0x69e>
 80185a8:	f018 0f01 	tst.w	r8, #1
 80185ac:	d10e      	bne.n	80185cc <_dtoa_r+0x6bc>
 80185ae:	9902      	ldr	r1, [sp, #8]
 80185b0:	4648      	mov	r0, r9
 80185b2:	f000 fbbd 	bl	8018d30 <_Bfree>
 80185b6:	2300      	movs	r3, #0
 80185b8:	7033      	strb	r3, [r6, #0]
 80185ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80185bc:	3701      	adds	r7, #1
 80185be:	601f      	str	r7, [r3, #0]
 80185c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	f000 824b 	beq.w	8018a5e <_dtoa_r+0xb4e>
 80185c8:	601e      	str	r6, [r3, #0]
 80185ca:	e248      	b.n	8018a5e <_dtoa_r+0xb4e>
 80185cc:	46b8      	mov	r8, r7
 80185ce:	4633      	mov	r3, r6
 80185d0:	461e      	mov	r6, r3
 80185d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80185d6:	2a39      	cmp	r2, #57	@ 0x39
 80185d8:	d106      	bne.n	80185e8 <_dtoa_r+0x6d8>
 80185da:	459a      	cmp	sl, r3
 80185dc:	d1f8      	bne.n	80185d0 <_dtoa_r+0x6c0>
 80185de:	2230      	movs	r2, #48	@ 0x30
 80185e0:	f108 0801 	add.w	r8, r8, #1
 80185e4:	f88a 2000 	strb.w	r2, [sl]
 80185e8:	781a      	ldrb	r2, [r3, #0]
 80185ea:	3201      	adds	r2, #1
 80185ec:	701a      	strb	r2, [r3, #0]
 80185ee:	e7a0      	b.n	8018532 <_dtoa_r+0x622>
 80185f0:	4b6f      	ldr	r3, [pc, #444]	@ (80187b0 <_dtoa_r+0x8a0>)
 80185f2:	2200      	movs	r2, #0
 80185f4:	f7e8 f828 	bl	8000648 <__aeabi_dmul>
 80185f8:	2200      	movs	r2, #0
 80185fa:	2300      	movs	r3, #0
 80185fc:	4604      	mov	r4, r0
 80185fe:	460d      	mov	r5, r1
 8018600:	f7e8 fa8a 	bl	8000b18 <__aeabi_dcmpeq>
 8018604:	2800      	cmp	r0, #0
 8018606:	d09f      	beq.n	8018548 <_dtoa_r+0x638>
 8018608:	e7d1      	b.n	80185ae <_dtoa_r+0x69e>
 801860a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801860c:	2a00      	cmp	r2, #0
 801860e:	f000 80ea 	beq.w	80187e6 <_dtoa_r+0x8d6>
 8018612:	9a07      	ldr	r2, [sp, #28]
 8018614:	2a01      	cmp	r2, #1
 8018616:	f300 80cd 	bgt.w	80187b4 <_dtoa_r+0x8a4>
 801861a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801861c:	2a00      	cmp	r2, #0
 801861e:	f000 80c1 	beq.w	80187a4 <_dtoa_r+0x894>
 8018622:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8018626:	9c08      	ldr	r4, [sp, #32]
 8018628:	9e00      	ldr	r6, [sp, #0]
 801862a:	9a00      	ldr	r2, [sp, #0]
 801862c:	441a      	add	r2, r3
 801862e:	9200      	str	r2, [sp, #0]
 8018630:	9a06      	ldr	r2, [sp, #24]
 8018632:	2101      	movs	r1, #1
 8018634:	441a      	add	r2, r3
 8018636:	4648      	mov	r0, r9
 8018638:	9206      	str	r2, [sp, #24]
 801863a:	f000 fc2d 	bl	8018e98 <__i2b>
 801863e:	4605      	mov	r5, r0
 8018640:	b166      	cbz	r6, 801865c <_dtoa_r+0x74c>
 8018642:	9b06      	ldr	r3, [sp, #24]
 8018644:	2b00      	cmp	r3, #0
 8018646:	dd09      	ble.n	801865c <_dtoa_r+0x74c>
 8018648:	42b3      	cmp	r3, r6
 801864a:	9a00      	ldr	r2, [sp, #0]
 801864c:	bfa8      	it	ge
 801864e:	4633      	movge	r3, r6
 8018650:	1ad2      	subs	r2, r2, r3
 8018652:	9200      	str	r2, [sp, #0]
 8018654:	9a06      	ldr	r2, [sp, #24]
 8018656:	1af6      	subs	r6, r6, r3
 8018658:	1ad3      	subs	r3, r2, r3
 801865a:	9306      	str	r3, [sp, #24]
 801865c:	9b08      	ldr	r3, [sp, #32]
 801865e:	b30b      	cbz	r3, 80186a4 <_dtoa_r+0x794>
 8018660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018662:	2b00      	cmp	r3, #0
 8018664:	f000 80c6 	beq.w	80187f4 <_dtoa_r+0x8e4>
 8018668:	2c00      	cmp	r4, #0
 801866a:	f000 80c0 	beq.w	80187ee <_dtoa_r+0x8de>
 801866e:	4629      	mov	r1, r5
 8018670:	4622      	mov	r2, r4
 8018672:	4648      	mov	r0, r9
 8018674:	f000 fcc8 	bl	8019008 <__pow5mult>
 8018678:	9a02      	ldr	r2, [sp, #8]
 801867a:	4601      	mov	r1, r0
 801867c:	4605      	mov	r5, r0
 801867e:	4648      	mov	r0, r9
 8018680:	f000 fc20 	bl	8018ec4 <__multiply>
 8018684:	9902      	ldr	r1, [sp, #8]
 8018686:	4680      	mov	r8, r0
 8018688:	4648      	mov	r0, r9
 801868a:	f000 fb51 	bl	8018d30 <_Bfree>
 801868e:	9b08      	ldr	r3, [sp, #32]
 8018690:	1b1b      	subs	r3, r3, r4
 8018692:	9308      	str	r3, [sp, #32]
 8018694:	f000 80b1 	beq.w	80187fa <_dtoa_r+0x8ea>
 8018698:	9a08      	ldr	r2, [sp, #32]
 801869a:	4641      	mov	r1, r8
 801869c:	4648      	mov	r0, r9
 801869e:	f000 fcb3 	bl	8019008 <__pow5mult>
 80186a2:	9002      	str	r0, [sp, #8]
 80186a4:	2101      	movs	r1, #1
 80186a6:	4648      	mov	r0, r9
 80186a8:	f000 fbf6 	bl	8018e98 <__i2b>
 80186ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80186ae:	4604      	mov	r4, r0
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	f000 81d8 	beq.w	8018a66 <_dtoa_r+0xb56>
 80186b6:	461a      	mov	r2, r3
 80186b8:	4601      	mov	r1, r0
 80186ba:	4648      	mov	r0, r9
 80186bc:	f000 fca4 	bl	8019008 <__pow5mult>
 80186c0:	9b07      	ldr	r3, [sp, #28]
 80186c2:	2b01      	cmp	r3, #1
 80186c4:	4604      	mov	r4, r0
 80186c6:	f300 809f 	bgt.w	8018808 <_dtoa_r+0x8f8>
 80186ca:	9b04      	ldr	r3, [sp, #16]
 80186cc:	2b00      	cmp	r3, #0
 80186ce:	f040 8097 	bne.w	8018800 <_dtoa_r+0x8f0>
 80186d2:	9b05      	ldr	r3, [sp, #20]
 80186d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80186d8:	2b00      	cmp	r3, #0
 80186da:	f040 8093 	bne.w	8018804 <_dtoa_r+0x8f4>
 80186de:	9b05      	ldr	r3, [sp, #20]
 80186e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80186e4:	0d1b      	lsrs	r3, r3, #20
 80186e6:	051b      	lsls	r3, r3, #20
 80186e8:	b133      	cbz	r3, 80186f8 <_dtoa_r+0x7e8>
 80186ea:	9b00      	ldr	r3, [sp, #0]
 80186ec:	3301      	adds	r3, #1
 80186ee:	9300      	str	r3, [sp, #0]
 80186f0:	9b06      	ldr	r3, [sp, #24]
 80186f2:	3301      	adds	r3, #1
 80186f4:	9306      	str	r3, [sp, #24]
 80186f6:	2301      	movs	r3, #1
 80186f8:	9308      	str	r3, [sp, #32]
 80186fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	f000 81b8 	beq.w	8018a72 <_dtoa_r+0xb62>
 8018702:	6923      	ldr	r3, [r4, #16]
 8018704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018708:	6918      	ldr	r0, [r3, #16]
 801870a:	f000 fb79 	bl	8018e00 <__hi0bits>
 801870e:	f1c0 0020 	rsb	r0, r0, #32
 8018712:	9b06      	ldr	r3, [sp, #24]
 8018714:	4418      	add	r0, r3
 8018716:	f010 001f 	ands.w	r0, r0, #31
 801871a:	f000 8082 	beq.w	8018822 <_dtoa_r+0x912>
 801871e:	f1c0 0320 	rsb	r3, r0, #32
 8018722:	2b04      	cmp	r3, #4
 8018724:	dd73      	ble.n	801880e <_dtoa_r+0x8fe>
 8018726:	9b00      	ldr	r3, [sp, #0]
 8018728:	f1c0 001c 	rsb	r0, r0, #28
 801872c:	4403      	add	r3, r0
 801872e:	9300      	str	r3, [sp, #0]
 8018730:	9b06      	ldr	r3, [sp, #24]
 8018732:	4403      	add	r3, r0
 8018734:	4406      	add	r6, r0
 8018736:	9306      	str	r3, [sp, #24]
 8018738:	9b00      	ldr	r3, [sp, #0]
 801873a:	2b00      	cmp	r3, #0
 801873c:	dd05      	ble.n	801874a <_dtoa_r+0x83a>
 801873e:	9902      	ldr	r1, [sp, #8]
 8018740:	461a      	mov	r2, r3
 8018742:	4648      	mov	r0, r9
 8018744:	f000 fcba 	bl	80190bc <__lshift>
 8018748:	9002      	str	r0, [sp, #8]
 801874a:	9b06      	ldr	r3, [sp, #24]
 801874c:	2b00      	cmp	r3, #0
 801874e:	dd05      	ble.n	801875c <_dtoa_r+0x84c>
 8018750:	4621      	mov	r1, r4
 8018752:	461a      	mov	r2, r3
 8018754:	4648      	mov	r0, r9
 8018756:	f000 fcb1 	bl	80190bc <__lshift>
 801875a:	4604      	mov	r4, r0
 801875c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801875e:	2b00      	cmp	r3, #0
 8018760:	d061      	beq.n	8018826 <_dtoa_r+0x916>
 8018762:	9802      	ldr	r0, [sp, #8]
 8018764:	4621      	mov	r1, r4
 8018766:	f000 fd15 	bl	8019194 <__mcmp>
 801876a:	2800      	cmp	r0, #0
 801876c:	da5b      	bge.n	8018826 <_dtoa_r+0x916>
 801876e:	2300      	movs	r3, #0
 8018770:	9902      	ldr	r1, [sp, #8]
 8018772:	220a      	movs	r2, #10
 8018774:	4648      	mov	r0, r9
 8018776:	f000 fafd 	bl	8018d74 <__multadd>
 801877a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801877c:	9002      	str	r0, [sp, #8]
 801877e:	f107 38ff 	add.w	r8, r7, #4294967295
 8018782:	2b00      	cmp	r3, #0
 8018784:	f000 8177 	beq.w	8018a76 <_dtoa_r+0xb66>
 8018788:	4629      	mov	r1, r5
 801878a:	2300      	movs	r3, #0
 801878c:	220a      	movs	r2, #10
 801878e:	4648      	mov	r0, r9
 8018790:	f000 faf0 	bl	8018d74 <__multadd>
 8018794:	f1bb 0f00 	cmp.w	fp, #0
 8018798:	4605      	mov	r5, r0
 801879a:	dc6f      	bgt.n	801887c <_dtoa_r+0x96c>
 801879c:	9b07      	ldr	r3, [sp, #28]
 801879e:	2b02      	cmp	r3, #2
 80187a0:	dc49      	bgt.n	8018836 <_dtoa_r+0x926>
 80187a2:	e06b      	b.n	801887c <_dtoa_r+0x96c>
 80187a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80187a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80187aa:	e73c      	b.n	8018626 <_dtoa_r+0x716>
 80187ac:	3fe00000 	.word	0x3fe00000
 80187b0:	40240000 	.word	0x40240000
 80187b4:	9b03      	ldr	r3, [sp, #12]
 80187b6:	1e5c      	subs	r4, r3, #1
 80187b8:	9b08      	ldr	r3, [sp, #32]
 80187ba:	42a3      	cmp	r3, r4
 80187bc:	db09      	blt.n	80187d2 <_dtoa_r+0x8c2>
 80187be:	1b1c      	subs	r4, r3, r4
 80187c0:	9b03      	ldr	r3, [sp, #12]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	f6bf af30 	bge.w	8018628 <_dtoa_r+0x718>
 80187c8:	9b00      	ldr	r3, [sp, #0]
 80187ca:	9a03      	ldr	r2, [sp, #12]
 80187cc:	1a9e      	subs	r6, r3, r2
 80187ce:	2300      	movs	r3, #0
 80187d0:	e72b      	b.n	801862a <_dtoa_r+0x71a>
 80187d2:	9b08      	ldr	r3, [sp, #32]
 80187d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80187d6:	9408      	str	r4, [sp, #32]
 80187d8:	1ae3      	subs	r3, r4, r3
 80187da:	441a      	add	r2, r3
 80187dc:	9e00      	ldr	r6, [sp, #0]
 80187de:	9b03      	ldr	r3, [sp, #12]
 80187e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80187e2:	2400      	movs	r4, #0
 80187e4:	e721      	b.n	801862a <_dtoa_r+0x71a>
 80187e6:	9c08      	ldr	r4, [sp, #32]
 80187e8:	9e00      	ldr	r6, [sp, #0]
 80187ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80187ec:	e728      	b.n	8018640 <_dtoa_r+0x730>
 80187ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80187f2:	e751      	b.n	8018698 <_dtoa_r+0x788>
 80187f4:	9a08      	ldr	r2, [sp, #32]
 80187f6:	9902      	ldr	r1, [sp, #8]
 80187f8:	e750      	b.n	801869c <_dtoa_r+0x78c>
 80187fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80187fe:	e751      	b.n	80186a4 <_dtoa_r+0x794>
 8018800:	2300      	movs	r3, #0
 8018802:	e779      	b.n	80186f8 <_dtoa_r+0x7e8>
 8018804:	9b04      	ldr	r3, [sp, #16]
 8018806:	e777      	b.n	80186f8 <_dtoa_r+0x7e8>
 8018808:	2300      	movs	r3, #0
 801880a:	9308      	str	r3, [sp, #32]
 801880c:	e779      	b.n	8018702 <_dtoa_r+0x7f2>
 801880e:	d093      	beq.n	8018738 <_dtoa_r+0x828>
 8018810:	9a00      	ldr	r2, [sp, #0]
 8018812:	331c      	adds	r3, #28
 8018814:	441a      	add	r2, r3
 8018816:	9200      	str	r2, [sp, #0]
 8018818:	9a06      	ldr	r2, [sp, #24]
 801881a:	441a      	add	r2, r3
 801881c:	441e      	add	r6, r3
 801881e:	9206      	str	r2, [sp, #24]
 8018820:	e78a      	b.n	8018738 <_dtoa_r+0x828>
 8018822:	4603      	mov	r3, r0
 8018824:	e7f4      	b.n	8018810 <_dtoa_r+0x900>
 8018826:	9b03      	ldr	r3, [sp, #12]
 8018828:	2b00      	cmp	r3, #0
 801882a:	46b8      	mov	r8, r7
 801882c:	dc20      	bgt.n	8018870 <_dtoa_r+0x960>
 801882e:	469b      	mov	fp, r3
 8018830:	9b07      	ldr	r3, [sp, #28]
 8018832:	2b02      	cmp	r3, #2
 8018834:	dd1e      	ble.n	8018874 <_dtoa_r+0x964>
 8018836:	f1bb 0f00 	cmp.w	fp, #0
 801883a:	f47f adb1 	bne.w	80183a0 <_dtoa_r+0x490>
 801883e:	4621      	mov	r1, r4
 8018840:	465b      	mov	r3, fp
 8018842:	2205      	movs	r2, #5
 8018844:	4648      	mov	r0, r9
 8018846:	f000 fa95 	bl	8018d74 <__multadd>
 801884a:	4601      	mov	r1, r0
 801884c:	4604      	mov	r4, r0
 801884e:	9802      	ldr	r0, [sp, #8]
 8018850:	f000 fca0 	bl	8019194 <__mcmp>
 8018854:	2800      	cmp	r0, #0
 8018856:	f77f ada3 	ble.w	80183a0 <_dtoa_r+0x490>
 801885a:	4656      	mov	r6, sl
 801885c:	2331      	movs	r3, #49	@ 0x31
 801885e:	f806 3b01 	strb.w	r3, [r6], #1
 8018862:	f108 0801 	add.w	r8, r8, #1
 8018866:	e59f      	b.n	80183a8 <_dtoa_r+0x498>
 8018868:	9c03      	ldr	r4, [sp, #12]
 801886a:	46b8      	mov	r8, r7
 801886c:	4625      	mov	r5, r4
 801886e:	e7f4      	b.n	801885a <_dtoa_r+0x94a>
 8018870:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8018874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018876:	2b00      	cmp	r3, #0
 8018878:	f000 8101 	beq.w	8018a7e <_dtoa_r+0xb6e>
 801887c:	2e00      	cmp	r6, #0
 801887e:	dd05      	ble.n	801888c <_dtoa_r+0x97c>
 8018880:	4629      	mov	r1, r5
 8018882:	4632      	mov	r2, r6
 8018884:	4648      	mov	r0, r9
 8018886:	f000 fc19 	bl	80190bc <__lshift>
 801888a:	4605      	mov	r5, r0
 801888c:	9b08      	ldr	r3, [sp, #32]
 801888e:	2b00      	cmp	r3, #0
 8018890:	d05c      	beq.n	801894c <_dtoa_r+0xa3c>
 8018892:	6869      	ldr	r1, [r5, #4]
 8018894:	4648      	mov	r0, r9
 8018896:	f000 fa0b 	bl	8018cb0 <_Balloc>
 801889a:	4606      	mov	r6, r0
 801889c:	b928      	cbnz	r0, 80188aa <_dtoa_r+0x99a>
 801889e:	4b82      	ldr	r3, [pc, #520]	@ (8018aa8 <_dtoa_r+0xb98>)
 80188a0:	4602      	mov	r2, r0
 80188a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80188a6:	f7ff bb4a 	b.w	8017f3e <_dtoa_r+0x2e>
 80188aa:	692a      	ldr	r2, [r5, #16]
 80188ac:	3202      	adds	r2, #2
 80188ae:	0092      	lsls	r2, r2, #2
 80188b0:	f105 010c 	add.w	r1, r5, #12
 80188b4:	300c      	adds	r0, #12
 80188b6:	f7ff fa92 	bl	8017dde <memcpy>
 80188ba:	2201      	movs	r2, #1
 80188bc:	4631      	mov	r1, r6
 80188be:	4648      	mov	r0, r9
 80188c0:	f000 fbfc 	bl	80190bc <__lshift>
 80188c4:	f10a 0301 	add.w	r3, sl, #1
 80188c8:	9300      	str	r3, [sp, #0]
 80188ca:	eb0a 030b 	add.w	r3, sl, fp
 80188ce:	9308      	str	r3, [sp, #32]
 80188d0:	9b04      	ldr	r3, [sp, #16]
 80188d2:	f003 0301 	and.w	r3, r3, #1
 80188d6:	462f      	mov	r7, r5
 80188d8:	9306      	str	r3, [sp, #24]
 80188da:	4605      	mov	r5, r0
 80188dc:	9b00      	ldr	r3, [sp, #0]
 80188de:	9802      	ldr	r0, [sp, #8]
 80188e0:	4621      	mov	r1, r4
 80188e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80188e6:	f7ff fa88 	bl	8017dfa <quorem>
 80188ea:	4603      	mov	r3, r0
 80188ec:	3330      	adds	r3, #48	@ 0x30
 80188ee:	9003      	str	r0, [sp, #12]
 80188f0:	4639      	mov	r1, r7
 80188f2:	9802      	ldr	r0, [sp, #8]
 80188f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80188f6:	f000 fc4d 	bl	8019194 <__mcmp>
 80188fa:	462a      	mov	r2, r5
 80188fc:	9004      	str	r0, [sp, #16]
 80188fe:	4621      	mov	r1, r4
 8018900:	4648      	mov	r0, r9
 8018902:	f000 fc63 	bl	80191cc <__mdiff>
 8018906:	68c2      	ldr	r2, [r0, #12]
 8018908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801890a:	4606      	mov	r6, r0
 801890c:	bb02      	cbnz	r2, 8018950 <_dtoa_r+0xa40>
 801890e:	4601      	mov	r1, r0
 8018910:	9802      	ldr	r0, [sp, #8]
 8018912:	f000 fc3f 	bl	8019194 <__mcmp>
 8018916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018918:	4602      	mov	r2, r0
 801891a:	4631      	mov	r1, r6
 801891c:	4648      	mov	r0, r9
 801891e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018920:	9309      	str	r3, [sp, #36]	@ 0x24
 8018922:	f000 fa05 	bl	8018d30 <_Bfree>
 8018926:	9b07      	ldr	r3, [sp, #28]
 8018928:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801892a:	9e00      	ldr	r6, [sp, #0]
 801892c:	ea42 0103 	orr.w	r1, r2, r3
 8018930:	9b06      	ldr	r3, [sp, #24]
 8018932:	4319      	orrs	r1, r3
 8018934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018936:	d10d      	bne.n	8018954 <_dtoa_r+0xa44>
 8018938:	2b39      	cmp	r3, #57	@ 0x39
 801893a:	d027      	beq.n	801898c <_dtoa_r+0xa7c>
 801893c:	9a04      	ldr	r2, [sp, #16]
 801893e:	2a00      	cmp	r2, #0
 8018940:	dd01      	ble.n	8018946 <_dtoa_r+0xa36>
 8018942:	9b03      	ldr	r3, [sp, #12]
 8018944:	3331      	adds	r3, #49	@ 0x31
 8018946:	f88b 3000 	strb.w	r3, [fp]
 801894a:	e52e      	b.n	80183aa <_dtoa_r+0x49a>
 801894c:	4628      	mov	r0, r5
 801894e:	e7b9      	b.n	80188c4 <_dtoa_r+0x9b4>
 8018950:	2201      	movs	r2, #1
 8018952:	e7e2      	b.n	801891a <_dtoa_r+0xa0a>
 8018954:	9904      	ldr	r1, [sp, #16]
 8018956:	2900      	cmp	r1, #0
 8018958:	db04      	blt.n	8018964 <_dtoa_r+0xa54>
 801895a:	9807      	ldr	r0, [sp, #28]
 801895c:	4301      	orrs	r1, r0
 801895e:	9806      	ldr	r0, [sp, #24]
 8018960:	4301      	orrs	r1, r0
 8018962:	d120      	bne.n	80189a6 <_dtoa_r+0xa96>
 8018964:	2a00      	cmp	r2, #0
 8018966:	ddee      	ble.n	8018946 <_dtoa_r+0xa36>
 8018968:	9902      	ldr	r1, [sp, #8]
 801896a:	9300      	str	r3, [sp, #0]
 801896c:	2201      	movs	r2, #1
 801896e:	4648      	mov	r0, r9
 8018970:	f000 fba4 	bl	80190bc <__lshift>
 8018974:	4621      	mov	r1, r4
 8018976:	9002      	str	r0, [sp, #8]
 8018978:	f000 fc0c 	bl	8019194 <__mcmp>
 801897c:	2800      	cmp	r0, #0
 801897e:	9b00      	ldr	r3, [sp, #0]
 8018980:	dc02      	bgt.n	8018988 <_dtoa_r+0xa78>
 8018982:	d1e0      	bne.n	8018946 <_dtoa_r+0xa36>
 8018984:	07da      	lsls	r2, r3, #31
 8018986:	d5de      	bpl.n	8018946 <_dtoa_r+0xa36>
 8018988:	2b39      	cmp	r3, #57	@ 0x39
 801898a:	d1da      	bne.n	8018942 <_dtoa_r+0xa32>
 801898c:	2339      	movs	r3, #57	@ 0x39
 801898e:	f88b 3000 	strb.w	r3, [fp]
 8018992:	4633      	mov	r3, r6
 8018994:	461e      	mov	r6, r3
 8018996:	3b01      	subs	r3, #1
 8018998:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801899c:	2a39      	cmp	r2, #57	@ 0x39
 801899e:	d04e      	beq.n	8018a3e <_dtoa_r+0xb2e>
 80189a0:	3201      	adds	r2, #1
 80189a2:	701a      	strb	r2, [r3, #0]
 80189a4:	e501      	b.n	80183aa <_dtoa_r+0x49a>
 80189a6:	2a00      	cmp	r2, #0
 80189a8:	dd03      	ble.n	80189b2 <_dtoa_r+0xaa2>
 80189aa:	2b39      	cmp	r3, #57	@ 0x39
 80189ac:	d0ee      	beq.n	801898c <_dtoa_r+0xa7c>
 80189ae:	3301      	adds	r3, #1
 80189b0:	e7c9      	b.n	8018946 <_dtoa_r+0xa36>
 80189b2:	9a00      	ldr	r2, [sp, #0]
 80189b4:	9908      	ldr	r1, [sp, #32]
 80189b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80189ba:	428a      	cmp	r2, r1
 80189bc:	d028      	beq.n	8018a10 <_dtoa_r+0xb00>
 80189be:	9902      	ldr	r1, [sp, #8]
 80189c0:	2300      	movs	r3, #0
 80189c2:	220a      	movs	r2, #10
 80189c4:	4648      	mov	r0, r9
 80189c6:	f000 f9d5 	bl	8018d74 <__multadd>
 80189ca:	42af      	cmp	r7, r5
 80189cc:	9002      	str	r0, [sp, #8]
 80189ce:	f04f 0300 	mov.w	r3, #0
 80189d2:	f04f 020a 	mov.w	r2, #10
 80189d6:	4639      	mov	r1, r7
 80189d8:	4648      	mov	r0, r9
 80189da:	d107      	bne.n	80189ec <_dtoa_r+0xadc>
 80189dc:	f000 f9ca 	bl	8018d74 <__multadd>
 80189e0:	4607      	mov	r7, r0
 80189e2:	4605      	mov	r5, r0
 80189e4:	9b00      	ldr	r3, [sp, #0]
 80189e6:	3301      	adds	r3, #1
 80189e8:	9300      	str	r3, [sp, #0]
 80189ea:	e777      	b.n	80188dc <_dtoa_r+0x9cc>
 80189ec:	f000 f9c2 	bl	8018d74 <__multadd>
 80189f0:	4629      	mov	r1, r5
 80189f2:	4607      	mov	r7, r0
 80189f4:	2300      	movs	r3, #0
 80189f6:	220a      	movs	r2, #10
 80189f8:	4648      	mov	r0, r9
 80189fa:	f000 f9bb 	bl	8018d74 <__multadd>
 80189fe:	4605      	mov	r5, r0
 8018a00:	e7f0      	b.n	80189e4 <_dtoa_r+0xad4>
 8018a02:	f1bb 0f00 	cmp.w	fp, #0
 8018a06:	bfcc      	ite	gt
 8018a08:	465e      	movgt	r6, fp
 8018a0a:	2601      	movle	r6, #1
 8018a0c:	4456      	add	r6, sl
 8018a0e:	2700      	movs	r7, #0
 8018a10:	9902      	ldr	r1, [sp, #8]
 8018a12:	9300      	str	r3, [sp, #0]
 8018a14:	2201      	movs	r2, #1
 8018a16:	4648      	mov	r0, r9
 8018a18:	f000 fb50 	bl	80190bc <__lshift>
 8018a1c:	4621      	mov	r1, r4
 8018a1e:	9002      	str	r0, [sp, #8]
 8018a20:	f000 fbb8 	bl	8019194 <__mcmp>
 8018a24:	2800      	cmp	r0, #0
 8018a26:	dcb4      	bgt.n	8018992 <_dtoa_r+0xa82>
 8018a28:	d102      	bne.n	8018a30 <_dtoa_r+0xb20>
 8018a2a:	9b00      	ldr	r3, [sp, #0]
 8018a2c:	07db      	lsls	r3, r3, #31
 8018a2e:	d4b0      	bmi.n	8018992 <_dtoa_r+0xa82>
 8018a30:	4633      	mov	r3, r6
 8018a32:	461e      	mov	r6, r3
 8018a34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018a38:	2a30      	cmp	r2, #48	@ 0x30
 8018a3a:	d0fa      	beq.n	8018a32 <_dtoa_r+0xb22>
 8018a3c:	e4b5      	b.n	80183aa <_dtoa_r+0x49a>
 8018a3e:	459a      	cmp	sl, r3
 8018a40:	d1a8      	bne.n	8018994 <_dtoa_r+0xa84>
 8018a42:	2331      	movs	r3, #49	@ 0x31
 8018a44:	f108 0801 	add.w	r8, r8, #1
 8018a48:	f88a 3000 	strb.w	r3, [sl]
 8018a4c:	e4ad      	b.n	80183aa <_dtoa_r+0x49a>
 8018a4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018a50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8018aac <_dtoa_r+0xb9c>
 8018a54:	b11b      	cbz	r3, 8018a5e <_dtoa_r+0xb4e>
 8018a56:	f10a 0308 	add.w	r3, sl, #8
 8018a5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018a5c:	6013      	str	r3, [r2, #0]
 8018a5e:	4650      	mov	r0, sl
 8018a60:	b017      	add	sp, #92	@ 0x5c
 8018a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a66:	9b07      	ldr	r3, [sp, #28]
 8018a68:	2b01      	cmp	r3, #1
 8018a6a:	f77f ae2e 	ble.w	80186ca <_dtoa_r+0x7ba>
 8018a6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a70:	9308      	str	r3, [sp, #32]
 8018a72:	2001      	movs	r0, #1
 8018a74:	e64d      	b.n	8018712 <_dtoa_r+0x802>
 8018a76:	f1bb 0f00 	cmp.w	fp, #0
 8018a7a:	f77f aed9 	ble.w	8018830 <_dtoa_r+0x920>
 8018a7e:	4656      	mov	r6, sl
 8018a80:	9802      	ldr	r0, [sp, #8]
 8018a82:	4621      	mov	r1, r4
 8018a84:	f7ff f9b9 	bl	8017dfa <quorem>
 8018a88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8018a8c:	f806 3b01 	strb.w	r3, [r6], #1
 8018a90:	eba6 020a 	sub.w	r2, r6, sl
 8018a94:	4593      	cmp	fp, r2
 8018a96:	ddb4      	ble.n	8018a02 <_dtoa_r+0xaf2>
 8018a98:	9902      	ldr	r1, [sp, #8]
 8018a9a:	2300      	movs	r3, #0
 8018a9c:	220a      	movs	r2, #10
 8018a9e:	4648      	mov	r0, r9
 8018aa0:	f000 f968 	bl	8018d74 <__multadd>
 8018aa4:	9002      	str	r0, [sp, #8]
 8018aa6:	e7eb      	b.n	8018a80 <_dtoa_r+0xb70>
 8018aa8:	0801c288 	.word	0x0801c288
 8018aac:	0801c20c 	.word	0x0801c20c

08018ab0 <_free_r>:
 8018ab0:	b538      	push	{r3, r4, r5, lr}
 8018ab2:	4605      	mov	r5, r0
 8018ab4:	2900      	cmp	r1, #0
 8018ab6:	d041      	beq.n	8018b3c <_free_r+0x8c>
 8018ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018abc:	1f0c      	subs	r4, r1, #4
 8018abe:	2b00      	cmp	r3, #0
 8018ac0:	bfb8      	it	lt
 8018ac2:	18e4      	addlt	r4, r4, r3
 8018ac4:	f000 f8e8 	bl	8018c98 <__malloc_lock>
 8018ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8018b40 <_free_r+0x90>)
 8018aca:	6813      	ldr	r3, [r2, #0]
 8018acc:	b933      	cbnz	r3, 8018adc <_free_r+0x2c>
 8018ace:	6063      	str	r3, [r4, #4]
 8018ad0:	6014      	str	r4, [r2, #0]
 8018ad2:	4628      	mov	r0, r5
 8018ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018ad8:	f000 b8e4 	b.w	8018ca4 <__malloc_unlock>
 8018adc:	42a3      	cmp	r3, r4
 8018ade:	d908      	bls.n	8018af2 <_free_r+0x42>
 8018ae0:	6820      	ldr	r0, [r4, #0]
 8018ae2:	1821      	adds	r1, r4, r0
 8018ae4:	428b      	cmp	r3, r1
 8018ae6:	bf01      	itttt	eq
 8018ae8:	6819      	ldreq	r1, [r3, #0]
 8018aea:	685b      	ldreq	r3, [r3, #4]
 8018aec:	1809      	addeq	r1, r1, r0
 8018aee:	6021      	streq	r1, [r4, #0]
 8018af0:	e7ed      	b.n	8018ace <_free_r+0x1e>
 8018af2:	461a      	mov	r2, r3
 8018af4:	685b      	ldr	r3, [r3, #4]
 8018af6:	b10b      	cbz	r3, 8018afc <_free_r+0x4c>
 8018af8:	42a3      	cmp	r3, r4
 8018afa:	d9fa      	bls.n	8018af2 <_free_r+0x42>
 8018afc:	6811      	ldr	r1, [r2, #0]
 8018afe:	1850      	adds	r0, r2, r1
 8018b00:	42a0      	cmp	r0, r4
 8018b02:	d10b      	bne.n	8018b1c <_free_r+0x6c>
 8018b04:	6820      	ldr	r0, [r4, #0]
 8018b06:	4401      	add	r1, r0
 8018b08:	1850      	adds	r0, r2, r1
 8018b0a:	4283      	cmp	r3, r0
 8018b0c:	6011      	str	r1, [r2, #0]
 8018b0e:	d1e0      	bne.n	8018ad2 <_free_r+0x22>
 8018b10:	6818      	ldr	r0, [r3, #0]
 8018b12:	685b      	ldr	r3, [r3, #4]
 8018b14:	6053      	str	r3, [r2, #4]
 8018b16:	4408      	add	r0, r1
 8018b18:	6010      	str	r0, [r2, #0]
 8018b1a:	e7da      	b.n	8018ad2 <_free_r+0x22>
 8018b1c:	d902      	bls.n	8018b24 <_free_r+0x74>
 8018b1e:	230c      	movs	r3, #12
 8018b20:	602b      	str	r3, [r5, #0]
 8018b22:	e7d6      	b.n	8018ad2 <_free_r+0x22>
 8018b24:	6820      	ldr	r0, [r4, #0]
 8018b26:	1821      	adds	r1, r4, r0
 8018b28:	428b      	cmp	r3, r1
 8018b2a:	bf04      	itt	eq
 8018b2c:	6819      	ldreq	r1, [r3, #0]
 8018b2e:	685b      	ldreq	r3, [r3, #4]
 8018b30:	6063      	str	r3, [r4, #4]
 8018b32:	bf04      	itt	eq
 8018b34:	1809      	addeq	r1, r1, r0
 8018b36:	6021      	streq	r1, [r4, #0]
 8018b38:	6054      	str	r4, [r2, #4]
 8018b3a:	e7ca      	b.n	8018ad2 <_free_r+0x22>
 8018b3c:	bd38      	pop	{r3, r4, r5, pc}
 8018b3e:	bf00      	nop
 8018b40:	20003e54 	.word	0x20003e54

08018b44 <malloc>:
 8018b44:	4b02      	ldr	r3, [pc, #8]	@ (8018b50 <malloc+0xc>)
 8018b46:	4601      	mov	r1, r0
 8018b48:	6818      	ldr	r0, [r3, #0]
 8018b4a:	f000 b825 	b.w	8018b98 <_malloc_r>
 8018b4e:	bf00      	nop
 8018b50:	200001ac 	.word	0x200001ac

08018b54 <sbrk_aligned>:
 8018b54:	b570      	push	{r4, r5, r6, lr}
 8018b56:	4e0f      	ldr	r6, [pc, #60]	@ (8018b94 <sbrk_aligned+0x40>)
 8018b58:	460c      	mov	r4, r1
 8018b5a:	6831      	ldr	r1, [r6, #0]
 8018b5c:	4605      	mov	r5, r0
 8018b5e:	b911      	cbnz	r1, 8018b66 <sbrk_aligned+0x12>
 8018b60:	f000 fe24 	bl	80197ac <_sbrk_r>
 8018b64:	6030      	str	r0, [r6, #0]
 8018b66:	4621      	mov	r1, r4
 8018b68:	4628      	mov	r0, r5
 8018b6a:	f000 fe1f 	bl	80197ac <_sbrk_r>
 8018b6e:	1c43      	adds	r3, r0, #1
 8018b70:	d103      	bne.n	8018b7a <sbrk_aligned+0x26>
 8018b72:	f04f 34ff 	mov.w	r4, #4294967295
 8018b76:	4620      	mov	r0, r4
 8018b78:	bd70      	pop	{r4, r5, r6, pc}
 8018b7a:	1cc4      	adds	r4, r0, #3
 8018b7c:	f024 0403 	bic.w	r4, r4, #3
 8018b80:	42a0      	cmp	r0, r4
 8018b82:	d0f8      	beq.n	8018b76 <sbrk_aligned+0x22>
 8018b84:	1a21      	subs	r1, r4, r0
 8018b86:	4628      	mov	r0, r5
 8018b88:	f000 fe10 	bl	80197ac <_sbrk_r>
 8018b8c:	3001      	adds	r0, #1
 8018b8e:	d1f2      	bne.n	8018b76 <sbrk_aligned+0x22>
 8018b90:	e7ef      	b.n	8018b72 <sbrk_aligned+0x1e>
 8018b92:	bf00      	nop
 8018b94:	20003e50 	.word	0x20003e50

08018b98 <_malloc_r>:
 8018b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b9c:	1ccd      	adds	r5, r1, #3
 8018b9e:	f025 0503 	bic.w	r5, r5, #3
 8018ba2:	3508      	adds	r5, #8
 8018ba4:	2d0c      	cmp	r5, #12
 8018ba6:	bf38      	it	cc
 8018ba8:	250c      	movcc	r5, #12
 8018baa:	2d00      	cmp	r5, #0
 8018bac:	4606      	mov	r6, r0
 8018bae:	db01      	blt.n	8018bb4 <_malloc_r+0x1c>
 8018bb0:	42a9      	cmp	r1, r5
 8018bb2:	d904      	bls.n	8018bbe <_malloc_r+0x26>
 8018bb4:	230c      	movs	r3, #12
 8018bb6:	6033      	str	r3, [r6, #0]
 8018bb8:	2000      	movs	r0, #0
 8018bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018bbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018c94 <_malloc_r+0xfc>
 8018bc2:	f000 f869 	bl	8018c98 <__malloc_lock>
 8018bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8018bca:	461c      	mov	r4, r3
 8018bcc:	bb44      	cbnz	r4, 8018c20 <_malloc_r+0x88>
 8018bce:	4629      	mov	r1, r5
 8018bd0:	4630      	mov	r0, r6
 8018bd2:	f7ff ffbf 	bl	8018b54 <sbrk_aligned>
 8018bd6:	1c43      	adds	r3, r0, #1
 8018bd8:	4604      	mov	r4, r0
 8018bda:	d158      	bne.n	8018c8e <_malloc_r+0xf6>
 8018bdc:	f8d8 4000 	ldr.w	r4, [r8]
 8018be0:	4627      	mov	r7, r4
 8018be2:	2f00      	cmp	r7, #0
 8018be4:	d143      	bne.n	8018c6e <_malloc_r+0xd6>
 8018be6:	2c00      	cmp	r4, #0
 8018be8:	d04b      	beq.n	8018c82 <_malloc_r+0xea>
 8018bea:	6823      	ldr	r3, [r4, #0]
 8018bec:	4639      	mov	r1, r7
 8018bee:	4630      	mov	r0, r6
 8018bf0:	eb04 0903 	add.w	r9, r4, r3
 8018bf4:	f000 fdda 	bl	80197ac <_sbrk_r>
 8018bf8:	4581      	cmp	r9, r0
 8018bfa:	d142      	bne.n	8018c82 <_malloc_r+0xea>
 8018bfc:	6821      	ldr	r1, [r4, #0]
 8018bfe:	1a6d      	subs	r5, r5, r1
 8018c00:	4629      	mov	r1, r5
 8018c02:	4630      	mov	r0, r6
 8018c04:	f7ff ffa6 	bl	8018b54 <sbrk_aligned>
 8018c08:	3001      	adds	r0, #1
 8018c0a:	d03a      	beq.n	8018c82 <_malloc_r+0xea>
 8018c0c:	6823      	ldr	r3, [r4, #0]
 8018c0e:	442b      	add	r3, r5
 8018c10:	6023      	str	r3, [r4, #0]
 8018c12:	f8d8 3000 	ldr.w	r3, [r8]
 8018c16:	685a      	ldr	r2, [r3, #4]
 8018c18:	bb62      	cbnz	r2, 8018c74 <_malloc_r+0xdc>
 8018c1a:	f8c8 7000 	str.w	r7, [r8]
 8018c1e:	e00f      	b.n	8018c40 <_malloc_r+0xa8>
 8018c20:	6822      	ldr	r2, [r4, #0]
 8018c22:	1b52      	subs	r2, r2, r5
 8018c24:	d420      	bmi.n	8018c68 <_malloc_r+0xd0>
 8018c26:	2a0b      	cmp	r2, #11
 8018c28:	d917      	bls.n	8018c5a <_malloc_r+0xc2>
 8018c2a:	1961      	adds	r1, r4, r5
 8018c2c:	42a3      	cmp	r3, r4
 8018c2e:	6025      	str	r5, [r4, #0]
 8018c30:	bf18      	it	ne
 8018c32:	6059      	strne	r1, [r3, #4]
 8018c34:	6863      	ldr	r3, [r4, #4]
 8018c36:	bf08      	it	eq
 8018c38:	f8c8 1000 	streq.w	r1, [r8]
 8018c3c:	5162      	str	r2, [r4, r5]
 8018c3e:	604b      	str	r3, [r1, #4]
 8018c40:	4630      	mov	r0, r6
 8018c42:	f000 f82f 	bl	8018ca4 <__malloc_unlock>
 8018c46:	f104 000b 	add.w	r0, r4, #11
 8018c4a:	1d23      	adds	r3, r4, #4
 8018c4c:	f020 0007 	bic.w	r0, r0, #7
 8018c50:	1ac2      	subs	r2, r0, r3
 8018c52:	bf1c      	itt	ne
 8018c54:	1a1b      	subne	r3, r3, r0
 8018c56:	50a3      	strne	r3, [r4, r2]
 8018c58:	e7af      	b.n	8018bba <_malloc_r+0x22>
 8018c5a:	6862      	ldr	r2, [r4, #4]
 8018c5c:	42a3      	cmp	r3, r4
 8018c5e:	bf0c      	ite	eq
 8018c60:	f8c8 2000 	streq.w	r2, [r8]
 8018c64:	605a      	strne	r2, [r3, #4]
 8018c66:	e7eb      	b.n	8018c40 <_malloc_r+0xa8>
 8018c68:	4623      	mov	r3, r4
 8018c6a:	6864      	ldr	r4, [r4, #4]
 8018c6c:	e7ae      	b.n	8018bcc <_malloc_r+0x34>
 8018c6e:	463c      	mov	r4, r7
 8018c70:	687f      	ldr	r7, [r7, #4]
 8018c72:	e7b6      	b.n	8018be2 <_malloc_r+0x4a>
 8018c74:	461a      	mov	r2, r3
 8018c76:	685b      	ldr	r3, [r3, #4]
 8018c78:	42a3      	cmp	r3, r4
 8018c7a:	d1fb      	bne.n	8018c74 <_malloc_r+0xdc>
 8018c7c:	2300      	movs	r3, #0
 8018c7e:	6053      	str	r3, [r2, #4]
 8018c80:	e7de      	b.n	8018c40 <_malloc_r+0xa8>
 8018c82:	230c      	movs	r3, #12
 8018c84:	6033      	str	r3, [r6, #0]
 8018c86:	4630      	mov	r0, r6
 8018c88:	f000 f80c 	bl	8018ca4 <__malloc_unlock>
 8018c8c:	e794      	b.n	8018bb8 <_malloc_r+0x20>
 8018c8e:	6005      	str	r5, [r0, #0]
 8018c90:	e7d6      	b.n	8018c40 <_malloc_r+0xa8>
 8018c92:	bf00      	nop
 8018c94:	20003e54 	.word	0x20003e54

08018c98 <__malloc_lock>:
 8018c98:	4801      	ldr	r0, [pc, #4]	@ (8018ca0 <__malloc_lock+0x8>)
 8018c9a:	f7ff b89e 	b.w	8017dda <__retarget_lock_acquire_recursive>
 8018c9e:	bf00      	nop
 8018ca0:	20003e4c 	.word	0x20003e4c

08018ca4 <__malloc_unlock>:
 8018ca4:	4801      	ldr	r0, [pc, #4]	@ (8018cac <__malloc_unlock+0x8>)
 8018ca6:	f7ff b899 	b.w	8017ddc <__retarget_lock_release_recursive>
 8018caa:	bf00      	nop
 8018cac:	20003e4c 	.word	0x20003e4c

08018cb0 <_Balloc>:
 8018cb0:	b570      	push	{r4, r5, r6, lr}
 8018cb2:	69c6      	ldr	r6, [r0, #28]
 8018cb4:	4604      	mov	r4, r0
 8018cb6:	460d      	mov	r5, r1
 8018cb8:	b976      	cbnz	r6, 8018cd8 <_Balloc+0x28>
 8018cba:	2010      	movs	r0, #16
 8018cbc:	f7ff ff42 	bl	8018b44 <malloc>
 8018cc0:	4602      	mov	r2, r0
 8018cc2:	61e0      	str	r0, [r4, #28]
 8018cc4:	b920      	cbnz	r0, 8018cd0 <_Balloc+0x20>
 8018cc6:	4b18      	ldr	r3, [pc, #96]	@ (8018d28 <_Balloc+0x78>)
 8018cc8:	4818      	ldr	r0, [pc, #96]	@ (8018d2c <_Balloc+0x7c>)
 8018cca:	216b      	movs	r1, #107	@ 0x6b
 8018ccc:	f000 fd7e 	bl	80197cc <__assert_func>
 8018cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018cd4:	6006      	str	r6, [r0, #0]
 8018cd6:	60c6      	str	r6, [r0, #12]
 8018cd8:	69e6      	ldr	r6, [r4, #28]
 8018cda:	68f3      	ldr	r3, [r6, #12]
 8018cdc:	b183      	cbz	r3, 8018d00 <_Balloc+0x50>
 8018cde:	69e3      	ldr	r3, [r4, #28]
 8018ce0:	68db      	ldr	r3, [r3, #12]
 8018ce2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018ce6:	b9b8      	cbnz	r0, 8018d18 <_Balloc+0x68>
 8018ce8:	2101      	movs	r1, #1
 8018cea:	fa01 f605 	lsl.w	r6, r1, r5
 8018cee:	1d72      	adds	r2, r6, #5
 8018cf0:	0092      	lsls	r2, r2, #2
 8018cf2:	4620      	mov	r0, r4
 8018cf4:	f000 fd88 	bl	8019808 <_calloc_r>
 8018cf8:	b160      	cbz	r0, 8018d14 <_Balloc+0x64>
 8018cfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018cfe:	e00e      	b.n	8018d1e <_Balloc+0x6e>
 8018d00:	2221      	movs	r2, #33	@ 0x21
 8018d02:	2104      	movs	r1, #4
 8018d04:	4620      	mov	r0, r4
 8018d06:	f000 fd7f 	bl	8019808 <_calloc_r>
 8018d0a:	69e3      	ldr	r3, [r4, #28]
 8018d0c:	60f0      	str	r0, [r6, #12]
 8018d0e:	68db      	ldr	r3, [r3, #12]
 8018d10:	2b00      	cmp	r3, #0
 8018d12:	d1e4      	bne.n	8018cde <_Balloc+0x2e>
 8018d14:	2000      	movs	r0, #0
 8018d16:	bd70      	pop	{r4, r5, r6, pc}
 8018d18:	6802      	ldr	r2, [r0, #0]
 8018d1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018d1e:	2300      	movs	r3, #0
 8018d20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018d24:	e7f7      	b.n	8018d16 <_Balloc+0x66>
 8018d26:	bf00      	nop
 8018d28:	0801c219 	.word	0x0801c219
 8018d2c:	0801c299 	.word	0x0801c299

08018d30 <_Bfree>:
 8018d30:	b570      	push	{r4, r5, r6, lr}
 8018d32:	69c6      	ldr	r6, [r0, #28]
 8018d34:	4605      	mov	r5, r0
 8018d36:	460c      	mov	r4, r1
 8018d38:	b976      	cbnz	r6, 8018d58 <_Bfree+0x28>
 8018d3a:	2010      	movs	r0, #16
 8018d3c:	f7ff ff02 	bl	8018b44 <malloc>
 8018d40:	4602      	mov	r2, r0
 8018d42:	61e8      	str	r0, [r5, #28]
 8018d44:	b920      	cbnz	r0, 8018d50 <_Bfree+0x20>
 8018d46:	4b09      	ldr	r3, [pc, #36]	@ (8018d6c <_Bfree+0x3c>)
 8018d48:	4809      	ldr	r0, [pc, #36]	@ (8018d70 <_Bfree+0x40>)
 8018d4a:	218f      	movs	r1, #143	@ 0x8f
 8018d4c:	f000 fd3e 	bl	80197cc <__assert_func>
 8018d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018d54:	6006      	str	r6, [r0, #0]
 8018d56:	60c6      	str	r6, [r0, #12]
 8018d58:	b13c      	cbz	r4, 8018d6a <_Bfree+0x3a>
 8018d5a:	69eb      	ldr	r3, [r5, #28]
 8018d5c:	6862      	ldr	r2, [r4, #4]
 8018d5e:	68db      	ldr	r3, [r3, #12]
 8018d60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018d64:	6021      	str	r1, [r4, #0]
 8018d66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018d6a:	bd70      	pop	{r4, r5, r6, pc}
 8018d6c:	0801c219 	.word	0x0801c219
 8018d70:	0801c299 	.word	0x0801c299

08018d74 <__multadd>:
 8018d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d78:	690d      	ldr	r5, [r1, #16]
 8018d7a:	4607      	mov	r7, r0
 8018d7c:	460c      	mov	r4, r1
 8018d7e:	461e      	mov	r6, r3
 8018d80:	f101 0c14 	add.w	ip, r1, #20
 8018d84:	2000      	movs	r0, #0
 8018d86:	f8dc 3000 	ldr.w	r3, [ip]
 8018d8a:	b299      	uxth	r1, r3
 8018d8c:	fb02 6101 	mla	r1, r2, r1, r6
 8018d90:	0c1e      	lsrs	r6, r3, #16
 8018d92:	0c0b      	lsrs	r3, r1, #16
 8018d94:	fb02 3306 	mla	r3, r2, r6, r3
 8018d98:	b289      	uxth	r1, r1
 8018d9a:	3001      	adds	r0, #1
 8018d9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8018da0:	4285      	cmp	r5, r0
 8018da2:	f84c 1b04 	str.w	r1, [ip], #4
 8018da6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018daa:	dcec      	bgt.n	8018d86 <__multadd+0x12>
 8018dac:	b30e      	cbz	r6, 8018df2 <__multadd+0x7e>
 8018dae:	68a3      	ldr	r3, [r4, #8]
 8018db0:	42ab      	cmp	r3, r5
 8018db2:	dc19      	bgt.n	8018de8 <__multadd+0x74>
 8018db4:	6861      	ldr	r1, [r4, #4]
 8018db6:	4638      	mov	r0, r7
 8018db8:	3101      	adds	r1, #1
 8018dba:	f7ff ff79 	bl	8018cb0 <_Balloc>
 8018dbe:	4680      	mov	r8, r0
 8018dc0:	b928      	cbnz	r0, 8018dce <__multadd+0x5a>
 8018dc2:	4602      	mov	r2, r0
 8018dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8018df8 <__multadd+0x84>)
 8018dc6:	480d      	ldr	r0, [pc, #52]	@ (8018dfc <__multadd+0x88>)
 8018dc8:	21ba      	movs	r1, #186	@ 0xba
 8018dca:	f000 fcff 	bl	80197cc <__assert_func>
 8018dce:	6922      	ldr	r2, [r4, #16]
 8018dd0:	3202      	adds	r2, #2
 8018dd2:	f104 010c 	add.w	r1, r4, #12
 8018dd6:	0092      	lsls	r2, r2, #2
 8018dd8:	300c      	adds	r0, #12
 8018dda:	f7ff f800 	bl	8017dde <memcpy>
 8018dde:	4621      	mov	r1, r4
 8018de0:	4638      	mov	r0, r7
 8018de2:	f7ff ffa5 	bl	8018d30 <_Bfree>
 8018de6:	4644      	mov	r4, r8
 8018de8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018dec:	3501      	adds	r5, #1
 8018dee:	615e      	str	r6, [r3, #20]
 8018df0:	6125      	str	r5, [r4, #16]
 8018df2:	4620      	mov	r0, r4
 8018df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018df8:	0801c288 	.word	0x0801c288
 8018dfc:	0801c299 	.word	0x0801c299

08018e00 <__hi0bits>:
 8018e00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8018e04:	4603      	mov	r3, r0
 8018e06:	bf36      	itet	cc
 8018e08:	0403      	lslcc	r3, r0, #16
 8018e0a:	2000      	movcs	r0, #0
 8018e0c:	2010      	movcc	r0, #16
 8018e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8018e12:	bf3c      	itt	cc
 8018e14:	021b      	lslcc	r3, r3, #8
 8018e16:	3008      	addcc	r0, #8
 8018e18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018e1c:	bf3c      	itt	cc
 8018e1e:	011b      	lslcc	r3, r3, #4
 8018e20:	3004      	addcc	r0, #4
 8018e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018e26:	bf3c      	itt	cc
 8018e28:	009b      	lslcc	r3, r3, #2
 8018e2a:	3002      	addcc	r0, #2
 8018e2c:	2b00      	cmp	r3, #0
 8018e2e:	db05      	blt.n	8018e3c <__hi0bits+0x3c>
 8018e30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8018e34:	f100 0001 	add.w	r0, r0, #1
 8018e38:	bf08      	it	eq
 8018e3a:	2020      	moveq	r0, #32
 8018e3c:	4770      	bx	lr

08018e3e <__lo0bits>:
 8018e3e:	6803      	ldr	r3, [r0, #0]
 8018e40:	4602      	mov	r2, r0
 8018e42:	f013 0007 	ands.w	r0, r3, #7
 8018e46:	d00b      	beq.n	8018e60 <__lo0bits+0x22>
 8018e48:	07d9      	lsls	r1, r3, #31
 8018e4a:	d421      	bmi.n	8018e90 <__lo0bits+0x52>
 8018e4c:	0798      	lsls	r0, r3, #30
 8018e4e:	bf49      	itett	mi
 8018e50:	085b      	lsrmi	r3, r3, #1
 8018e52:	089b      	lsrpl	r3, r3, #2
 8018e54:	2001      	movmi	r0, #1
 8018e56:	6013      	strmi	r3, [r2, #0]
 8018e58:	bf5c      	itt	pl
 8018e5a:	6013      	strpl	r3, [r2, #0]
 8018e5c:	2002      	movpl	r0, #2
 8018e5e:	4770      	bx	lr
 8018e60:	b299      	uxth	r1, r3
 8018e62:	b909      	cbnz	r1, 8018e68 <__lo0bits+0x2a>
 8018e64:	0c1b      	lsrs	r3, r3, #16
 8018e66:	2010      	movs	r0, #16
 8018e68:	b2d9      	uxtb	r1, r3
 8018e6a:	b909      	cbnz	r1, 8018e70 <__lo0bits+0x32>
 8018e6c:	3008      	adds	r0, #8
 8018e6e:	0a1b      	lsrs	r3, r3, #8
 8018e70:	0719      	lsls	r1, r3, #28
 8018e72:	bf04      	itt	eq
 8018e74:	091b      	lsreq	r3, r3, #4
 8018e76:	3004      	addeq	r0, #4
 8018e78:	0799      	lsls	r1, r3, #30
 8018e7a:	bf04      	itt	eq
 8018e7c:	089b      	lsreq	r3, r3, #2
 8018e7e:	3002      	addeq	r0, #2
 8018e80:	07d9      	lsls	r1, r3, #31
 8018e82:	d403      	bmi.n	8018e8c <__lo0bits+0x4e>
 8018e84:	085b      	lsrs	r3, r3, #1
 8018e86:	f100 0001 	add.w	r0, r0, #1
 8018e8a:	d003      	beq.n	8018e94 <__lo0bits+0x56>
 8018e8c:	6013      	str	r3, [r2, #0]
 8018e8e:	4770      	bx	lr
 8018e90:	2000      	movs	r0, #0
 8018e92:	4770      	bx	lr
 8018e94:	2020      	movs	r0, #32
 8018e96:	4770      	bx	lr

08018e98 <__i2b>:
 8018e98:	b510      	push	{r4, lr}
 8018e9a:	460c      	mov	r4, r1
 8018e9c:	2101      	movs	r1, #1
 8018e9e:	f7ff ff07 	bl	8018cb0 <_Balloc>
 8018ea2:	4602      	mov	r2, r0
 8018ea4:	b928      	cbnz	r0, 8018eb2 <__i2b+0x1a>
 8018ea6:	4b05      	ldr	r3, [pc, #20]	@ (8018ebc <__i2b+0x24>)
 8018ea8:	4805      	ldr	r0, [pc, #20]	@ (8018ec0 <__i2b+0x28>)
 8018eaa:	f240 1145 	movw	r1, #325	@ 0x145
 8018eae:	f000 fc8d 	bl	80197cc <__assert_func>
 8018eb2:	2301      	movs	r3, #1
 8018eb4:	6144      	str	r4, [r0, #20]
 8018eb6:	6103      	str	r3, [r0, #16]
 8018eb8:	bd10      	pop	{r4, pc}
 8018eba:	bf00      	nop
 8018ebc:	0801c288 	.word	0x0801c288
 8018ec0:	0801c299 	.word	0x0801c299

08018ec4 <__multiply>:
 8018ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ec8:	4617      	mov	r7, r2
 8018eca:	690a      	ldr	r2, [r1, #16]
 8018ecc:	693b      	ldr	r3, [r7, #16]
 8018ece:	429a      	cmp	r2, r3
 8018ed0:	bfa8      	it	ge
 8018ed2:	463b      	movge	r3, r7
 8018ed4:	4689      	mov	r9, r1
 8018ed6:	bfa4      	itt	ge
 8018ed8:	460f      	movge	r7, r1
 8018eda:	4699      	movge	r9, r3
 8018edc:	693d      	ldr	r5, [r7, #16]
 8018ede:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018ee2:	68bb      	ldr	r3, [r7, #8]
 8018ee4:	6879      	ldr	r1, [r7, #4]
 8018ee6:	eb05 060a 	add.w	r6, r5, sl
 8018eea:	42b3      	cmp	r3, r6
 8018eec:	b085      	sub	sp, #20
 8018eee:	bfb8      	it	lt
 8018ef0:	3101      	addlt	r1, #1
 8018ef2:	f7ff fedd 	bl	8018cb0 <_Balloc>
 8018ef6:	b930      	cbnz	r0, 8018f06 <__multiply+0x42>
 8018ef8:	4602      	mov	r2, r0
 8018efa:	4b41      	ldr	r3, [pc, #260]	@ (8019000 <__multiply+0x13c>)
 8018efc:	4841      	ldr	r0, [pc, #260]	@ (8019004 <__multiply+0x140>)
 8018efe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8018f02:	f000 fc63 	bl	80197cc <__assert_func>
 8018f06:	f100 0414 	add.w	r4, r0, #20
 8018f0a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8018f0e:	4623      	mov	r3, r4
 8018f10:	2200      	movs	r2, #0
 8018f12:	4573      	cmp	r3, lr
 8018f14:	d320      	bcc.n	8018f58 <__multiply+0x94>
 8018f16:	f107 0814 	add.w	r8, r7, #20
 8018f1a:	f109 0114 	add.w	r1, r9, #20
 8018f1e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8018f22:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8018f26:	9302      	str	r3, [sp, #8]
 8018f28:	1beb      	subs	r3, r5, r7
 8018f2a:	3b15      	subs	r3, #21
 8018f2c:	f023 0303 	bic.w	r3, r3, #3
 8018f30:	3304      	adds	r3, #4
 8018f32:	3715      	adds	r7, #21
 8018f34:	42bd      	cmp	r5, r7
 8018f36:	bf38      	it	cc
 8018f38:	2304      	movcc	r3, #4
 8018f3a:	9301      	str	r3, [sp, #4]
 8018f3c:	9b02      	ldr	r3, [sp, #8]
 8018f3e:	9103      	str	r1, [sp, #12]
 8018f40:	428b      	cmp	r3, r1
 8018f42:	d80c      	bhi.n	8018f5e <__multiply+0x9a>
 8018f44:	2e00      	cmp	r6, #0
 8018f46:	dd03      	ble.n	8018f50 <__multiply+0x8c>
 8018f48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	d055      	beq.n	8018ffc <__multiply+0x138>
 8018f50:	6106      	str	r6, [r0, #16]
 8018f52:	b005      	add	sp, #20
 8018f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f58:	f843 2b04 	str.w	r2, [r3], #4
 8018f5c:	e7d9      	b.n	8018f12 <__multiply+0x4e>
 8018f5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8018f62:	f1ba 0f00 	cmp.w	sl, #0
 8018f66:	d01f      	beq.n	8018fa8 <__multiply+0xe4>
 8018f68:	46c4      	mov	ip, r8
 8018f6a:	46a1      	mov	r9, r4
 8018f6c:	2700      	movs	r7, #0
 8018f6e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8018f72:	f8d9 3000 	ldr.w	r3, [r9]
 8018f76:	fa1f fb82 	uxth.w	fp, r2
 8018f7a:	b29b      	uxth	r3, r3
 8018f7c:	fb0a 330b 	mla	r3, sl, fp, r3
 8018f80:	443b      	add	r3, r7
 8018f82:	f8d9 7000 	ldr.w	r7, [r9]
 8018f86:	0c12      	lsrs	r2, r2, #16
 8018f88:	0c3f      	lsrs	r7, r7, #16
 8018f8a:	fb0a 7202 	mla	r2, sl, r2, r7
 8018f8e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8018f92:	b29b      	uxth	r3, r3
 8018f94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018f98:	4565      	cmp	r5, ip
 8018f9a:	f849 3b04 	str.w	r3, [r9], #4
 8018f9e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8018fa2:	d8e4      	bhi.n	8018f6e <__multiply+0xaa>
 8018fa4:	9b01      	ldr	r3, [sp, #4]
 8018fa6:	50e7      	str	r7, [r4, r3]
 8018fa8:	9b03      	ldr	r3, [sp, #12]
 8018faa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8018fae:	3104      	adds	r1, #4
 8018fb0:	f1b9 0f00 	cmp.w	r9, #0
 8018fb4:	d020      	beq.n	8018ff8 <__multiply+0x134>
 8018fb6:	6823      	ldr	r3, [r4, #0]
 8018fb8:	4647      	mov	r7, r8
 8018fba:	46a4      	mov	ip, r4
 8018fbc:	f04f 0a00 	mov.w	sl, #0
 8018fc0:	f8b7 b000 	ldrh.w	fp, [r7]
 8018fc4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8018fc8:	fb09 220b 	mla	r2, r9, fp, r2
 8018fcc:	4452      	add	r2, sl
 8018fce:	b29b      	uxth	r3, r3
 8018fd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018fd4:	f84c 3b04 	str.w	r3, [ip], #4
 8018fd8:	f857 3b04 	ldr.w	r3, [r7], #4
 8018fdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018fe0:	f8bc 3000 	ldrh.w	r3, [ip]
 8018fe4:	fb09 330a 	mla	r3, r9, sl, r3
 8018fe8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8018fec:	42bd      	cmp	r5, r7
 8018fee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018ff2:	d8e5      	bhi.n	8018fc0 <__multiply+0xfc>
 8018ff4:	9a01      	ldr	r2, [sp, #4]
 8018ff6:	50a3      	str	r3, [r4, r2]
 8018ff8:	3404      	adds	r4, #4
 8018ffa:	e79f      	b.n	8018f3c <__multiply+0x78>
 8018ffc:	3e01      	subs	r6, #1
 8018ffe:	e7a1      	b.n	8018f44 <__multiply+0x80>
 8019000:	0801c288 	.word	0x0801c288
 8019004:	0801c299 	.word	0x0801c299

08019008 <__pow5mult>:
 8019008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801900c:	4615      	mov	r5, r2
 801900e:	f012 0203 	ands.w	r2, r2, #3
 8019012:	4607      	mov	r7, r0
 8019014:	460e      	mov	r6, r1
 8019016:	d007      	beq.n	8019028 <__pow5mult+0x20>
 8019018:	4c25      	ldr	r4, [pc, #148]	@ (80190b0 <__pow5mult+0xa8>)
 801901a:	3a01      	subs	r2, #1
 801901c:	2300      	movs	r3, #0
 801901e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019022:	f7ff fea7 	bl	8018d74 <__multadd>
 8019026:	4606      	mov	r6, r0
 8019028:	10ad      	asrs	r5, r5, #2
 801902a:	d03d      	beq.n	80190a8 <__pow5mult+0xa0>
 801902c:	69fc      	ldr	r4, [r7, #28]
 801902e:	b97c      	cbnz	r4, 8019050 <__pow5mult+0x48>
 8019030:	2010      	movs	r0, #16
 8019032:	f7ff fd87 	bl	8018b44 <malloc>
 8019036:	4602      	mov	r2, r0
 8019038:	61f8      	str	r0, [r7, #28]
 801903a:	b928      	cbnz	r0, 8019048 <__pow5mult+0x40>
 801903c:	4b1d      	ldr	r3, [pc, #116]	@ (80190b4 <__pow5mult+0xac>)
 801903e:	481e      	ldr	r0, [pc, #120]	@ (80190b8 <__pow5mult+0xb0>)
 8019040:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019044:	f000 fbc2 	bl	80197cc <__assert_func>
 8019048:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801904c:	6004      	str	r4, [r0, #0]
 801904e:	60c4      	str	r4, [r0, #12]
 8019050:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019054:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019058:	b94c      	cbnz	r4, 801906e <__pow5mult+0x66>
 801905a:	f240 2171 	movw	r1, #625	@ 0x271
 801905e:	4638      	mov	r0, r7
 8019060:	f7ff ff1a 	bl	8018e98 <__i2b>
 8019064:	2300      	movs	r3, #0
 8019066:	f8c8 0008 	str.w	r0, [r8, #8]
 801906a:	4604      	mov	r4, r0
 801906c:	6003      	str	r3, [r0, #0]
 801906e:	f04f 0900 	mov.w	r9, #0
 8019072:	07eb      	lsls	r3, r5, #31
 8019074:	d50a      	bpl.n	801908c <__pow5mult+0x84>
 8019076:	4631      	mov	r1, r6
 8019078:	4622      	mov	r2, r4
 801907a:	4638      	mov	r0, r7
 801907c:	f7ff ff22 	bl	8018ec4 <__multiply>
 8019080:	4631      	mov	r1, r6
 8019082:	4680      	mov	r8, r0
 8019084:	4638      	mov	r0, r7
 8019086:	f7ff fe53 	bl	8018d30 <_Bfree>
 801908a:	4646      	mov	r6, r8
 801908c:	106d      	asrs	r5, r5, #1
 801908e:	d00b      	beq.n	80190a8 <__pow5mult+0xa0>
 8019090:	6820      	ldr	r0, [r4, #0]
 8019092:	b938      	cbnz	r0, 80190a4 <__pow5mult+0x9c>
 8019094:	4622      	mov	r2, r4
 8019096:	4621      	mov	r1, r4
 8019098:	4638      	mov	r0, r7
 801909a:	f7ff ff13 	bl	8018ec4 <__multiply>
 801909e:	6020      	str	r0, [r4, #0]
 80190a0:	f8c0 9000 	str.w	r9, [r0]
 80190a4:	4604      	mov	r4, r0
 80190a6:	e7e4      	b.n	8019072 <__pow5mult+0x6a>
 80190a8:	4630      	mov	r0, r6
 80190aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80190ae:	bf00      	nop
 80190b0:	0801c34c 	.word	0x0801c34c
 80190b4:	0801c219 	.word	0x0801c219
 80190b8:	0801c299 	.word	0x0801c299

080190bc <__lshift>:
 80190bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190c0:	460c      	mov	r4, r1
 80190c2:	6849      	ldr	r1, [r1, #4]
 80190c4:	6923      	ldr	r3, [r4, #16]
 80190c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80190ca:	68a3      	ldr	r3, [r4, #8]
 80190cc:	4607      	mov	r7, r0
 80190ce:	4691      	mov	r9, r2
 80190d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80190d4:	f108 0601 	add.w	r6, r8, #1
 80190d8:	42b3      	cmp	r3, r6
 80190da:	db0b      	blt.n	80190f4 <__lshift+0x38>
 80190dc:	4638      	mov	r0, r7
 80190de:	f7ff fde7 	bl	8018cb0 <_Balloc>
 80190e2:	4605      	mov	r5, r0
 80190e4:	b948      	cbnz	r0, 80190fa <__lshift+0x3e>
 80190e6:	4602      	mov	r2, r0
 80190e8:	4b28      	ldr	r3, [pc, #160]	@ (801918c <__lshift+0xd0>)
 80190ea:	4829      	ldr	r0, [pc, #164]	@ (8019190 <__lshift+0xd4>)
 80190ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80190f0:	f000 fb6c 	bl	80197cc <__assert_func>
 80190f4:	3101      	adds	r1, #1
 80190f6:	005b      	lsls	r3, r3, #1
 80190f8:	e7ee      	b.n	80190d8 <__lshift+0x1c>
 80190fa:	2300      	movs	r3, #0
 80190fc:	f100 0114 	add.w	r1, r0, #20
 8019100:	f100 0210 	add.w	r2, r0, #16
 8019104:	4618      	mov	r0, r3
 8019106:	4553      	cmp	r3, sl
 8019108:	db33      	blt.n	8019172 <__lshift+0xb6>
 801910a:	6920      	ldr	r0, [r4, #16]
 801910c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019110:	f104 0314 	add.w	r3, r4, #20
 8019114:	f019 091f 	ands.w	r9, r9, #31
 8019118:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801911c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019120:	d02b      	beq.n	801917a <__lshift+0xbe>
 8019122:	f1c9 0e20 	rsb	lr, r9, #32
 8019126:	468a      	mov	sl, r1
 8019128:	2200      	movs	r2, #0
 801912a:	6818      	ldr	r0, [r3, #0]
 801912c:	fa00 f009 	lsl.w	r0, r0, r9
 8019130:	4310      	orrs	r0, r2
 8019132:	f84a 0b04 	str.w	r0, [sl], #4
 8019136:	f853 2b04 	ldr.w	r2, [r3], #4
 801913a:	459c      	cmp	ip, r3
 801913c:	fa22 f20e 	lsr.w	r2, r2, lr
 8019140:	d8f3      	bhi.n	801912a <__lshift+0x6e>
 8019142:	ebac 0304 	sub.w	r3, ip, r4
 8019146:	3b15      	subs	r3, #21
 8019148:	f023 0303 	bic.w	r3, r3, #3
 801914c:	3304      	adds	r3, #4
 801914e:	f104 0015 	add.w	r0, r4, #21
 8019152:	4560      	cmp	r0, ip
 8019154:	bf88      	it	hi
 8019156:	2304      	movhi	r3, #4
 8019158:	50ca      	str	r2, [r1, r3]
 801915a:	b10a      	cbz	r2, 8019160 <__lshift+0xa4>
 801915c:	f108 0602 	add.w	r6, r8, #2
 8019160:	3e01      	subs	r6, #1
 8019162:	4638      	mov	r0, r7
 8019164:	612e      	str	r6, [r5, #16]
 8019166:	4621      	mov	r1, r4
 8019168:	f7ff fde2 	bl	8018d30 <_Bfree>
 801916c:	4628      	mov	r0, r5
 801916e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019172:	f842 0f04 	str.w	r0, [r2, #4]!
 8019176:	3301      	adds	r3, #1
 8019178:	e7c5      	b.n	8019106 <__lshift+0x4a>
 801917a:	3904      	subs	r1, #4
 801917c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019180:	f841 2f04 	str.w	r2, [r1, #4]!
 8019184:	459c      	cmp	ip, r3
 8019186:	d8f9      	bhi.n	801917c <__lshift+0xc0>
 8019188:	e7ea      	b.n	8019160 <__lshift+0xa4>
 801918a:	bf00      	nop
 801918c:	0801c288 	.word	0x0801c288
 8019190:	0801c299 	.word	0x0801c299

08019194 <__mcmp>:
 8019194:	690a      	ldr	r2, [r1, #16]
 8019196:	4603      	mov	r3, r0
 8019198:	6900      	ldr	r0, [r0, #16]
 801919a:	1a80      	subs	r0, r0, r2
 801919c:	b530      	push	{r4, r5, lr}
 801919e:	d10e      	bne.n	80191be <__mcmp+0x2a>
 80191a0:	3314      	adds	r3, #20
 80191a2:	3114      	adds	r1, #20
 80191a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80191a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80191ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80191b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80191b4:	4295      	cmp	r5, r2
 80191b6:	d003      	beq.n	80191c0 <__mcmp+0x2c>
 80191b8:	d205      	bcs.n	80191c6 <__mcmp+0x32>
 80191ba:	f04f 30ff 	mov.w	r0, #4294967295
 80191be:	bd30      	pop	{r4, r5, pc}
 80191c0:	42a3      	cmp	r3, r4
 80191c2:	d3f3      	bcc.n	80191ac <__mcmp+0x18>
 80191c4:	e7fb      	b.n	80191be <__mcmp+0x2a>
 80191c6:	2001      	movs	r0, #1
 80191c8:	e7f9      	b.n	80191be <__mcmp+0x2a>
	...

080191cc <__mdiff>:
 80191cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191d0:	4689      	mov	r9, r1
 80191d2:	4606      	mov	r6, r0
 80191d4:	4611      	mov	r1, r2
 80191d6:	4648      	mov	r0, r9
 80191d8:	4614      	mov	r4, r2
 80191da:	f7ff ffdb 	bl	8019194 <__mcmp>
 80191de:	1e05      	subs	r5, r0, #0
 80191e0:	d112      	bne.n	8019208 <__mdiff+0x3c>
 80191e2:	4629      	mov	r1, r5
 80191e4:	4630      	mov	r0, r6
 80191e6:	f7ff fd63 	bl	8018cb0 <_Balloc>
 80191ea:	4602      	mov	r2, r0
 80191ec:	b928      	cbnz	r0, 80191fa <__mdiff+0x2e>
 80191ee:	4b3f      	ldr	r3, [pc, #252]	@ (80192ec <__mdiff+0x120>)
 80191f0:	f240 2137 	movw	r1, #567	@ 0x237
 80191f4:	483e      	ldr	r0, [pc, #248]	@ (80192f0 <__mdiff+0x124>)
 80191f6:	f000 fae9 	bl	80197cc <__assert_func>
 80191fa:	2301      	movs	r3, #1
 80191fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019200:	4610      	mov	r0, r2
 8019202:	b003      	add	sp, #12
 8019204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019208:	bfbc      	itt	lt
 801920a:	464b      	movlt	r3, r9
 801920c:	46a1      	movlt	r9, r4
 801920e:	4630      	mov	r0, r6
 8019210:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019214:	bfba      	itte	lt
 8019216:	461c      	movlt	r4, r3
 8019218:	2501      	movlt	r5, #1
 801921a:	2500      	movge	r5, #0
 801921c:	f7ff fd48 	bl	8018cb0 <_Balloc>
 8019220:	4602      	mov	r2, r0
 8019222:	b918      	cbnz	r0, 801922c <__mdiff+0x60>
 8019224:	4b31      	ldr	r3, [pc, #196]	@ (80192ec <__mdiff+0x120>)
 8019226:	f240 2145 	movw	r1, #581	@ 0x245
 801922a:	e7e3      	b.n	80191f4 <__mdiff+0x28>
 801922c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019230:	6926      	ldr	r6, [r4, #16]
 8019232:	60c5      	str	r5, [r0, #12]
 8019234:	f109 0310 	add.w	r3, r9, #16
 8019238:	f109 0514 	add.w	r5, r9, #20
 801923c:	f104 0e14 	add.w	lr, r4, #20
 8019240:	f100 0b14 	add.w	fp, r0, #20
 8019244:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019248:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801924c:	9301      	str	r3, [sp, #4]
 801924e:	46d9      	mov	r9, fp
 8019250:	f04f 0c00 	mov.w	ip, #0
 8019254:	9b01      	ldr	r3, [sp, #4]
 8019256:	f85e 0b04 	ldr.w	r0, [lr], #4
 801925a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801925e:	9301      	str	r3, [sp, #4]
 8019260:	fa1f f38a 	uxth.w	r3, sl
 8019264:	4619      	mov	r1, r3
 8019266:	b283      	uxth	r3, r0
 8019268:	1acb      	subs	r3, r1, r3
 801926a:	0c00      	lsrs	r0, r0, #16
 801926c:	4463      	add	r3, ip
 801926e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019272:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019276:	b29b      	uxth	r3, r3
 8019278:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801927c:	4576      	cmp	r6, lr
 801927e:	f849 3b04 	str.w	r3, [r9], #4
 8019282:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019286:	d8e5      	bhi.n	8019254 <__mdiff+0x88>
 8019288:	1b33      	subs	r3, r6, r4
 801928a:	3b15      	subs	r3, #21
 801928c:	f023 0303 	bic.w	r3, r3, #3
 8019290:	3415      	adds	r4, #21
 8019292:	3304      	adds	r3, #4
 8019294:	42a6      	cmp	r6, r4
 8019296:	bf38      	it	cc
 8019298:	2304      	movcc	r3, #4
 801929a:	441d      	add	r5, r3
 801929c:	445b      	add	r3, fp
 801929e:	461e      	mov	r6, r3
 80192a0:	462c      	mov	r4, r5
 80192a2:	4544      	cmp	r4, r8
 80192a4:	d30e      	bcc.n	80192c4 <__mdiff+0xf8>
 80192a6:	f108 0103 	add.w	r1, r8, #3
 80192aa:	1b49      	subs	r1, r1, r5
 80192ac:	f021 0103 	bic.w	r1, r1, #3
 80192b0:	3d03      	subs	r5, #3
 80192b2:	45a8      	cmp	r8, r5
 80192b4:	bf38      	it	cc
 80192b6:	2100      	movcc	r1, #0
 80192b8:	440b      	add	r3, r1
 80192ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80192be:	b191      	cbz	r1, 80192e6 <__mdiff+0x11a>
 80192c0:	6117      	str	r7, [r2, #16]
 80192c2:	e79d      	b.n	8019200 <__mdiff+0x34>
 80192c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80192c8:	46e6      	mov	lr, ip
 80192ca:	0c08      	lsrs	r0, r1, #16
 80192cc:	fa1c fc81 	uxtah	ip, ip, r1
 80192d0:	4471      	add	r1, lr
 80192d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80192d6:	b289      	uxth	r1, r1
 80192d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80192dc:	f846 1b04 	str.w	r1, [r6], #4
 80192e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80192e4:	e7dd      	b.n	80192a2 <__mdiff+0xd6>
 80192e6:	3f01      	subs	r7, #1
 80192e8:	e7e7      	b.n	80192ba <__mdiff+0xee>
 80192ea:	bf00      	nop
 80192ec:	0801c288 	.word	0x0801c288
 80192f0:	0801c299 	.word	0x0801c299

080192f4 <__d2b>:
 80192f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80192f8:	460f      	mov	r7, r1
 80192fa:	2101      	movs	r1, #1
 80192fc:	ec59 8b10 	vmov	r8, r9, d0
 8019300:	4616      	mov	r6, r2
 8019302:	f7ff fcd5 	bl	8018cb0 <_Balloc>
 8019306:	4604      	mov	r4, r0
 8019308:	b930      	cbnz	r0, 8019318 <__d2b+0x24>
 801930a:	4602      	mov	r2, r0
 801930c:	4b23      	ldr	r3, [pc, #140]	@ (801939c <__d2b+0xa8>)
 801930e:	4824      	ldr	r0, [pc, #144]	@ (80193a0 <__d2b+0xac>)
 8019310:	f240 310f 	movw	r1, #783	@ 0x30f
 8019314:	f000 fa5a 	bl	80197cc <__assert_func>
 8019318:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801931c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019320:	b10d      	cbz	r5, 8019326 <__d2b+0x32>
 8019322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019326:	9301      	str	r3, [sp, #4]
 8019328:	f1b8 0300 	subs.w	r3, r8, #0
 801932c:	d023      	beq.n	8019376 <__d2b+0x82>
 801932e:	4668      	mov	r0, sp
 8019330:	9300      	str	r3, [sp, #0]
 8019332:	f7ff fd84 	bl	8018e3e <__lo0bits>
 8019336:	e9dd 1200 	ldrd	r1, r2, [sp]
 801933a:	b1d0      	cbz	r0, 8019372 <__d2b+0x7e>
 801933c:	f1c0 0320 	rsb	r3, r0, #32
 8019340:	fa02 f303 	lsl.w	r3, r2, r3
 8019344:	430b      	orrs	r3, r1
 8019346:	40c2      	lsrs	r2, r0
 8019348:	6163      	str	r3, [r4, #20]
 801934a:	9201      	str	r2, [sp, #4]
 801934c:	9b01      	ldr	r3, [sp, #4]
 801934e:	61a3      	str	r3, [r4, #24]
 8019350:	2b00      	cmp	r3, #0
 8019352:	bf0c      	ite	eq
 8019354:	2201      	moveq	r2, #1
 8019356:	2202      	movne	r2, #2
 8019358:	6122      	str	r2, [r4, #16]
 801935a:	b1a5      	cbz	r5, 8019386 <__d2b+0x92>
 801935c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019360:	4405      	add	r5, r0
 8019362:	603d      	str	r5, [r7, #0]
 8019364:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019368:	6030      	str	r0, [r6, #0]
 801936a:	4620      	mov	r0, r4
 801936c:	b003      	add	sp, #12
 801936e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019372:	6161      	str	r1, [r4, #20]
 8019374:	e7ea      	b.n	801934c <__d2b+0x58>
 8019376:	a801      	add	r0, sp, #4
 8019378:	f7ff fd61 	bl	8018e3e <__lo0bits>
 801937c:	9b01      	ldr	r3, [sp, #4]
 801937e:	6163      	str	r3, [r4, #20]
 8019380:	3020      	adds	r0, #32
 8019382:	2201      	movs	r2, #1
 8019384:	e7e8      	b.n	8019358 <__d2b+0x64>
 8019386:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801938a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801938e:	6038      	str	r0, [r7, #0]
 8019390:	6918      	ldr	r0, [r3, #16]
 8019392:	f7ff fd35 	bl	8018e00 <__hi0bits>
 8019396:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801939a:	e7e5      	b.n	8019368 <__d2b+0x74>
 801939c:	0801c288 	.word	0x0801c288
 80193a0:	0801c299 	.word	0x0801c299

080193a4 <__ssputs_r>:
 80193a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80193a8:	688e      	ldr	r6, [r1, #8]
 80193aa:	461f      	mov	r7, r3
 80193ac:	42be      	cmp	r6, r7
 80193ae:	680b      	ldr	r3, [r1, #0]
 80193b0:	4682      	mov	sl, r0
 80193b2:	460c      	mov	r4, r1
 80193b4:	4690      	mov	r8, r2
 80193b6:	d82d      	bhi.n	8019414 <__ssputs_r+0x70>
 80193b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80193bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80193c0:	d026      	beq.n	8019410 <__ssputs_r+0x6c>
 80193c2:	6965      	ldr	r5, [r4, #20]
 80193c4:	6909      	ldr	r1, [r1, #16]
 80193c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80193ca:	eba3 0901 	sub.w	r9, r3, r1
 80193ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80193d2:	1c7b      	adds	r3, r7, #1
 80193d4:	444b      	add	r3, r9
 80193d6:	106d      	asrs	r5, r5, #1
 80193d8:	429d      	cmp	r5, r3
 80193da:	bf38      	it	cc
 80193dc:	461d      	movcc	r5, r3
 80193de:	0553      	lsls	r3, r2, #21
 80193e0:	d527      	bpl.n	8019432 <__ssputs_r+0x8e>
 80193e2:	4629      	mov	r1, r5
 80193e4:	f7ff fbd8 	bl	8018b98 <_malloc_r>
 80193e8:	4606      	mov	r6, r0
 80193ea:	b360      	cbz	r0, 8019446 <__ssputs_r+0xa2>
 80193ec:	6921      	ldr	r1, [r4, #16]
 80193ee:	464a      	mov	r2, r9
 80193f0:	f7fe fcf5 	bl	8017dde <memcpy>
 80193f4:	89a3      	ldrh	r3, [r4, #12]
 80193f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80193fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80193fe:	81a3      	strh	r3, [r4, #12]
 8019400:	6126      	str	r6, [r4, #16]
 8019402:	6165      	str	r5, [r4, #20]
 8019404:	444e      	add	r6, r9
 8019406:	eba5 0509 	sub.w	r5, r5, r9
 801940a:	6026      	str	r6, [r4, #0]
 801940c:	60a5      	str	r5, [r4, #8]
 801940e:	463e      	mov	r6, r7
 8019410:	42be      	cmp	r6, r7
 8019412:	d900      	bls.n	8019416 <__ssputs_r+0x72>
 8019414:	463e      	mov	r6, r7
 8019416:	6820      	ldr	r0, [r4, #0]
 8019418:	4632      	mov	r2, r6
 801941a:	4641      	mov	r1, r8
 801941c:	f7fe fc45 	bl	8017caa <memmove>
 8019420:	68a3      	ldr	r3, [r4, #8]
 8019422:	1b9b      	subs	r3, r3, r6
 8019424:	60a3      	str	r3, [r4, #8]
 8019426:	6823      	ldr	r3, [r4, #0]
 8019428:	4433      	add	r3, r6
 801942a:	6023      	str	r3, [r4, #0]
 801942c:	2000      	movs	r0, #0
 801942e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019432:	462a      	mov	r2, r5
 8019434:	f000 fa0e 	bl	8019854 <_realloc_r>
 8019438:	4606      	mov	r6, r0
 801943a:	2800      	cmp	r0, #0
 801943c:	d1e0      	bne.n	8019400 <__ssputs_r+0x5c>
 801943e:	6921      	ldr	r1, [r4, #16]
 8019440:	4650      	mov	r0, sl
 8019442:	f7ff fb35 	bl	8018ab0 <_free_r>
 8019446:	230c      	movs	r3, #12
 8019448:	f8ca 3000 	str.w	r3, [sl]
 801944c:	89a3      	ldrh	r3, [r4, #12]
 801944e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019452:	81a3      	strh	r3, [r4, #12]
 8019454:	f04f 30ff 	mov.w	r0, #4294967295
 8019458:	e7e9      	b.n	801942e <__ssputs_r+0x8a>
	...

0801945c <_svfiprintf_r>:
 801945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019460:	4698      	mov	r8, r3
 8019462:	898b      	ldrh	r3, [r1, #12]
 8019464:	061b      	lsls	r3, r3, #24
 8019466:	b09d      	sub	sp, #116	@ 0x74
 8019468:	4607      	mov	r7, r0
 801946a:	460d      	mov	r5, r1
 801946c:	4614      	mov	r4, r2
 801946e:	d510      	bpl.n	8019492 <_svfiprintf_r+0x36>
 8019470:	690b      	ldr	r3, [r1, #16]
 8019472:	b973      	cbnz	r3, 8019492 <_svfiprintf_r+0x36>
 8019474:	2140      	movs	r1, #64	@ 0x40
 8019476:	f7ff fb8f 	bl	8018b98 <_malloc_r>
 801947a:	6028      	str	r0, [r5, #0]
 801947c:	6128      	str	r0, [r5, #16]
 801947e:	b930      	cbnz	r0, 801948e <_svfiprintf_r+0x32>
 8019480:	230c      	movs	r3, #12
 8019482:	603b      	str	r3, [r7, #0]
 8019484:	f04f 30ff 	mov.w	r0, #4294967295
 8019488:	b01d      	add	sp, #116	@ 0x74
 801948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801948e:	2340      	movs	r3, #64	@ 0x40
 8019490:	616b      	str	r3, [r5, #20]
 8019492:	2300      	movs	r3, #0
 8019494:	9309      	str	r3, [sp, #36]	@ 0x24
 8019496:	2320      	movs	r3, #32
 8019498:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801949c:	f8cd 800c 	str.w	r8, [sp, #12]
 80194a0:	2330      	movs	r3, #48	@ 0x30
 80194a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019640 <_svfiprintf_r+0x1e4>
 80194a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80194aa:	f04f 0901 	mov.w	r9, #1
 80194ae:	4623      	mov	r3, r4
 80194b0:	469a      	mov	sl, r3
 80194b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80194b6:	b10a      	cbz	r2, 80194bc <_svfiprintf_r+0x60>
 80194b8:	2a25      	cmp	r2, #37	@ 0x25
 80194ba:	d1f9      	bne.n	80194b0 <_svfiprintf_r+0x54>
 80194bc:	ebba 0b04 	subs.w	fp, sl, r4
 80194c0:	d00b      	beq.n	80194da <_svfiprintf_r+0x7e>
 80194c2:	465b      	mov	r3, fp
 80194c4:	4622      	mov	r2, r4
 80194c6:	4629      	mov	r1, r5
 80194c8:	4638      	mov	r0, r7
 80194ca:	f7ff ff6b 	bl	80193a4 <__ssputs_r>
 80194ce:	3001      	adds	r0, #1
 80194d0:	f000 80a7 	beq.w	8019622 <_svfiprintf_r+0x1c6>
 80194d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80194d6:	445a      	add	r2, fp
 80194d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80194da:	f89a 3000 	ldrb.w	r3, [sl]
 80194de:	2b00      	cmp	r3, #0
 80194e0:	f000 809f 	beq.w	8019622 <_svfiprintf_r+0x1c6>
 80194e4:	2300      	movs	r3, #0
 80194e6:	f04f 32ff 	mov.w	r2, #4294967295
 80194ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80194ee:	f10a 0a01 	add.w	sl, sl, #1
 80194f2:	9304      	str	r3, [sp, #16]
 80194f4:	9307      	str	r3, [sp, #28]
 80194f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80194fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80194fc:	4654      	mov	r4, sl
 80194fe:	2205      	movs	r2, #5
 8019500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019504:	484e      	ldr	r0, [pc, #312]	@ (8019640 <_svfiprintf_r+0x1e4>)
 8019506:	f7e6 fe8b 	bl	8000220 <memchr>
 801950a:	9a04      	ldr	r2, [sp, #16]
 801950c:	b9d8      	cbnz	r0, 8019546 <_svfiprintf_r+0xea>
 801950e:	06d0      	lsls	r0, r2, #27
 8019510:	bf44      	itt	mi
 8019512:	2320      	movmi	r3, #32
 8019514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019518:	0711      	lsls	r1, r2, #28
 801951a:	bf44      	itt	mi
 801951c:	232b      	movmi	r3, #43	@ 0x2b
 801951e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019522:	f89a 3000 	ldrb.w	r3, [sl]
 8019526:	2b2a      	cmp	r3, #42	@ 0x2a
 8019528:	d015      	beq.n	8019556 <_svfiprintf_r+0xfa>
 801952a:	9a07      	ldr	r2, [sp, #28]
 801952c:	4654      	mov	r4, sl
 801952e:	2000      	movs	r0, #0
 8019530:	f04f 0c0a 	mov.w	ip, #10
 8019534:	4621      	mov	r1, r4
 8019536:	f811 3b01 	ldrb.w	r3, [r1], #1
 801953a:	3b30      	subs	r3, #48	@ 0x30
 801953c:	2b09      	cmp	r3, #9
 801953e:	d94b      	bls.n	80195d8 <_svfiprintf_r+0x17c>
 8019540:	b1b0      	cbz	r0, 8019570 <_svfiprintf_r+0x114>
 8019542:	9207      	str	r2, [sp, #28]
 8019544:	e014      	b.n	8019570 <_svfiprintf_r+0x114>
 8019546:	eba0 0308 	sub.w	r3, r0, r8
 801954a:	fa09 f303 	lsl.w	r3, r9, r3
 801954e:	4313      	orrs	r3, r2
 8019550:	9304      	str	r3, [sp, #16]
 8019552:	46a2      	mov	sl, r4
 8019554:	e7d2      	b.n	80194fc <_svfiprintf_r+0xa0>
 8019556:	9b03      	ldr	r3, [sp, #12]
 8019558:	1d19      	adds	r1, r3, #4
 801955a:	681b      	ldr	r3, [r3, #0]
 801955c:	9103      	str	r1, [sp, #12]
 801955e:	2b00      	cmp	r3, #0
 8019560:	bfbb      	ittet	lt
 8019562:	425b      	neglt	r3, r3
 8019564:	f042 0202 	orrlt.w	r2, r2, #2
 8019568:	9307      	strge	r3, [sp, #28]
 801956a:	9307      	strlt	r3, [sp, #28]
 801956c:	bfb8      	it	lt
 801956e:	9204      	strlt	r2, [sp, #16]
 8019570:	7823      	ldrb	r3, [r4, #0]
 8019572:	2b2e      	cmp	r3, #46	@ 0x2e
 8019574:	d10a      	bne.n	801958c <_svfiprintf_r+0x130>
 8019576:	7863      	ldrb	r3, [r4, #1]
 8019578:	2b2a      	cmp	r3, #42	@ 0x2a
 801957a:	d132      	bne.n	80195e2 <_svfiprintf_r+0x186>
 801957c:	9b03      	ldr	r3, [sp, #12]
 801957e:	1d1a      	adds	r2, r3, #4
 8019580:	681b      	ldr	r3, [r3, #0]
 8019582:	9203      	str	r2, [sp, #12]
 8019584:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019588:	3402      	adds	r4, #2
 801958a:	9305      	str	r3, [sp, #20]
 801958c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019650 <_svfiprintf_r+0x1f4>
 8019590:	7821      	ldrb	r1, [r4, #0]
 8019592:	2203      	movs	r2, #3
 8019594:	4650      	mov	r0, sl
 8019596:	f7e6 fe43 	bl	8000220 <memchr>
 801959a:	b138      	cbz	r0, 80195ac <_svfiprintf_r+0x150>
 801959c:	9b04      	ldr	r3, [sp, #16]
 801959e:	eba0 000a 	sub.w	r0, r0, sl
 80195a2:	2240      	movs	r2, #64	@ 0x40
 80195a4:	4082      	lsls	r2, r0
 80195a6:	4313      	orrs	r3, r2
 80195a8:	3401      	adds	r4, #1
 80195aa:	9304      	str	r3, [sp, #16]
 80195ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80195b0:	4824      	ldr	r0, [pc, #144]	@ (8019644 <_svfiprintf_r+0x1e8>)
 80195b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80195b6:	2206      	movs	r2, #6
 80195b8:	f7e6 fe32 	bl	8000220 <memchr>
 80195bc:	2800      	cmp	r0, #0
 80195be:	d036      	beq.n	801962e <_svfiprintf_r+0x1d2>
 80195c0:	4b21      	ldr	r3, [pc, #132]	@ (8019648 <_svfiprintf_r+0x1ec>)
 80195c2:	bb1b      	cbnz	r3, 801960c <_svfiprintf_r+0x1b0>
 80195c4:	9b03      	ldr	r3, [sp, #12]
 80195c6:	3307      	adds	r3, #7
 80195c8:	f023 0307 	bic.w	r3, r3, #7
 80195cc:	3308      	adds	r3, #8
 80195ce:	9303      	str	r3, [sp, #12]
 80195d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195d2:	4433      	add	r3, r6
 80195d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80195d6:	e76a      	b.n	80194ae <_svfiprintf_r+0x52>
 80195d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80195dc:	460c      	mov	r4, r1
 80195de:	2001      	movs	r0, #1
 80195e0:	e7a8      	b.n	8019534 <_svfiprintf_r+0xd8>
 80195e2:	2300      	movs	r3, #0
 80195e4:	3401      	adds	r4, #1
 80195e6:	9305      	str	r3, [sp, #20]
 80195e8:	4619      	mov	r1, r3
 80195ea:	f04f 0c0a 	mov.w	ip, #10
 80195ee:	4620      	mov	r0, r4
 80195f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80195f4:	3a30      	subs	r2, #48	@ 0x30
 80195f6:	2a09      	cmp	r2, #9
 80195f8:	d903      	bls.n	8019602 <_svfiprintf_r+0x1a6>
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d0c6      	beq.n	801958c <_svfiprintf_r+0x130>
 80195fe:	9105      	str	r1, [sp, #20]
 8019600:	e7c4      	b.n	801958c <_svfiprintf_r+0x130>
 8019602:	fb0c 2101 	mla	r1, ip, r1, r2
 8019606:	4604      	mov	r4, r0
 8019608:	2301      	movs	r3, #1
 801960a:	e7f0      	b.n	80195ee <_svfiprintf_r+0x192>
 801960c:	ab03      	add	r3, sp, #12
 801960e:	9300      	str	r3, [sp, #0]
 8019610:	462a      	mov	r2, r5
 8019612:	4b0e      	ldr	r3, [pc, #56]	@ (801964c <_svfiprintf_r+0x1f0>)
 8019614:	a904      	add	r1, sp, #16
 8019616:	4638      	mov	r0, r7
 8019618:	f7fd fe34 	bl	8017284 <_printf_float>
 801961c:	1c42      	adds	r2, r0, #1
 801961e:	4606      	mov	r6, r0
 8019620:	d1d6      	bne.n	80195d0 <_svfiprintf_r+0x174>
 8019622:	89ab      	ldrh	r3, [r5, #12]
 8019624:	065b      	lsls	r3, r3, #25
 8019626:	f53f af2d 	bmi.w	8019484 <_svfiprintf_r+0x28>
 801962a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801962c:	e72c      	b.n	8019488 <_svfiprintf_r+0x2c>
 801962e:	ab03      	add	r3, sp, #12
 8019630:	9300      	str	r3, [sp, #0]
 8019632:	462a      	mov	r2, r5
 8019634:	4b05      	ldr	r3, [pc, #20]	@ (801964c <_svfiprintf_r+0x1f0>)
 8019636:	a904      	add	r1, sp, #16
 8019638:	4638      	mov	r0, r7
 801963a:	f7fe f8bb 	bl	80177b4 <_printf_i>
 801963e:	e7ed      	b.n	801961c <_svfiprintf_r+0x1c0>
 8019640:	0801c2f2 	.word	0x0801c2f2
 8019644:	0801c2fc 	.word	0x0801c2fc
 8019648:	08017285 	.word	0x08017285
 801964c:	080193a5 	.word	0x080193a5
 8019650:	0801c2f8 	.word	0x0801c2f8

08019654 <__sflush_r>:
 8019654:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801965c:	0716      	lsls	r6, r2, #28
 801965e:	4605      	mov	r5, r0
 8019660:	460c      	mov	r4, r1
 8019662:	d454      	bmi.n	801970e <__sflush_r+0xba>
 8019664:	684b      	ldr	r3, [r1, #4]
 8019666:	2b00      	cmp	r3, #0
 8019668:	dc02      	bgt.n	8019670 <__sflush_r+0x1c>
 801966a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801966c:	2b00      	cmp	r3, #0
 801966e:	dd48      	ble.n	8019702 <__sflush_r+0xae>
 8019670:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019672:	2e00      	cmp	r6, #0
 8019674:	d045      	beq.n	8019702 <__sflush_r+0xae>
 8019676:	2300      	movs	r3, #0
 8019678:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801967c:	682f      	ldr	r7, [r5, #0]
 801967e:	6a21      	ldr	r1, [r4, #32]
 8019680:	602b      	str	r3, [r5, #0]
 8019682:	d030      	beq.n	80196e6 <__sflush_r+0x92>
 8019684:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019686:	89a3      	ldrh	r3, [r4, #12]
 8019688:	0759      	lsls	r1, r3, #29
 801968a:	d505      	bpl.n	8019698 <__sflush_r+0x44>
 801968c:	6863      	ldr	r3, [r4, #4]
 801968e:	1ad2      	subs	r2, r2, r3
 8019690:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019692:	b10b      	cbz	r3, 8019698 <__sflush_r+0x44>
 8019694:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019696:	1ad2      	subs	r2, r2, r3
 8019698:	2300      	movs	r3, #0
 801969a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801969c:	6a21      	ldr	r1, [r4, #32]
 801969e:	4628      	mov	r0, r5
 80196a0:	47b0      	blx	r6
 80196a2:	1c43      	adds	r3, r0, #1
 80196a4:	89a3      	ldrh	r3, [r4, #12]
 80196a6:	d106      	bne.n	80196b6 <__sflush_r+0x62>
 80196a8:	6829      	ldr	r1, [r5, #0]
 80196aa:	291d      	cmp	r1, #29
 80196ac:	d82b      	bhi.n	8019706 <__sflush_r+0xb2>
 80196ae:	4a2a      	ldr	r2, [pc, #168]	@ (8019758 <__sflush_r+0x104>)
 80196b0:	40ca      	lsrs	r2, r1
 80196b2:	07d6      	lsls	r6, r2, #31
 80196b4:	d527      	bpl.n	8019706 <__sflush_r+0xb2>
 80196b6:	2200      	movs	r2, #0
 80196b8:	6062      	str	r2, [r4, #4]
 80196ba:	04d9      	lsls	r1, r3, #19
 80196bc:	6922      	ldr	r2, [r4, #16]
 80196be:	6022      	str	r2, [r4, #0]
 80196c0:	d504      	bpl.n	80196cc <__sflush_r+0x78>
 80196c2:	1c42      	adds	r2, r0, #1
 80196c4:	d101      	bne.n	80196ca <__sflush_r+0x76>
 80196c6:	682b      	ldr	r3, [r5, #0]
 80196c8:	b903      	cbnz	r3, 80196cc <__sflush_r+0x78>
 80196ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80196cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80196ce:	602f      	str	r7, [r5, #0]
 80196d0:	b1b9      	cbz	r1, 8019702 <__sflush_r+0xae>
 80196d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80196d6:	4299      	cmp	r1, r3
 80196d8:	d002      	beq.n	80196e0 <__sflush_r+0x8c>
 80196da:	4628      	mov	r0, r5
 80196dc:	f7ff f9e8 	bl	8018ab0 <_free_r>
 80196e0:	2300      	movs	r3, #0
 80196e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80196e4:	e00d      	b.n	8019702 <__sflush_r+0xae>
 80196e6:	2301      	movs	r3, #1
 80196e8:	4628      	mov	r0, r5
 80196ea:	47b0      	blx	r6
 80196ec:	4602      	mov	r2, r0
 80196ee:	1c50      	adds	r0, r2, #1
 80196f0:	d1c9      	bne.n	8019686 <__sflush_r+0x32>
 80196f2:	682b      	ldr	r3, [r5, #0]
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	d0c6      	beq.n	8019686 <__sflush_r+0x32>
 80196f8:	2b1d      	cmp	r3, #29
 80196fa:	d001      	beq.n	8019700 <__sflush_r+0xac>
 80196fc:	2b16      	cmp	r3, #22
 80196fe:	d11e      	bne.n	801973e <__sflush_r+0xea>
 8019700:	602f      	str	r7, [r5, #0]
 8019702:	2000      	movs	r0, #0
 8019704:	e022      	b.n	801974c <__sflush_r+0xf8>
 8019706:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801970a:	b21b      	sxth	r3, r3
 801970c:	e01b      	b.n	8019746 <__sflush_r+0xf2>
 801970e:	690f      	ldr	r7, [r1, #16]
 8019710:	2f00      	cmp	r7, #0
 8019712:	d0f6      	beq.n	8019702 <__sflush_r+0xae>
 8019714:	0793      	lsls	r3, r2, #30
 8019716:	680e      	ldr	r6, [r1, #0]
 8019718:	bf08      	it	eq
 801971a:	694b      	ldreq	r3, [r1, #20]
 801971c:	600f      	str	r7, [r1, #0]
 801971e:	bf18      	it	ne
 8019720:	2300      	movne	r3, #0
 8019722:	eba6 0807 	sub.w	r8, r6, r7
 8019726:	608b      	str	r3, [r1, #8]
 8019728:	f1b8 0f00 	cmp.w	r8, #0
 801972c:	dde9      	ble.n	8019702 <__sflush_r+0xae>
 801972e:	6a21      	ldr	r1, [r4, #32]
 8019730:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019732:	4643      	mov	r3, r8
 8019734:	463a      	mov	r2, r7
 8019736:	4628      	mov	r0, r5
 8019738:	47b0      	blx	r6
 801973a:	2800      	cmp	r0, #0
 801973c:	dc08      	bgt.n	8019750 <__sflush_r+0xfc>
 801973e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019742:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019746:	81a3      	strh	r3, [r4, #12]
 8019748:	f04f 30ff 	mov.w	r0, #4294967295
 801974c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019750:	4407      	add	r7, r0
 8019752:	eba8 0800 	sub.w	r8, r8, r0
 8019756:	e7e7      	b.n	8019728 <__sflush_r+0xd4>
 8019758:	20400001 	.word	0x20400001

0801975c <_fflush_r>:
 801975c:	b538      	push	{r3, r4, r5, lr}
 801975e:	690b      	ldr	r3, [r1, #16]
 8019760:	4605      	mov	r5, r0
 8019762:	460c      	mov	r4, r1
 8019764:	b913      	cbnz	r3, 801976c <_fflush_r+0x10>
 8019766:	2500      	movs	r5, #0
 8019768:	4628      	mov	r0, r5
 801976a:	bd38      	pop	{r3, r4, r5, pc}
 801976c:	b118      	cbz	r0, 8019776 <_fflush_r+0x1a>
 801976e:	6a03      	ldr	r3, [r0, #32]
 8019770:	b90b      	cbnz	r3, 8019776 <_fflush_r+0x1a>
 8019772:	f7fe f9c9 	bl	8017b08 <__sinit>
 8019776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801977a:	2b00      	cmp	r3, #0
 801977c:	d0f3      	beq.n	8019766 <_fflush_r+0xa>
 801977e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019780:	07d0      	lsls	r0, r2, #31
 8019782:	d404      	bmi.n	801978e <_fflush_r+0x32>
 8019784:	0599      	lsls	r1, r3, #22
 8019786:	d402      	bmi.n	801978e <_fflush_r+0x32>
 8019788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801978a:	f7fe fb26 	bl	8017dda <__retarget_lock_acquire_recursive>
 801978e:	4628      	mov	r0, r5
 8019790:	4621      	mov	r1, r4
 8019792:	f7ff ff5f 	bl	8019654 <__sflush_r>
 8019796:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019798:	07da      	lsls	r2, r3, #31
 801979a:	4605      	mov	r5, r0
 801979c:	d4e4      	bmi.n	8019768 <_fflush_r+0xc>
 801979e:	89a3      	ldrh	r3, [r4, #12]
 80197a0:	059b      	lsls	r3, r3, #22
 80197a2:	d4e1      	bmi.n	8019768 <_fflush_r+0xc>
 80197a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80197a6:	f7fe fb19 	bl	8017ddc <__retarget_lock_release_recursive>
 80197aa:	e7dd      	b.n	8019768 <_fflush_r+0xc>

080197ac <_sbrk_r>:
 80197ac:	b538      	push	{r3, r4, r5, lr}
 80197ae:	4d06      	ldr	r5, [pc, #24]	@ (80197c8 <_sbrk_r+0x1c>)
 80197b0:	2300      	movs	r3, #0
 80197b2:	4604      	mov	r4, r0
 80197b4:	4608      	mov	r0, r1
 80197b6:	602b      	str	r3, [r5, #0]
 80197b8:	f7ea ff98 	bl	80046ec <_sbrk>
 80197bc:	1c43      	adds	r3, r0, #1
 80197be:	d102      	bne.n	80197c6 <_sbrk_r+0x1a>
 80197c0:	682b      	ldr	r3, [r5, #0]
 80197c2:	b103      	cbz	r3, 80197c6 <_sbrk_r+0x1a>
 80197c4:	6023      	str	r3, [r4, #0]
 80197c6:	bd38      	pop	{r3, r4, r5, pc}
 80197c8:	20003e48 	.word	0x20003e48

080197cc <__assert_func>:
 80197cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80197ce:	4614      	mov	r4, r2
 80197d0:	461a      	mov	r2, r3
 80197d2:	4b09      	ldr	r3, [pc, #36]	@ (80197f8 <__assert_func+0x2c>)
 80197d4:	681b      	ldr	r3, [r3, #0]
 80197d6:	4605      	mov	r5, r0
 80197d8:	68d8      	ldr	r0, [r3, #12]
 80197da:	b14c      	cbz	r4, 80197f0 <__assert_func+0x24>
 80197dc:	4b07      	ldr	r3, [pc, #28]	@ (80197fc <__assert_func+0x30>)
 80197de:	9100      	str	r1, [sp, #0]
 80197e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80197e4:	4906      	ldr	r1, [pc, #24]	@ (8019800 <__assert_func+0x34>)
 80197e6:	462b      	mov	r3, r5
 80197e8:	f000 f870 	bl	80198cc <fiprintf>
 80197ec:	f000 f880 	bl	80198f0 <abort>
 80197f0:	4b04      	ldr	r3, [pc, #16]	@ (8019804 <__assert_func+0x38>)
 80197f2:	461c      	mov	r4, r3
 80197f4:	e7f3      	b.n	80197de <__assert_func+0x12>
 80197f6:	bf00      	nop
 80197f8:	200001ac 	.word	0x200001ac
 80197fc:	0801c30d 	.word	0x0801c30d
 8019800:	0801c31a 	.word	0x0801c31a
 8019804:	0801c348 	.word	0x0801c348

08019808 <_calloc_r>:
 8019808:	b570      	push	{r4, r5, r6, lr}
 801980a:	fba1 5402 	umull	r5, r4, r1, r2
 801980e:	b934      	cbnz	r4, 801981e <_calloc_r+0x16>
 8019810:	4629      	mov	r1, r5
 8019812:	f7ff f9c1 	bl	8018b98 <_malloc_r>
 8019816:	4606      	mov	r6, r0
 8019818:	b928      	cbnz	r0, 8019826 <_calloc_r+0x1e>
 801981a:	4630      	mov	r0, r6
 801981c:	bd70      	pop	{r4, r5, r6, pc}
 801981e:	220c      	movs	r2, #12
 8019820:	6002      	str	r2, [r0, #0]
 8019822:	2600      	movs	r6, #0
 8019824:	e7f9      	b.n	801981a <_calloc_r+0x12>
 8019826:	462a      	mov	r2, r5
 8019828:	4621      	mov	r1, r4
 801982a:	f7fe fa58 	bl	8017cde <memset>
 801982e:	e7f4      	b.n	801981a <_calloc_r+0x12>

08019830 <__ascii_mbtowc>:
 8019830:	b082      	sub	sp, #8
 8019832:	b901      	cbnz	r1, 8019836 <__ascii_mbtowc+0x6>
 8019834:	a901      	add	r1, sp, #4
 8019836:	b142      	cbz	r2, 801984a <__ascii_mbtowc+0x1a>
 8019838:	b14b      	cbz	r3, 801984e <__ascii_mbtowc+0x1e>
 801983a:	7813      	ldrb	r3, [r2, #0]
 801983c:	600b      	str	r3, [r1, #0]
 801983e:	7812      	ldrb	r2, [r2, #0]
 8019840:	1e10      	subs	r0, r2, #0
 8019842:	bf18      	it	ne
 8019844:	2001      	movne	r0, #1
 8019846:	b002      	add	sp, #8
 8019848:	4770      	bx	lr
 801984a:	4610      	mov	r0, r2
 801984c:	e7fb      	b.n	8019846 <__ascii_mbtowc+0x16>
 801984e:	f06f 0001 	mvn.w	r0, #1
 8019852:	e7f8      	b.n	8019846 <__ascii_mbtowc+0x16>

08019854 <_realloc_r>:
 8019854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019858:	4607      	mov	r7, r0
 801985a:	4614      	mov	r4, r2
 801985c:	460d      	mov	r5, r1
 801985e:	b921      	cbnz	r1, 801986a <_realloc_r+0x16>
 8019860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019864:	4611      	mov	r1, r2
 8019866:	f7ff b997 	b.w	8018b98 <_malloc_r>
 801986a:	b92a      	cbnz	r2, 8019878 <_realloc_r+0x24>
 801986c:	f7ff f920 	bl	8018ab0 <_free_r>
 8019870:	4625      	mov	r5, r4
 8019872:	4628      	mov	r0, r5
 8019874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019878:	f000 f841 	bl	80198fe <_malloc_usable_size_r>
 801987c:	4284      	cmp	r4, r0
 801987e:	4606      	mov	r6, r0
 8019880:	d802      	bhi.n	8019888 <_realloc_r+0x34>
 8019882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019886:	d8f4      	bhi.n	8019872 <_realloc_r+0x1e>
 8019888:	4621      	mov	r1, r4
 801988a:	4638      	mov	r0, r7
 801988c:	f7ff f984 	bl	8018b98 <_malloc_r>
 8019890:	4680      	mov	r8, r0
 8019892:	b908      	cbnz	r0, 8019898 <_realloc_r+0x44>
 8019894:	4645      	mov	r5, r8
 8019896:	e7ec      	b.n	8019872 <_realloc_r+0x1e>
 8019898:	42b4      	cmp	r4, r6
 801989a:	4622      	mov	r2, r4
 801989c:	4629      	mov	r1, r5
 801989e:	bf28      	it	cs
 80198a0:	4632      	movcs	r2, r6
 80198a2:	f7fe fa9c 	bl	8017dde <memcpy>
 80198a6:	4629      	mov	r1, r5
 80198a8:	4638      	mov	r0, r7
 80198aa:	f7ff f901 	bl	8018ab0 <_free_r>
 80198ae:	e7f1      	b.n	8019894 <_realloc_r+0x40>

080198b0 <__ascii_wctomb>:
 80198b0:	4603      	mov	r3, r0
 80198b2:	4608      	mov	r0, r1
 80198b4:	b141      	cbz	r1, 80198c8 <__ascii_wctomb+0x18>
 80198b6:	2aff      	cmp	r2, #255	@ 0xff
 80198b8:	d904      	bls.n	80198c4 <__ascii_wctomb+0x14>
 80198ba:	228a      	movs	r2, #138	@ 0x8a
 80198bc:	601a      	str	r2, [r3, #0]
 80198be:	f04f 30ff 	mov.w	r0, #4294967295
 80198c2:	4770      	bx	lr
 80198c4:	700a      	strb	r2, [r1, #0]
 80198c6:	2001      	movs	r0, #1
 80198c8:	4770      	bx	lr
	...

080198cc <fiprintf>:
 80198cc:	b40e      	push	{r1, r2, r3}
 80198ce:	b503      	push	{r0, r1, lr}
 80198d0:	4601      	mov	r1, r0
 80198d2:	ab03      	add	r3, sp, #12
 80198d4:	4805      	ldr	r0, [pc, #20]	@ (80198ec <fiprintf+0x20>)
 80198d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80198da:	6800      	ldr	r0, [r0, #0]
 80198dc:	9301      	str	r3, [sp, #4]
 80198de:	f000 f83f 	bl	8019960 <_vfiprintf_r>
 80198e2:	b002      	add	sp, #8
 80198e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80198e8:	b003      	add	sp, #12
 80198ea:	4770      	bx	lr
 80198ec:	200001ac 	.word	0x200001ac

080198f0 <abort>:
 80198f0:	b508      	push	{r3, lr}
 80198f2:	2006      	movs	r0, #6
 80198f4:	f000 fa08 	bl	8019d08 <raise>
 80198f8:	2001      	movs	r0, #1
 80198fa:	f7ea fe7f 	bl	80045fc <_exit>

080198fe <_malloc_usable_size_r>:
 80198fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019902:	1f18      	subs	r0, r3, #4
 8019904:	2b00      	cmp	r3, #0
 8019906:	bfbc      	itt	lt
 8019908:	580b      	ldrlt	r3, [r1, r0]
 801990a:	18c0      	addlt	r0, r0, r3
 801990c:	4770      	bx	lr

0801990e <__sfputc_r>:
 801990e:	6893      	ldr	r3, [r2, #8]
 8019910:	3b01      	subs	r3, #1
 8019912:	2b00      	cmp	r3, #0
 8019914:	b410      	push	{r4}
 8019916:	6093      	str	r3, [r2, #8]
 8019918:	da08      	bge.n	801992c <__sfputc_r+0x1e>
 801991a:	6994      	ldr	r4, [r2, #24]
 801991c:	42a3      	cmp	r3, r4
 801991e:	db01      	blt.n	8019924 <__sfputc_r+0x16>
 8019920:	290a      	cmp	r1, #10
 8019922:	d103      	bne.n	801992c <__sfputc_r+0x1e>
 8019924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019928:	f000 b932 	b.w	8019b90 <__swbuf_r>
 801992c:	6813      	ldr	r3, [r2, #0]
 801992e:	1c58      	adds	r0, r3, #1
 8019930:	6010      	str	r0, [r2, #0]
 8019932:	7019      	strb	r1, [r3, #0]
 8019934:	4608      	mov	r0, r1
 8019936:	f85d 4b04 	ldr.w	r4, [sp], #4
 801993a:	4770      	bx	lr

0801993c <__sfputs_r>:
 801993c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801993e:	4606      	mov	r6, r0
 8019940:	460f      	mov	r7, r1
 8019942:	4614      	mov	r4, r2
 8019944:	18d5      	adds	r5, r2, r3
 8019946:	42ac      	cmp	r4, r5
 8019948:	d101      	bne.n	801994e <__sfputs_r+0x12>
 801994a:	2000      	movs	r0, #0
 801994c:	e007      	b.n	801995e <__sfputs_r+0x22>
 801994e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019952:	463a      	mov	r2, r7
 8019954:	4630      	mov	r0, r6
 8019956:	f7ff ffda 	bl	801990e <__sfputc_r>
 801995a:	1c43      	adds	r3, r0, #1
 801995c:	d1f3      	bne.n	8019946 <__sfputs_r+0xa>
 801995e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019960 <_vfiprintf_r>:
 8019960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019964:	460d      	mov	r5, r1
 8019966:	b09d      	sub	sp, #116	@ 0x74
 8019968:	4614      	mov	r4, r2
 801996a:	4698      	mov	r8, r3
 801996c:	4606      	mov	r6, r0
 801996e:	b118      	cbz	r0, 8019978 <_vfiprintf_r+0x18>
 8019970:	6a03      	ldr	r3, [r0, #32]
 8019972:	b90b      	cbnz	r3, 8019978 <_vfiprintf_r+0x18>
 8019974:	f7fe f8c8 	bl	8017b08 <__sinit>
 8019978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801997a:	07d9      	lsls	r1, r3, #31
 801997c:	d405      	bmi.n	801998a <_vfiprintf_r+0x2a>
 801997e:	89ab      	ldrh	r3, [r5, #12]
 8019980:	059a      	lsls	r2, r3, #22
 8019982:	d402      	bmi.n	801998a <_vfiprintf_r+0x2a>
 8019984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019986:	f7fe fa28 	bl	8017dda <__retarget_lock_acquire_recursive>
 801998a:	89ab      	ldrh	r3, [r5, #12]
 801998c:	071b      	lsls	r3, r3, #28
 801998e:	d501      	bpl.n	8019994 <_vfiprintf_r+0x34>
 8019990:	692b      	ldr	r3, [r5, #16]
 8019992:	b99b      	cbnz	r3, 80199bc <_vfiprintf_r+0x5c>
 8019994:	4629      	mov	r1, r5
 8019996:	4630      	mov	r0, r6
 8019998:	f000 f938 	bl	8019c0c <__swsetup_r>
 801999c:	b170      	cbz	r0, 80199bc <_vfiprintf_r+0x5c>
 801999e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80199a0:	07dc      	lsls	r4, r3, #31
 80199a2:	d504      	bpl.n	80199ae <_vfiprintf_r+0x4e>
 80199a4:	f04f 30ff 	mov.w	r0, #4294967295
 80199a8:	b01d      	add	sp, #116	@ 0x74
 80199aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199ae:	89ab      	ldrh	r3, [r5, #12]
 80199b0:	0598      	lsls	r0, r3, #22
 80199b2:	d4f7      	bmi.n	80199a4 <_vfiprintf_r+0x44>
 80199b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80199b6:	f7fe fa11 	bl	8017ddc <__retarget_lock_release_recursive>
 80199ba:	e7f3      	b.n	80199a4 <_vfiprintf_r+0x44>
 80199bc:	2300      	movs	r3, #0
 80199be:	9309      	str	r3, [sp, #36]	@ 0x24
 80199c0:	2320      	movs	r3, #32
 80199c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80199c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80199ca:	2330      	movs	r3, #48	@ 0x30
 80199cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019b7c <_vfiprintf_r+0x21c>
 80199d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80199d4:	f04f 0901 	mov.w	r9, #1
 80199d8:	4623      	mov	r3, r4
 80199da:	469a      	mov	sl, r3
 80199dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80199e0:	b10a      	cbz	r2, 80199e6 <_vfiprintf_r+0x86>
 80199e2:	2a25      	cmp	r2, #37	@ 0x25
 80199e4:	d1f9      	bne.n	80199da <_vfiprintf_r+0x7a>
 80199e6:	ebba 0b04 	subs.w	fp, sl, r4
 80199ea:	d00b      	beq.n	8019a04 <_vfiprintf_r+0xa4>
 80199ec:	465b      	mov	r3, fp
 80199ee:	4622      	mov	r2, r4
 80199f0:	4629      	mov	r1, r5
 80199f2:	4630      	mov	r0, r6
 80199f4:	f7ff ffa2 	bl	801993c <__sfputs_r>
 80199f8:	3001      	adds	r0, #1
 80199fa:	f000 80a7 	beq.w	8019b4c <_vfiprintf_r+0x1ec>
 80199fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019a00:	445a      	add	r2, fp
 8019a02:	9209      	str	r2, [sp, #36]	@ 0x24
 8019a04:	f89a 3000 	ldrb.w	r3, [sl]
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	f000 809f 	beq.w	8019b4c <_vfiprintf_r+0x1ec>
 8019a0e:	2300      	movs	r3, #0
 8019a10:	f04f 32ff 	mov.w	r2, #4294967295
 8019a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019a18:	f10a 0a01 	add.w	sl, sl, #1
 8019a1c:	9304      	str	r3, [sp, #16]
 8019a1e:	9307      	str	r3, [sp, #28]
 8019a20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019a24:	931a      	str	r3, [sp, #104]	@ 0x68
 8019a26:	4654      	mov	r4, sl
 8019a28:	2205      	movs	r2, #5
 8019a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019a2e:	4853      	ldr	r0, [pc, #332]	@ (8019b7c <_vfiprintf_r+0x21c>)
 8019a30:	f7e6 fbf6 	bl	8000220 <memchr>
 8019a34:	9a04      	ldr	r2, [sp, #16]
 8019a36:	b9d8      	cbnz	r0, 8019a70 <_vfiprintf_r+0x110>
 8019a38:	06d1      	lsls	r1, r2, #27
 8019a3a:	bf44      	itt	mi
 8019a3c:	2320      	movmi	r3, #32
 8019a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019a42:	0713      	lsls	r3, r2, #28
 8019a44:	bf44      	itt	mi
 8019a46:	232b      	movmi	r3, #43	@ 0x2b
 8019a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019a4c:	f89a 3000 	ldrb.w	r3, [sl]
 8019a50:	2b2a      	cmp	r3, #42	@ 0x2a
 8019a52:	d015      	beq.n	8019a80 <_vfiprintf_r+0x120>
 8019a54:	9a07      	ldr	r2, [sp, #28]
 8019a56:	4654      	mov	r4, sl
 8019a58:	2000      	movs	r0, #0
 8019a5a:	f04f 0c0a 	mov.w	ip, #10
 8019a5e:	4621      	mov	r1, r4
 8019a60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019a64:	3b30      	subs	r3, #48	@ 0x30
 8019a66:	2b09      	cmp	r3, #9
 8019a68:	d94b      	bls.n	8019b02 <_vfiprintf_r+0x1a2>
 8019a6a:	b1b0      	cbz	r0, 8019a9a <_vfiprintf_r+0x13a>
 8019a6c:	9207      	str	r2, [sp, #28]
 8019a6e:	e014      	b.n	8019a9a <_vfiprintf_r+0x13a>
 8019a70:	eba0 0308 	sub.w	r3, r0, r8
 8019a74:	fa09 f303 	lsl.w	r3, r9, r3
 8019a78:	4313      	orrs	r3, r2
 8019a7a:	9304      	str	r3, [sp, #16]
 8019a7c:	46a2      	mov	sl, r4
 8019a7e:	e7d2      	b.n	8019a26 <_vfiprintf_r+0xc6>
 8019a80:	9b03      	ldr	r3, [sp, #12]
 8019a82:	1d19      	adds	r1, r3, #4
 8019a84:	681b      	ldr	r3, [r3, #0]
 8019a86:	9103      	str	r1, [sp, #12]
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	bfbb      	ittet	lt
 8019a8c:	425b      	neglt	r3, r3
 8019a8e:	f042 0202 	orrlt.w	r2, r2, #2
 8019a92:	9307      	strge	r3, [sp, #28]
 8019a94:	9307      	strlt	r3, [sp, #28]
 8019a96:	bfb8      	it	lt
 8019a98:	9204      	strlt	r2, [sp, #16]
 8019a9a:	7823      	ldrb	r3, [r4, #0]
 8019a9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8019a9e:	d10a      	bne.n	8019ab6 <_vfiprintf_r+0x156>
 8019aa0:	7863      	ldrb	r3, [r4, #1]
 8019aa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8019aa4:	d132      	bne.n	8019b0c <_vfiprintf_r+0x1ac>
 8019aa6:	9b03      	ldr	r3, [sp, #12]
 8019aa8:	1d1a      	adds	r2, r3, #4
 8019aaa:	681b      	ldr	r3, [r3, #0]
 8019aac:	9203      	str	r2, [sp, #12]
 8019aae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019ab2:	3402      	adds	r4, #2
 8019ab4:	9305      	str	r3, [sp, #20]
 8019ab6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019b8c <_vfiprintf_r+0x22c>
 8019aba:	7821      	ldrb	r1, [r4, #0]
 8019abc:	2203      	movs	r2, #3
 8019abe:	4650      	mov	r0, sl
 8019ac0:	f7e6 fbae 	bl	8000220 <memchr>
 8019ac4:	b138      	cbz	r0, 8019ad6 <_vfiprintf_r+0x176>
 8019ac6:	9b04      	ldr	r3, [sp, #16]
 8019ac8:	eba0 000a 	sub.w	r0, r0, sl
 8019acc:	2240      	movs	r2, #64	@ 0x40
 8019ace:	4082      	lsls	r2, r0
 8019ad0:	4313      	orrs	r3, r2
 8019ad2:	3401      	adds	r4, #1
 8019ad4:	9304      	str	r3, [sp, #16]
 8019ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ada:	4829      	ldr	r0, [pc, #164]	@ (8019b80 <_vfiprintf_r+0x220>)
 8019adc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019ae0:	2206      	movs	r2, #6
 8019ae2:	f7e6 fb9d 	bl	8000220 <memchr>
 8019ae6:	2800      	cmp	r0, #0
 8019ae8:	d03f      	beq.n	8019b6a <_vfiprintf_r+0x20a>
 8019aea:	4b26      	ldr	r3, [pc, #152]	@ (8019b84 <_vfiprintf_r+0x224>)
 8019aec:	bb1b      	cbnz	r3, 8019b36 <_vfiprintf_r+0x1d6>
 8019aee:	9b03      	ldr	r3, [sp, #12]
 8019af0:	3307      	adds	r3, #7
 8019af2:	f023 0307 	bic.w	r3, r3, #7
 8019af6:	3308      	adds	r3, #8
 8019af8:	9303      	str	r3, [sp, #12]
 8019afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019afc:	443b      	add	r3, r7
 8019afe:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b00:	e76a      	b.n	80199d8 <_vfiprintf_r+0x78>
 8019b02:	fb0c 3202 	mla	r2, ip, r2, r3
 8019b06:	460c      	mov	r4, r1
 8019b08:	2001      	movs	r0, #1
 8019b0a:	e7a8      	b.n	8019a5e <_vfiprintf_r+0xfe>
 8019b0c:	2300      	movs	r3, #0
 8019b0e:	3401      	adds	r4, #1
 8019b10:	9305      	str	r3, [sp, #20]
 8019b12:	4619      	mov	r1, r3
 8019b14:	f04f 0c0a 	mov.w	ip, #10
 8019b18:	4620      	mov	r0, r4
 8019b1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019b1e:	3a30      	subs	r2, #48	@ 0x30
 8019b20:	2a09      	cmp	r2, #9
 8019b22:	d903      	bls.n	8019b2c <_vfiprintf_r+0x1cc>
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	d0c6      	beq.n	8019ab6 <_vfiprintf_r+0x156>
 8019b28:	9105      	str	r1, [sp, #20]
 8019b2a:	e7c4      	b.n	8019ab6 <_vfiprintf_r+0x156>
 8019b2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8019b30:	4604      	mov	r4, r0
 8019b32:	2301      	movs	r3, #1
 8019b34:	e7f0      	b.n	8019b18 <_vfiprintf_r+0x1b8>
 8019b36:	ab03      	add	r3, sp, #12
 8019b38:	9300      	str	r3, [sp, #0]
 8019b3a:	462a      	mov	r2, r5
 8019b3c:	4b12      	ldr	r3, [pc, #72]	@ (8019b88 <_vfiprintf_r+0x228>)
 8019b3e:	a904      	add	r1, sp, #16
 8019b40:	4630      	mov	r0, r6
 8019b42:	f7fd fb9f 	bl	8017284 <_printf_float>
 8019b46:	4607      	mov	r7, r0
 8019b48:	1c78      	adds	r0, r7, #1
 8019b4a:	d1d6      	bne.n	8019afa <_vfiprintf_r+0x19a>
 8019b4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019b4e:	07d9      	lsls	r1, r3, #31
 8019b50:	d405      	bmi.n	8019b5e <_vfiprintf_r+0x1fe>
 8019b52:	89ab      	ldrh	r3, [r5, #12]
 8019b54:	059a      	lsls	r2, r3, #22
 8019b56:	d402      	bmi.n	8019b5e <_vfiprintf_r+0x1fe>
 8019b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019b5a:	f7fe f93f 	bl	8017ddc <__retarget_lock_release_recursive>
 8019b5e:	89ab      	ldrh	r3, [r5, #12]
 8019b60:	065b      	lsls	r3, r3, #25
 8019b62:	f53f af1f 	bmi.w	80199a4 <_vfiprintf_r+0x44>
 8019b66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019b68:	e71e      	b.n	80199a8 <_vfiprintf_r+0x48>
 8019b6a:	ab03      	add	r3, sp, #12
 8019b6c:	9300      	str	r3, [sp, #0]
 8019b6e:	462a      	mov	r2, r5
 8019b70:	4b05      	ldr	r3, [pc, #20]	@ (8019b88 <_vfiprintf_r+0x228>)
 8019b72:	a904      	add	r1, sp, #16
 8019b74:	4630      	mov	r0, r6
 8019b76:	f7fd fe1d 	bl	80177b4 <_printf_i>
 8019b7a:	e7e4      	b.n	8019b46 <_vfiprintf_r+0x1e6>
 8019b7c:	0801c2f2 	.word	0x0801c2f2
 8019b80:	0801c2fc 	.word	0x0801c2fc
 8019b84:	08017285 	.word	0x08017285
 8019b88:	0801993d 	.word	0x0801993d
 8019b8c:	0801c2f8 	.word	0x0801c2f8

08019b90 <__swbuf_r>:
 8019b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b92:	460e      	mov	r6, r1
 8019b94:	4614      	mov	r4, r2
 8019b96:	4605      	mov	r5, r0
 8019b98:	b118      	cbz	r0, 8019ba2 <__swbuf_r+0x12>
 8019b9a:	6a03      	ldr	r3, [r0, #32]
 8019b9c:	b90b      	cbnz	r3, 8019ba2 <__swbuf_r+0x12>
 8019b9e:	f7fd ffb3 	bl	8017b08 <__sinit>
 8019ba2:	69a3      	ldr	r3, [r4, #24]
 8019ba4:	60a3      	str	r3, [r4, #8]
 8019ba6:	89a3      	ldrh	r3, [r4, #12]
 8019ba8:	071a      	lsls	r2, r3, #28
 8019baa:	d501      	bpl.n	8019bb0 <__swbuf_r+0x20>
 8019bac:	6923      	ldr	r3, [r4, #16]
 8019bae:	b943      	cbnz	r3, 8019bc2 <__swbuf_r+0x32>
 8019bb0:	4621      	mov	r1, r4
 8019bb2:	4628      	mov	r0, r5
 8019bb4:	f000 f82a 	bl	8019c0c <__swsetup_r>
 8019bb8:	b118      	cbz	r0, 8019bc2 <__swbuf_r+0x32>
 8019bba:	f04f 37ff 	mov.w	r7, #4294967295
 8019bbe:	4638      	mov	r0, r7
 8019bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019bc2:	6823      	ldr	r3, [r4, #0]
 8019bc4:	6922      	ldr	r2, [r4, #16]
 8019bc6:	1a98      	subs	r0, r3, r2
 8019bc8:	6963      	ldr	r3, [r4, #20]
 8019bca:	b2f6      	uxtb	r6, r6
 8019bcc:	4283      	cmp	r3, r0
 8019bce:	4637      	mov	r7, r6
 8019bd0:	dc05      	bgt.n	8019bde <__swbuf_r+0x4e>
 8019bd2:	4621      	mov	r1, r4
 8019bd4:	4628      	mov	r0, r5
 8019bd6:	f7ff fdc1 	bl	801975c <_fflush_r>
 8019bda:	2800      	cmp	r0, #0
 8019bdc:	d1ed      	bne.n	8019bba <__swbuf_r+0x2a>
 8019bde:	68a3      	ldr	r3, [r4, #8]
 8019be0:	3b01      	subs	r3, #1
 8019be2:	60a3      	str	r3, [r4, #8]
 8019be4:	6823      	ldr	r3, [r4, #0]
 8019be6:	1c5a      	adds	r2, r3, #1
 8019be8:	6022      	str	r2, [r4, #0]
 8019bea:	701e      	strb	r6, [r3, #0]
 8019bec:	6962      	ldr	r2, [r4, #20]
 8019bee:	1c43      	adds	r3, r0, #1
 8019bf0:	429a      	cmp	r2, r3
 8019bf2:	d004      	beq.n	8019bfe <__swbuf_r+0x6e>
 8019bf4:	89a3      	ldrh	r3, [r4, #12]
 8019bf6:	07db      	lsls	r3, r3, #31
 8019bf8:	d5e1      	bpl.n	8019bbe <__swbuf_r+0x2e>
 8019bfa:	2e0a      	cmp	r6, #10
 8019bfc:	d1df      	bne.n	8019bbe <__swbuf_r+0x2e>
 8019bfe:	4621      	mov	r1, r4
 8019c00:	4628      	mov	r0, r5
 8019c02:	f7ff fdab 	bl	801975c <_fflush_r>
 8019c06:	2800      	cmp	r0, #0
 8019c08:	d0d9      	beq.n	8019bbe <__swbuf_r+0x2e>
 8019c0a:	e7d6      	b.n	8019bba <__swbuf_r+0x2a>

08019c0c <__swsetup_r>:
 8019c0c:	b538      	push	{r3, r4, r5, lr}
 8019c0e:	4b29      	ldr	r3, [pc, #164]	@ (8019cb4 <__swsetup_r+0xa8>)
 8019c10:	4605      	mov	r5, r0
 8019c12:	6818      	ldr	r0, [r3, #0]
 8019c14:	460c      	mov	r4, r1
 8019c16:	b118      	cbz	r0, 8019c20 <__swsetup_r+0x14>
 8019c18:	6a03      	ldr	r3, [r0, #32]
 8019c1a:	b90b      	cbnz	r3, 8019c20 <__swsetup_r+0x14>
 8019c1c:	f7fd ff74 	bl	8017b08 <__sinit>
 8019c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c24:	0719      	lsls	r1, r3, #28
 8019c26:	d422      	bmi.n	8019c6e <__swsetup_r+0x62>
 8019c28:	06da      	lsls	r2, r3, #27
 8019c2a:	d407      	bmi.n	8019c3c <__swsetup_r+0x30>
 8019c2c:	2209      	movs	r2, #9
 8019c2e:	602a      	str	r2, [r5, #0]
 8019c30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c34:	81a3      	strh	r3, [r4, #12]
 8019c36:	f04f 30ff 	mov.w	r0, #4294967295
 8019c3a:	e033      	b.n	8019ca4 <__swsetup_r+0x98>
 8019c3c:	0758      	lsls	r0, r3, #29
 8019c3e:	d512      	bpl.n	8019c66 <__swsetup_r+0x5a>
 8019c40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019c42:	b141      	cbz	r1, 8019c56 <__swsetup_r+0x4a>
 8019c44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019c48:	4299      	cmp	r1, r3
 8019c4a:	d002      	beq.n	8019c52 <__swsetup_r+0x46>
 8019c4c:	4628      	mov	r0, r5
 8019c4e:	f7fe ff2f 	bl	8018ab0 <_free_r>
 8019c52:	2300      	movs	r3, #0
 8019c54:	6363      	str	r3, [r4, #52]	@ 0x34
 8019c56:	89a3      	ldrh	r3, [r4, #12]
 8019c58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019c5c:	81a3      	strh	r3, [r4, #12]
 8019c5e:	2300      	movs	r3, #0
 8019c60:	6063      	str	r3, [r4, #4]
 8019c62:	6923      	ldr	r3, [r4, #16]
 8019c64:	6023      	str	r3, [r4, #0]
 8019c66:	89a3      	ldrh	r3, [r4, #12]
 8019c68:	f043 0308 	orr.w	r3, r3, #8
 8019c6c:	81a3      	strh	r3, [r4, #12]
 8019c6e:	6923      	ldr	r3, [r4, #16]
 8019c70:	b94b      	cbnz	r3, 8019c86 <__swsetup_r+0x7a>
 8019c72:	89a3      	ldrh	r3, [r4, #12]
 8019c74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019c78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019c7c:	d003      	beq.n	8019c86 <__swsetup_r+0x7a>
 8019c7e:	4621      	mov	r1, r4
 8019c80:	4628      	mov	r0, r5
 8019c82:	f000 f883 	bl	8019d8c <__smakebuf_r>
 8019c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c8a:	f013 0201 	ands.w	r2, r3, #1
 8019c8e:	d00a      	beq.n	8019ca6 <__swsetup_r+0x9a>
 8019c90:	2200      	movs	r2, #0
 8019c92:	60a2      	str	r2, [r4, #8]
 8019c94:	6962      	ldr	r2, [r4, #20]
 8019c96:	4252      	negs	r2, r2
 8019c98:	61a2      	str	r2, [r4, #24]
 8019c9a:	6922      	ldr	r2, [r4, #16]
 8019c9c:	b942      	cbnz	r2, 8019cb0 <__swsetup_r+0xa4>
 8019c9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019ca2:	d1c5      	bne.n	8019c30 <__swsetup_r+0x24>
 8019ca4:	bd38      	pop	{r3, r4, r5, pc}
 8019ca6:	0799      	lsls	r1, r3, #30
 8019ca8:	bf58      	it	pl
 8019caa:	6962      	ldrpl	r2, [r4, #20]
 8019cac:	60a2      	str	r2, [r4, #8]
 8019cae:	e7f4      	b.n	8019c9a <__swsetup_r+0x8e>
 8019cb0:	2000      	movs	r0, #0
 8019cb2:	e7f7      	b.n	8019ca4 <__swsetup_r+0x98>
 8019cb4:	200001ac 	.word	0x200001ac

08019cb8 <_raise_r>:
 8019cb8:	291f      	cmp	r1, #31
 8019cba:	b538      	push	{r3, r4, r5, lr}
 8019cbc:	4605      	mov	r5, r0
 8019cbe:	460c      	mov	r4, r1
 8019cc0:	d904      	bls.n	8019ccc <_raise_r+0x14>
 8019cc2:	2316      	movs	r3, #22
 8019cc4:	6003      	str	r3, [r0, #0]
 8019cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8019cca:	bd38      	pop	{r3, r4, r5, pc}
 8019ccc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019cce:	b112      	cbz	r2, 8019cd6 <_raise_r+0x1e>
 8019cd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019cd4:	b94b      	cbnz	r3, 8019cea <_raise_r+0x32>
 8019cd6:	4628      	mov	r0, r5
 8019cd8:	f000 f830 	bl	8019d3c <_getpid_r>
 8019cdc:	4622      	mov	r2, r4
 8019cde:	4601      	mov	r1, r0
 8019ce0:	4628      	mov	r0, r5
 8019ce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019ce6:	f000 b817 	b.w	8019d18 <_kill_r>
 8019cea:	2b01      	cmp	r3, #1
 8019cec:	d00a      	beq.n	8019d04 <_raise_r+0x4c>
 8019cee:	1c59      	adds	r1, r3, #1
 8019cf0:	d103      	bne.n	8019cfa <_raise_r+0x42>
 8019cf2:	2316      	movs	r3, #22
 8019cf4:	6003      	str	r3, [r0, #0]
 8019cf6:	2001      	movs	r0, #1
 8019cf8:	e7e7      	b.n	8019cca <_raise_r+0x12>
 8019cfa:	2100      	movs	r1, #0
 8019cfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019d00:	4620      	mov	r0, r4
 8019d02:	4798      	blx	r3
 8019d04:	2000      	movs	r0, #0
 8019d06:	e7e0      	b.n	8019cca <_raise_r+0x12>

08019d08 <raise>:
 8019d08:	4b02      	ldr	r3, [pc, #8]	@ (8019d14 <raise+0xc>)
 8019d0a:	4601      	mov	r1, r0
 8019d0c:	6818      	ldr	r0, [r3, #0]
 8019d0e:	f7ff bfd3 	b.w	8019cb8 <_raise_r>
 8019d12:	bf00      	nop
 8019d14:	200001ac 	.word	0x200001ac

08019d18 <_kill_r>:
 8019d18:	b538      	push	{r3, r4, r5, lr}
 8019d1a:	4d07      	ldr	r5, [pc, #28]	@ (8019d38 <_kill_r+0x20>)
 8019d1c:	2300      	movs	r3, #0
 8019d1e:	4604      	mov	r4, r0
 8019d20:	4608      	mov	r0, r1
 8019d22:	4611      	mov	r1, r2
 8019d24:	602b      	str	r3, [r5, #0]
 8019d26:	f7ea fc59 	bl	80045dc <_kill>
 8019d2a:	1c43      	adds	r3, r0, #1
 8019d2c:	d102      	bne.n	8019d34 <_kill_r+0x1c>
 8019d2e:	682b      	ldr	r3, [r5, #0]
 8019d30:	b103      	cbz	r3, 8019d34 <_kill_r+0x1c>
 8019d32:	6023      	str	r3, [r4, #0]
 8019d34:	bd38      	pop	{r3, r4, r5, pc}
 8019d36:	bf00      	nop
 8019d38:	20003e48 	.word	0x20003e48

08019d3c <_getpid_r>:
 8019d3c:	f7ea bc46 	b.w	80045cc <_getpid>

08019d40 <__swhatbuf_r>:
 8019d40:	b570      	push	{r4, r5, r6, lr}
 8019d42:	460c      	mov	r4, r1
 8019d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d48:	2900      	cmp	r1, #0
 8019d4a:	b096      	sub	sp, #88	@ 0x58
 8019d4c:	4615      	mov	r5, r2
 8019d4e:	461e      	mov	r6, r3
 8019d50:	da0d      	bge.n	8019d6e <__swhatbuf_r+0x2e>
 8019d52:	89a3      	ldrh	r3, [r4, #12]
 8019d54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019d58:	f04f 0100 	mov.w	r1, #0
 8019d5c:	bf14      	ite	ne
 8019d5e:	2340      	movne	r3, #64	@ 0x40
 8019d60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019d64:	2000      	movs	r0, #0
 8019d66:	6031      	str	r1, [r6, #0]
 8019d68:	602b      	str	r3, [r5, #0]
 8019d6a:	b016      	add	sp, #88	@ 0x58
 8019d6c:	bd70      	pop	{r4, r5, r6, pc}
 8019d6e:	466a      	mov	r2, sp
 8019d70:	f000 f848 	bl	8019e04 <_fstat_r>
 8019d74:	2800      	cmp	r0, #0
 8019d76:	dbec      	blt.n	8019d52 <__swhatbuf_r+0x12>
 8019d78:	9901      	ldr	r1, [sp, #4]
 8019d7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019d7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019d82:	4259      	negs	r1, r3
 8019d84:	4159      	adcs	r1, r3
 8019d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019d8a:	e7eb      	b.n	8019d64 <__swhatbuf_r+0x24>

08019d8c <__smakebuf_r>:
 8019d8c:	898b      	ldrh	r3, [r1, #12]
 8019d8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019d90:	079d      	lsls	r5, r3, #30
 8019d92:	4606      	mov	r6, r0
 8019d94:	460c      	mov	r4, r1
 8019d96:	d507      	bpl.n	8019da8 <__smakebuf_r+0x1c>
 8019d98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019d9c:	6023      	str	r3, [r4, #0]
 8019d9e:	6123      	str	r3, [r4, #16]
 8019da0:	2301      	movs	r3, #1
 8019da2:	6163      	str	r3, [r4, #20]
 8019da4:	b003      	add	sp, #12
 8019da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019da8:	ab01      	add	r3, sp, #4
 8019daa:	466a      	mov	r2, sp
 8019dac:	f7ff ffc8 	bl	8019d40 <__swhatbuf_r>
 8019db0:	9f00      	ldr	r7, [sp, #0]
 8019db2:	4605      	mov	r5, r0
 8019db4:	4639      	mov	r1, r7
 8019db6:	4630      	mov	r0, r6
 8019db8:	f7fe feee 	bl	8018b98 <_malloc_r>
 8019dbc:	b948      	cbnz	r0, 8019dd2 <__smakebuf_r+0x46>
 8019dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019dc2:	059a      	lsls	r2, r3, #22
 8019dc4:	d4ee      	bmi.n	8019da4 <__smakebuf_r+0x18>
 8019dc6:	f023 0303 	bic.w	r3, r3, #3
 8019dca:	f043 0302 	orr.w	r3, r3, #2
 8019dce:	81a3      	strh	r3, [r4, #12]
 8019dd0:	e7e2      	b.n	8019d98 <__smakebuf_r+0xc>
 8019dd2:	89a3      	ldrh	r3, [r4, #12]
 8019dd4:	6020      	str	r0, [r4, #0]
 8019dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019dda:	81a3      	strh	r3, [r4, #12]
 8019ddc:	9b01      	ldr	r3, [sp, #4]
 8019dde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019de2:	b15b      	cbz	r3, 8019dfc <__smakebuf_r+0x70>
 8019de4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019de8:	4630      	mov	r0, r6
 8019dea:	f000 f81d 	bl	8019e28 <_isatty_r>
 8019dee:	b128      	cbz	r0, 8019dfc <__smakebuf_r+0x70>
 8019df0:	89a3      	ldrh	r3, [r4, #12]
 8019df2:	f023 0303 	bic.w	r3, r3, #3
 8019df6:	f043 0301 	orr.w	r3, r3, #1
 8019dfa:	81a3      	strh	r3, [r4, #12]
 8019dfc:	89a3      	ldrh	r3, [r4, #12]
 8019dfe:	431d      	orrs	r5, r3
 8019e00:	81a5      	strh	r5, [r4, #12]
 8019e02:	e7cf      	b.n	8019da4 <__smakebuf_r+0x18>

08019e04 <_fstat_r>:
 8019e04:	b538      	push	{r3, r4, r5, lr}
 8019e06:	4d07      	ldr	r5, [pc, #28]	@ (8019e24 <_fstat_r+0x20>)
 8019e08:	2300      	movs	r3, #0
 8019e0a:	4604      	mov	r4, r0
 8019e0c:	4608      	mov	r0, r1
 8019e0e:	4611      	mov	r1, r2
 8019e10:	602b      	str	r3, [r5, #0]
 8019e12:	f7ea fc43 	bl	800469c <_fstat>
 8019e16:	1c43      	adds	r3, r0, #1
 8019e18:	d102      	bne.n	8019e20 <_fstat_r+0x1c>
 8019e1a:	682b      	ldr	r3, [r5, #0]
 8019e1c:	b103      	cbz	r3, 8019e20 <_fstat_r+0x1c>
 8019e1e:	6023      	str	r3, [r4, #0]
 8019e20:	bd38      	pop	{r3, r4, r5, pc}
 8019e22:	bf00      	nop
 8019e24:	20003e48 	.word	0x20003e48

08019e28 <_isatty_r>:
 8019e28:	b538      	push	{r3, r4, r5, lr}
 8019e2a:	4d06      	ldr	r5, [pc, #24]	@ (8019e44 <_isatty_r+0x1c>)
 8019e2c:	2300      	movs	r3, #0
 8019e2e:	4604      	mov	r4, r0
 8019e30:	4608      	mov	r0, r1
 8019e32:	602b      	str	r3, [r5, #0]
 8019e34:	f7ea fc42 	bl	80046bc <_isatty>
 8019e38:	1c43      	adds	r3, r0, #1
 8019e3a:	d102      	bne.n	8019e42 <_isatty_r+0x1a>
 8019e3c:	682b      	ldr	r3, [r5, #0]
 8019e3e:	b103      	cbz	r3, 8019e42 <_isatty_r+0x1a>
 8019e40:	6023      	str	r3, [r4, #0]
 8019e42:	bd38      	pop	{r3, r4, r5, pc}
 8019e44:	20003e48 	.word	0x20003e48

08019e48 <_init>:
 8019e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e4a:	bf00      	nop
 8019e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019e4e:	bc08      	pop	{r3}
 8019e50:	469e      	mov	lr, r3
 8019e52:	4770      	bx	lr

08019e54 <_fini>:
 8019e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e56:	bf00      	nop
 8019e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019e5a:	bc08      	pop	{r3}
 8019e5c:	469e      	mov	lr, r3
 8019e5e:	4770      	bx	lr
