<?xml version="1.0" encoding="UTF-8"?>
<!--
// Description : i2c_channel_1m_1s.xml
// Author : 
// Version: 1.0
//
// 
// Revision:    $Revision: 1.1 $
// Date:        $Date: 2014/12/27 22:48:35 $
// 
// Copyright (c) 2005, 2006, 2007, 2008, 2009 The SPIRIT Consortium.
// 
// This work forms part of a deliverable of The SPIRIT Consortium.
// 
// Use of these materials are governed by the legal terms and conditions
// outlined in the disclaimer available from www.spiritconsortium.org.
// 
// This source file is provided on an AS IS basis.  The SPIRIT
// Consortium disclaims any warranty express or implied including
// any warranty of merchantability and fitness for use for a
// particular purpose.
// 
// The user of the source file shall indemnify and hold The SPIRIT
// Consortium and its members harmless from any damages or liability.
// Users are requested to provide feedback to The SPIRIT Consortium
// using either mailto:feedback@lists.spiritconsortium.org or the forms at 
// http://www.spiritconsortium.org/about/contact_us/
// 
// This file may be copied, and distributed, with or without
// modifications; this notice must be included on any copy.
-->
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
  <spirit:vendor>spiritconsortium.org</spirit:vendor>
  <spirit:library>Leon2RTL</spirit:library>
  <spirit:name>i2c_channel_1m_1s</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i2c_master1</spirit:name>
      <spirit:busType spirit:vendor="spiritconsortium.org" spirit:library="busdef.nxp" spirit:name="i2c" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="spiritconsortium.org" spirit:library="busdef.nxp" spirit:name="i2c_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_m1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_m1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i2c_slave1</spirit:name>
      <spirit:busType spirit:vendor="spiritconsortium.org" spirit:library="busdef.nxp" spirit:name="i2c" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="spiritconsortium.org" spirit:library="busdef.nxp" spirit:name="i2c_rtl" spirit:version="1.0"/>
      <spirit:mirroredSlave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_s1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_s1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:channels>
    <spirit:channel>
      <spirit:name>i2c</spirit:name>
      <spirit:busInterfaceRef>i2c_master1</spirit:busInterfaceRef>
      <spirit:busInterfaceRef>i2c_slave1</spirit:busInterfaceRef>
    </spirit:channel>
  </spirit:channels>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>verilogsource</spirit:name>
        <spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
        <spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
        <spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
        <spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>i2c_channel_1m_1s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>fs-verilogSource</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>vhdlsource</spirit:name>
        <spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>i2c_channel_1m_1s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>fs-verilogSource</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>fs-vhdlSource</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>scl_m1</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_m1</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_s1</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_s1</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_s2</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_s2</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>fs-verilogSource</spirit:name>
      <spirit:file>
        <spirit:name>data/i2c_channel_1m_1s/RTL/i2c_channel_1m_1s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>i2c_channel_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>fs-vhdlSource</spirit:name>
      <spirit:file>
        <spirit:name>data/i2c_channel_1m_1s/RTL/i2c_channel_1m_1s.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>i2c_channel_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>1 master, 1 slave i2c channel</spirit:description>
</spirit:component>
