Analysis & Synthesis report for gumnut_with_mem
Sun Mar 20 19:46:37 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |de10lite|SP_state
  9. State Machine - |de10lite|gumnut_with_mem:gumnut|gumnut:core|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut
 16. Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut|gumnut:core
 17. Port Connectivity Checks: "gumnut_with_mem:gumnut"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 20 19:46:37 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; gumnut_with_mem                             ;
; Top-level Entity Name              ; de10lite                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,447                                       ;
;     Total combinational functions  ; 2,389                                       ;
;     Dedicated logic registers      ; 2,327                                       ;
; Total registers                    ; 2327                                        ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de10lite           ; gumnut_with_mem    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; de10lite.vhd                     ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd               ;         ;
; inst_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v                 ;         ;
; gumnut-rtl_unpipelined.vhd       ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut-rtl_unpipelined.vhd ;         ;
; gumnut_with_mem-struct.vhd       ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd ;         ;
; gumnut_with_mem.vhd              ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem.vhd        ;         ;
; gumnut_defs.vhd                  ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd            ;         ;
; gumnut.vhd                       ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut.vhd                 ;         ;
; data_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v                 ;         ;
; BCD_7_segmentos.vhd              ; yes             ; User VHDL File               ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd        ;         ;
; gasm_data.dat                    ; yes             ; Auto-Found Unspecified File  ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_data.dat              ;         ;
; gasm_text.dat                    ; yes             ; Auto-Found Unspecified File  ; C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat              ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,447          ;
;                                             ;                ;
; Total combinational functions               ; 2389           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1777           ;
;     -- 3 input functions                    ; 536            ;
;     -- <=2 input functions                  ; 76             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2335           ;
;     -- arithmetic mode                      ; 54             ;
;                                             ;                ;
; Total registers                             ; 2327           ;
;     -- Dedicated logic registers            ; 2327           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 53             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2305           ;
; Total fan-out                               ; 15813          ;
; Average fan-out                             ; 3.28           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                     ; Entity Name     ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+-----------------+--------------+
; |de10lite                      ; 2389 (51)           ; 2327 (27)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 53   ; 0            ; 0          ; |de10lite                                               ; de10lite        ; work         ;
;    |BCD_7_segmentos:bcd|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite|BCD_7_segmentos:bcd                           ; BCD_7_segmentos ; work         ;
;    |gumnut_with_mem:gumnut|    ; 2317 (0)            ; 2300 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite|gumnut_with_mem:gumnut                        ; gumnut_with_mem ; work         ;
;       |data_mem:core_data_mem| ; 1651 (1651)         ; 2057 (2057)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite|gumnut_with_mem:gumnut|data_mem:core_data_mem ; data_mem        ; work         ;
;       |gumnut:core|            ; 589 (589)           ; 243 (243)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite|gumnut_with_mem:gumnut|gumnut:core            ; gumnut          ; work         ;
;       |inst_mem:core_inst_mem| ; 77 (77)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem ; inst_mem        ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |de10lite|SP_state                                     ;
+------------------+------------------+------------------+---------------+
; Name             ; SP_state.Nivel_2 ; SP_state.Nivel_1 ; SP_state.Menu ;
+------------------+------------------+------------------+---------------+
; SP_state.Menu    ; 0                ; 0                ; 0             ;
; SP_state.Nivel_1 ; 0                ; 1                ; 1             ;
; SP_state.Nivel_2 ; 1                ; 0                ; 1             ;
+------------------+------------------+------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite|gumnut_with_mem:gumnut|gumnut:core|state                                                                                 ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+
; Name                   ; state.int_state ; state.write_back_state ; state.mem_state ; state.execute_state ; state.decode_state ; state.fetch_state ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+
; state.fetch_state      ; 0               ; 0                      ; 0               ; 0                   ; 0                  ; 0                 ;
; state.decode_state     ; 0               ; 0                      ; 0               ; 0                   ; 1                  ; 1                 ;
; state.execute_state    ; 0               ; 0                      ; 0               ; 1                   ; 0                  ; 1                 ;
; state.mem_state        ; 0               ; 0                      ; 1               ; 0                   ; 0                  ; 1                 ;
; state.write_back_state ; 0               ; 1                      ; 0               ; 0                   ; 0                  ; 1                 ;
; state.int_state        ; 1               ; 0                      ; 0               ; 0                   ; 0                  ; 1                 ;
+------------------------+-----------------+------------------------+-----------------+---------------------+--------------------+-------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; BCD_7_segmentos:bcd|segs[0]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[1]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[2]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[3]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[4]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[5]                        ; GND                 ; yes                    ;
; BCD_7_segmentos:bcd|segs[6]                        ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-------------------------------------------------------+------------------------------------------------------+
; Register name                                         ; Reason for Removal                                   ;
+-------------------------------------------------------+------------------------------------------------------+
; gumnut_with_mem:gumnut|gumnut:core|port_D[1..7]       ; Stuck at GND due to stuck port data_in               ;
; colision                                              ; Stuck at GND due to stuck port data_in               ;
; port_dat_i[0]                                         ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|port_D[0]          ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][0] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][7] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][6] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][5] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][4] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][3] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][2] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|\GPR_mem:GPR[0][1] ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|int_en             ; Lost fanout                                          ;
; gumnut_with_mem:gumnut|gumnut:core|IR[7]              ; Merged with gumnut_with_mem:gumnut|gumnut:core|IR[6] ;
; gumnut_with_mem:gumnut|gumnut:core|state.int_state    ; Stuck at GND due to stuck port data_in               ;
; gumnut_with_mem:gumnut|gumnut:core|int_Z              ; Stuck at GND due to stuck port clock_enable          ;
; gumnut_with_mem:gumnut|gumnut:core|int_PC[0..11]      ; Stuck at GND due to stuck port clock_enable          ;
; gumnut_with_mem:gumnut|gumnut:core|int_C              ; Stuck at GND due to stuck port clock_enable          ;
; m[0..30]                                              ; Lost fanout                                          ;
; Hactive_5                                             ; Lost fanout                                          ;
; Vactive_5                                             ; Lost fanout                                          ;
; line_count_V[0..7]                                    ; Lost fanout                                          ;
; line_count_H[0..6]                                    ; Lost fanout                                          ;
; line_count_V[8,9]                                     ; Lost fanout                                          ;
; line_count_H[7..9]                                    ; Lost fanout                                          ;
; SP_state.Menu                                         ; Lost fanout                                          ;
; SP_state.Nivel_1                                      ; Lost fanout                                          ;
; SP_state.Nivel_2                                      ; Lost fanout                                          ;
; Total Number of Removed Registers = 91                ;                                                      ;
+-------------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; m[30]                                              ; Lost Fanouts              ; m[4], m[3], m[2], m[1], m[0], Hactive_5, Vactive_5, line_count_V[7], line_count_V[6], ;
;                                                    ;                           ; line_count_V[5], line_count_H[6], line_count_H[5], line_count_V[8], line_count_V[9],  ;
;                                                    ;                           ; line_count_H[9], SP_state.Nivel_2                                                     ;
; gumnut_with_mem:gumnut|gumnut:core|state.int_state ; Stuck at GND              ; gumnut_with_mem:gumnut|gumnut:core|int_Z,                                             ;
;                                                    ; due to stuck port data_in ; gumnut_with_mem:gumnut|gumnut:core|int_PC[0],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[1],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[2],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[3],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[4],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[5],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[6],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[7],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[8],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[9],                                         ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[10],                                        ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_PC[11],                                        ;
;                                                    ;                           ; gumnut_with_mem:gumnut|gumnut:core|int_C                                              ;
; colision                                           ; Stuck at GND              ; port_dat_i[0], gumnut_with_mem:gumnut|gumnut:core|port_D[0]                           ;
;                                                    ; due to stuck port data_in ;                                                                                       ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2327  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2145  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |de10lite|m[29]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|SP[1]         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|GPR_rs[7]     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|GPR_r2[6]     ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|PC[9]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|fn            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite|BCD_7_segmentos:bcd|segs[6]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite|BCD_7_segmentos:bcd|segs[5]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|write_data    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |de10lite|SP_state                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|data_adr_o[2] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |de10lite|gumnut_with_mem:gumnut|gumnut:core|data_adr_o[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut ;
+----------------+---------------+------------------------------------+
; Parameter Name ; Value         ; Type                               ;
+----------------+---------------+------------------------------------+
; imem_file_name ; gasm_text.dat ; String                             ;
; dmem_file_name ; gasm_data.dat ; String                             ;
; debug          ; false         ; Enumerated                         ;
+----------------+---------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gumnut_with_mem:gumnut|gumnut:core ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; debug          ; false ; Enumerated                                             ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gumnut_with_mem:gumnut"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; port_ack_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; port_dat_o[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_dat_i[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; int_ack          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 2327                        ;
;     CLR               ; 62                          ;
;     ENA               ; 2121                        ;
;     ENA CLR           ; 16                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 120                         ;
; cycloneiii_lcell_comb ; 2391                        ;
;     arith             ; 54                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 35                          ;
;     normal            ; 2337                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 501                         ;
;         4 data inputs ; 1777                        ;
;                       ;                             ;
; Max LUT depth         ; 17.10                       ;
; Average LUT depth     ; 9.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 20 19:42:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de10lite.vhd
    Info (12022): Found design unit 1: de10lite-behavior File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 23
    Info (12023): Found entity 1: de10lite File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga_interface.vhd
    Info (12022): Found design unit 1: vga_interface-rtl File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd Line: 25
    Info (12023): Found entity 1: vga_interface File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd
    Info (12022): Found design unit 1: gumnut-rtl_unpipelined File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut-rtl_unpipelined.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd
    Info (12022): Found design unit 1: gumnut_with_mem-struct File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd
    Info (12023): Found entity 1: gumnut_with_mem File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file gumnut_defs.vhd
    Info (12022): Found design unit 1: gumnut_defs File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd Line: 4
    Info (12022): Found design unit 2: gumnut_defs-body File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file gumnut.vhd
    Info (12023): Found entity 1: gumnut File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file bcd_7_segmentos.vhd
    Info (12022): Found design unit 1: BCD_7_segmentos-Behavioral File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 12
    Info (12023): Found entity 1: BCD_7_segmentos File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_5.vhd
    Info (12022): Found design unit 1: VGA_5-behavior File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/VGA_5.vhd Line: 42
    Info (12023): Found entity 1: VGA_5 File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/VGA_5.vhd Line: 15
Info (12127): Elaborating entity "de10lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(14): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(15): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(16): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(18): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(20): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(25): object "display2" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(87): used explicit default value for signal "H_LOW_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 87
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(88): used explicit default value for signal "HBP_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 88
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(89): used explicit default value for signal "H_HIGH_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 89
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(90): used explicit default value for signal "HFP_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(91): used explicit default value for signal "V_LOW_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 91
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(92): used explicit default value for signal "VBP_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(93): used explicit default value for signal "V_HIGH_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(94): used explicit default value for signal "VFP_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(99): used implicit default value for signal "b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(106): used explicit default value for signal "xaxiss_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at de10lite.vhd(107): used explicit default value for signal "yaxiss_5" because signal was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 107
Warning (10541): VHDL Signal Declaration warning at de10lite.vhd(136): used implicit default value for signal "int_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(139): object "int_ack" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(139): object "t" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(140): object "R_5" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(140): object "G_5" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at de10lite.vhd(140): object "B_5" assigned a value but never read File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 140
Warning (10542): VHDL Variable Declaration warning at de10lite.vhd(364): used initial value expression for variable "vida" because variable was never assigned a value File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 364
Warning (10873): Using initial value X (don't care) for net "port_dat_i[7..1]" at de10lite.vhd(141) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 141
Info (12128): Elaborating entity "gumnut_with_mem" for hierarchy "gumnut_with_mem:gumnut" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 176
Info (12128): Elaborating entity "gumnut" for hierarchy "gumnut_with_mem:gumnut|gumnut:core" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd Line: 79
Info (12128): Elaborating entity "inst_mem" for hierarchy "gumnut_with_mem:gumnut|inst_mem:core_inst_mem" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd Line: 105
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 1
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(17): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 17
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(18): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 18
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(19): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 19
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(20): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 20
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(21): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 21
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(22): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 22
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(23): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 23
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(24): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 24
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(25): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 25
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(27): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 27
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(29): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 29
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(31): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 31
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(32): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 32
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 33
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(34): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 34
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 35
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 41
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(44): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 44
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(47): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 47
Warning (10230): Verilog HDL assignment warning at gasm_text.dat(48): truncated value with size 20 to match size of target (18) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat Line: 48
Warning (10030): Net "IMem.data_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v Line: 8
Warning (10030): Net "IMem.waddr_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v Line: 8
Warning (10030): Net "IMem.we_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v Line: 8
Info (12128): Elaborating entity "data_mem" for hierarchy "gumnut_with_mem:gumnut|data_mem:core_data_mem" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd Line: 114
Info (12128): Elaborating entity "BCD_7_segmentos" for hierarchy "BCD_7_segmentos:bcd" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 250
Info (10041): Inferred latch for "segs[0]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[1]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[2]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[3]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[4]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[5]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (10041): Inferred latch for "segs[6]" at BCD_7_segmentos.vhd(15) File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/BCD_7_segmentos.vhd Line: 15
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276013): RAM logic "gumnut_with_mem:gumnut|inst_mem:core_inst_mem|IMem" is uninferred because MIF is not supported for the selected family File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v Line: 8
    Info (276004): RAM logic "gumnut_with_mem:gumnut|gumnut:core|\stack_mem:stack" is uninferred due to inappropriate RAM size
    Info (276013): RAM logic "gumnut_with_mem:gumnut|data_mem:core_data_mem|DMem" is uninferred because MIF is not supported for the selected family File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BLANKn_5" is stuck at VCC File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 11
    Warning (13410): Pin "SYNCn_5" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 11
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 14
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 14
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 14
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 14
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 15
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 15
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 15
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 15
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 16
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 16
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 16
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 18
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 10
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Chelis/Desktop/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd Line: 19
Info (21057): Implemented 4681 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 4628 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 5539 megabytes
    Info: Processing ended: Sun Mar 20 19:46:37 2022
    Info: Elapsed time: 00:04:00
    Info: Total CPU time (on all processors): 00:03:37


