#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000699900 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 -1;
v000000000069cff0_0 .net "carry", 0 0, v00000000003b70e0_0;  1 drivers
v000000000069d090_0 .net "iszero", 0 0, v00000000003b7180_0;  1 drivers
v000000000069d130_0 .var "opcode", 5 0;
v000000000069d1d0_0 .net "result", 0 0, v00000000003b72c0_0;  1 drivers
v000000000069d270_0 .net "slt", 0 0, v00000000003b7360_0;  1 drivers
S_000000000069dc10 .scope module, "M" "ALU" 2 7, 3 3 0, S_0000000000699900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "result"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "slt"
    .port_info 4 /OUTPUT 1 "iszero"
v000000000069dd90_0 .var "A", 0 0;
v00000000006f5e40_0 .var "B", 0 0;
v00000000006f5ee0_0 .var "a", 0 0;
v00000000003b7040_0 .var "b", 0 0;
v00000000003b70e0_0 .var "carry", 0 0;
v00000000003b7180_0 .var "iszero", 0 0;
v00000000003b7220_0 .net "opcode", 5 0, v000000000069d130_0;  1 drivers
v00000000003b72c0_0 .var "result", 0 0;
v00000000003b7360_0 .var "slt", 0 0;
E_00000000003bf4d0 .event edge, v00000000003b7220_0;
    .scope S_000000000069dc10;
T_0 ;
    %wait E_00000000003bf4d0;
    %load/vec4 v00000000003b7220_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000000006f5ee0_0, 0, 1;
    %load/vec4 v00000000003b7220_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000000003b7040_0, 0, 1;
    %load/vec4 v00000000003b7220_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %vpi_call 3 17 "$display", "AND" {0 0 0};
    %load/vec4 v00000000006f5ee0_0;
    %load/vec4 v00000000003b7040_0;
    %and;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %vpi_call 3 22 "$display", "OR" {0 0 0};
    %load/vec4 v00000000006f5ee0_0;
    %load/vec4 v00000000003b7040_0;
    %or;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000000006f5ee0_0;
    %load/vec4 v00000000003b7040_0;
    %xor;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %load/vec4 v00000000006f5ee0_0;
    %load/vec4 v00000000003b7040_0;
    %and;
    %store/vec4 v00000000003b70e0_0, 0, 1;
    %vpi_call 3 29 "$display", "ADDITION carry = %b", v00000000003b70e0_0 {0 0 0};
    %jmp T_0.6;
T_0.3 ;
    %vpi_call 3 33 "$display", "NOR" {0 0 0};
    %load/vec4 v00000000006f5ee0_0;
    %inv;
    %store/vec4 v000000000069dd90_0, 0, 1;
    %load/vec4 v00000000003b7040_0;
    %inv;
    %store/vec4 v00000000006f5e40_0, 0, 1;
    %load/vec4 v000000000069dd90_0;
    %load/vec4 v00000000006f5e40_0;
    %and;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %vpi_call 3 40 "$display", "NAND" {0 0 0};
    %load/vec4 v00000000006f5ee0_0;
    %inv;
    %store/vec4 v000000000069dd90_0, 0, 1;
    %load/vec4 v00000000003b7040_0;
    %inv;
    %store/vec4 v00000000006f5e40_0, 0, 1;
    %load/vec4 v000000000069dd90_0;
    %load/vec4 v00000000006f5e40_0;
    %or;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000000003b7040_0;
    %inv;
    %store/vec4 v00000000006f5e40_0, 0, 1;
    %load/vec4 v00000000006f5ee0_0;
    %pad/u 2;
    %load/vec4 v00000000006f5e40_0;
    %pad/u 2;
    %xor;
    %pushi/vec4 1, 0, 2;
    %xor;
    %pad/u 1;
    %store/vec4 v00000000003b72c0_0, 0, 1;
    %load/vec4 v00000000006f5ee0_0;
    %pad/u 2;
    %load/vec4 v00000000006f5e40_0;
    %pad/u 2;
    %and;
    %load/vec4 v00000000006f5ee0_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %and;
    %or;
    %load/vec4 v00000000006f5e40_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %and;
    %or;
    %pad/u 1;
    %store/vec4 v00000000003b70e0_0, 0, 1;
    %vpi_call 3 50 "$display", "SUBTRACTION carry = %b", v00000000003b70e0_0 {0 0 0};
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000003b72c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003b7180_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003b7180_0, 0, 1;
T_0.8 ;
    %load/vec4 v00000000006f5ee0_0;
    %load/vec4 v00000000003b7040_0;
    %cmp/u;
    %jmp/0xz  T_0.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003b7360_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003b7360_0, 0, 1;
T_0.10 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000699900;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000699900 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000000000069d130_0, 0, 6;
    %delay 1000, 0;
    %end;
    .thread T_1;
    .scope S_0000000000699900;
T_2 ;
    %vpi_call 2 24 "$monitor", "OPCODE %b RESULT is %b, iszero is %b, slt is %b\012", v000000000069d130_0, v000000000069d1d0_0, v000000000069d090_0, v000000000069d270_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "ALU.v";
