#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c64fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c65140 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c572d0 .functor NOT 1, L_0x1cb87d0, C4<0>, C4<0>, C4<0>;
L_0x1cb85b0 .functor XOR 2, L_0x1cb8450, L_0x1cb8510, C4<00>, C4<00>;
L_0x1cb86c0 .functor XOR 2, L_0x1cb85b0, L_0x1cb8620, C4<00>, C4<00>;
v0x1cb2c60_0 .net *"_ivl_10", 1 0, L_0x1cb8620;  1 drivers
v0x1cb2d60_0 .net *"_ivl_12", 1 0, L_0x1cb86c0;  1 drivers
v0x1cb2e40_0 .net *"_ivl_2", 1 0, L_0x1cb5fd0;  1 drivers
v0x1cb2f00_0 .net *"_ivl_4", 1 0, L_0x1cb8450;  1 drivers
v0x1cb2fe0_0 .net *"_ivl_6", 1 0, L_0x1cb8510;  1 drivers
v0x1cb3110_0 .net *"_ivl_8", 1 0, L_0x1cb85b0;  1 drivers
v0x1cb31f0_0 .net "a", 0 0, v0x1caf070_0;  1 drivers
v0x1cb3290_0 .net "b", 0 0, v0x1caf110_0;  1 drivers
v0x1cb3330_0 .net "c", 0 0, v0x1caf1b0_0;  1 drivers
v0x1cb33d0_0 .var "clk", 0 0;
v0x1cb3470_0 .net "d", 0 0, v0x1caf2f0_0;  1 drivers
v0x1cb3510_0 .net "out_pos_dut", 0 0, L_0x1cb8150;  1 drivers
v0x1cb35b0_0 .net "out_pos_ref", 0 0, L_0x1cb4ae0;  1 drivers
v0x1cb3650_0 .net "out_sop_dut", 0 0, L_0x1cb65a0;  1 drivers
v0x1cb36f0_0 .net "out_sop_ref", 0 0, L_0x1c89820;  1 drivers
v0x1cb3790_0 .var/2u "stats1", 223 0;
v0x1cb3830_0 .var/2u "strobe", 0 0;
v0x1cb38d0_0 .net "tb_match", 0 0, L_0x1cb87d0;  1 drivers
v0x1cb39a0_0 .net "tb_mismatch", 0 0, L_0x1c572d0;  1 drivers
v0x1cb3a40_0 .net "wavedrom_enable", 0 0, v0x1caf5c0_0;  1 drivers
v0x1cb3b10_0 .net "wavedrom_title", 511 0, v0x1caf660_0;  1 drivers
L_0x1cb5fd0 .concat [ 1 1 0 0], L_0x1cb4ae0, L_0x1c89820;
L_0x1cb8450 .concat [ 1 1 0 0], L_0x1cb4ae0, L_0x1c89820;
L_0x1cb8510 .concat [ 1 1 0 0], L_0x1cb8150, L_0x1cb65a0;
L_0x1cb8620 .concat [ 1 1 0 0], L_0x1cb4ae0, L_0x1c89820;
L_0x1cb87d0 .cmp/eeq 2, L_0x1cb5fd0, L_0x1cb86c0;
S_0x1c652d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c65140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c576b0 .functor AND 1, v0x1caf1b0_0, v0x1caf2f0_0, C4<1>, C4<1>;
L_0x1c57a90 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1c57e70 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1c580f0 .functor AND 1, L_0x1c57a90, L_0x1c57e70, C4<1>, C4<1>;
L_0x1c6fc50 .functor AND 1, L_0x1c580f0, v0x1caf1b0_0, C4<1>, C4<1>;
L_0x1c89820 .functor OR 1, L_0x1c576b0, L_0x1c6fc50, C4<0>, C4<0>;
L_0x1cb3f60 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb3fd0 .functor OR 1, L_0x1cb3f60, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb40e0 .functor AND 1, v0x1caf1b0_0, L_0x1cb3fd0, C4<1>, C4<1>;
L_0x1cb41a0 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb4270 .functor OR 1, L_0x1cb41a0, v0x1caf110_0, C4<0>, C4<0>;
L_0x1cb42e0 .functor AND 1, L_0x1cb40e0, L_0x1cb4270, C4<1>, C4<1>;
L_0x1cb4460 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb44d0 .functor OR 1, L_0x1cb4460, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb43f0 .functor AND 1, v0x1caf1b0_0, L_0x1cb44d0, C4<1>, C4<1>;
L_0x1cb4660 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb4760 .functor OR 1, L_0x1cb4660, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb4820 .functor AND 1, L_0x1cb43f0, L_0x1cb4760, C4<1>, C4<1>;
L_0x1cb49d0 .functor XNOR 1, L_0x1cb42e0, L_0x1cb4820, C4<0>, C4<0>;
v0x1c56c00_0 .net *"_ivl_0", 0 0, L_0x1c576b0;  1 drivers
v0x1c57000_0 .net *"_ivl_12", 0 0, L_0x1cb3f60;  1 drivers
v0x1c573e0_0 .net *"_ivl_14", 0 0, L_0x1cb3fd0;  1 drivers
v0x1c577c0_0 .net *"_ivl_16", 0 0, L_0x1cb40e0;  1 drivers
v0x1c57ba0_0 .net *"_ivl_18", 0 0, L_0x1cb41a0;  1 drivers
v0x1c57f80_0 .net *"_ivl_2", 0 0, L_0x1c57a90;  1 drivers
v0x1c58200_0 .net *"_ivl_20", 0 0, L_0x1cb4270;  1 drivers
v0x1cad5e0_0 .net *"_ivl_24", 0 0, L_0x1cb4460;  1 drivers
v0x1cad6c0_0 .net *"_ivl_26", 0 0, L_0x1cb44d0;  1 drivers
v0x1cad7a0_0 .net *"_ivl_28", 0 0, L_0x1cb43f0;  1 drivers
v0x1cad880_0 .net *"_ivl_30", 0 0, L_0x1cb4660;  1 drivers
v0x1cad960_0 .net *"_ivl_32", 0 0, L_0x1cb4760;  1 drivers
v0x1cada40_0 .net *"_ivl_36", 0 0, L_0x1cb49d0;  1 drivers
L_0x7f7cf3a2c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cadb00_0 .net *"_ivl_38", 0 0, L_0x7f7cf3a2c018;  1 drivers
v0x1cadbe0_0 .net *"_ivl_4", 0 0, L_0x1c57e70;  1 drivers
v0x1cadcc0_0 .net *"_ivl_6", 0 0, L_0x1c580f0;  1 drivers
v0x1cadda0_0 .net *"_ivl_8", 0 0, L_0x1c6fc50;  1 drivers
v0x1cade80_0 .net "a", 0 0, v0x1caf070_0;  alias, 1 drivers
v0x1cadf40_0 .net "b", 0 0, v0x1caf110_0;  alias, 1 drivers
v0x1cae000_0 .net "c", 0 0, v0x1caf1b0_0;  alias, 1 drivers
v0x1cae0c0_0 .net "d", 0 0, v0x1caf2f0_0;  alias, 1 drivers
v0x1cae180_0 .net "out_pos", 0 0, L_0x1cb4ae0;  alias, 1 drivers
v0x1cae240_0 .net "out_sop", 0 0, L_0x1c89820;  alias, 1 drivers
v0x1cae300_0 .net "pos0", 0 0, L_0x1cb42e0;  1 drivers
v0x1cae3c0_0 .net "pos1", 0 0, L_0x1cb4820;  1 drivers
L_0x1cb4ae0 .functor MUXZ 1, L_0x7f7cf3a2c018, L_0x1cb42e0, L_0x1cb49d0, C4<>;
S_0x1cae540 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c65140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1caf070_0 .var "a", 0 0;
v0x1caf110_0 .var "b", 0 0;
v0x1caf1b0_0 .var "c", 0 0;
v0x1caf250_0 .net "clk", 0 0, v0x1cb33d0_0;  1 drivers
v0x1caf2f0_0 .var "d", 0 0;
v0x1caf3e0_0 .var/2u "fail", 0 0;
v0x1caf480_0 .var/2u "fail1", 0 0;
v0x1caf520_0 .net "tb_match", 0 0, L_0x1cb87d0;  alias, 1 drivers
v0x1caf5c0_0 .var "wavedrom_enable", 0 0;
v0x1caf660_0 .var "wavedrom_title", 511 0;
E_0x1c63970/0 .event negedge, v0x1caf250_0;
E_0x1c63970/1 .event posedge, v0x1caf250_0;
E_0x1c63970 .event/or E_0x1c63970/0, E_0x1c63970/1;
S_0x1cae870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cae540;
 .timescale -12 -12;
v0x1caeab0_0 .var/2s "i", 31 0;
E_0x1c63810 .event posedge, v0x1caf250_0;
S_0x1caebb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cae540;
 .timescale -12 -12;
v0x1caedb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1caee90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cae540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1caf840 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c65140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cb4c90 .functor AND 1, v0x1caf070_0, v0x1caf110_0, C4<1>, C4<1>;
L_0x1cb4e30 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb4fd0 .functor AND 1, L_0x1cb4c90, L_0x1cb4e30, C4<1>, C4<1>;
L_0x1cb50e0 .functor NOT 1, v0x1caf2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb5290 .functor AND 1, L_0x1cb4fd0, L_0x1cb50e0, C4<1>, C4<1>;
L_0x1cb53a0 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb5450 .functor AND 1, v0x1caf070_0, L_0x1cb53a0, C4<1>, C4<1>;
L_0x1cb5620 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb56e0 .functor AND 1, L_0x1cb5450, L_0x1cb5620, C4<1>, C4<1>;
L_0x1cb57f0 .functor AND 1, L_0x1cb56e0, v0x1caf2f0_0, C4<1>, C4<1>;
L_0x1cb5910 .functor OR 1, L_0x1cb5290, L_0x1cb57f0, C4<0>, C4<0>;
L_0x1cb59d0 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb5ab0 .functor AND 1, L_0x1cb59d0, v0x1caf110_0, C4<1>, C4<1>;
L_0x1cb5b70 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb5a40 .functor AND 1, L_0x1cb5ab0, L_0x1cb5b70, C4<1>, C4<1>;
L_0x1cb5d00 .functor AND 1, L_0x1cb5a40, v0x1caf2f0_0, C4<1>, C4<1>;
L_0x1cb5e50 .functor OR 1, L_0x1cb5910, L_0x1cb5d00, C4<0>, C4<0>;
L_0x1cb5f60 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6070 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb60e0 .functor AND 1, L_0x1cb5f60, L_0x1cb6070, C4<1>, C4<1>;
L_0x1cb62a0 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6310 .functor AND 1, L_0x1cb60e0, L_0x1cb62a0, C4<1>, C4<1>;
L_0x1cb64e0 .functor AND 1, L_0x1cb6310, v0x1caf2f0_0, C4<1>, C4<1>;
L_0x1cb65a0 .functor OR 1, L_0x1cb5e50, L_0x1cb64e0, C4<0>, C4<0>;
L_0x1cb67d0 .functor OR 1, v0x1caf070_0, v0x1caf110_0, C4<0>, C4<0>;
L_0x1cb6840 .functor OR 1, L_0x1cb67d0, v0x1caf1b0_0, C4<0>, C4<0>;
L_0x1cb69e0 .functor NOT 1, v0x1caf2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6a50 .functor OR 1, L_0x1cb6840, L_0x1cb69e0, C4<0>, C4<0>;
L_0x1cb6c50 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6cc0 .functor OR 1, v0x1caf070_0, L_0x1cb6c50, C4<0>, C4<0>;
L_0x1cb6e80 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6ef0 .functor OR 1, L_0x1cb6cc0, L_0x1cb6e80, C4<0>, C4<0>;
L_0x1cb7110 .functor OR 1, L_0x1cb6ef0, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb71d0 .functor AND 1, L_0x1cb6a50, L_0x1cb7110, C4<1>, C4<1>;
L_0x1cb7400 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb7470 .functor OR 1, L_0x1cb7400, v0x1caf110_0, C4<0>, C4<0>;
L_0x1cb7660 .functor NOT 1, v0x1caf1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb76d0 .functor OR 1, L_0x1cb7470, L_0x1cb7660, C4<0>, C4<0>;
L_0x1cb7530 .functor OR 1, L_0x1cb76d0, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb75f0 .functor AND 1, L_0x1cb71d0, L_0x1cb7530, C4<1>, C4<1>;
L_0x1cb7b10 .functor NOT 1, v0x1caf070_0, C4<0>, C4<0>, C4<0>;
L_0x1cb7b80 .functor NOT 1, v0x1caf110_0, C4<0>, C4<0>, C4<0>;
L_0x1cb7d50 .functor OR 1, L_0x1cb7b10, L_0x1cb7b80, C4<0>, C4<0>;
L_0x1cb7e60 .functor OR 1, L_0x1cb7d50, v0x1caf1b0_0, C4<0>, C4<0>;
L_0x1cb8090 .functor OR 1, L_0x1cb7e60, v0x1caf2f0_0, C4<0>, C4<0>;
L_0x1cb8150 .functor AND 1, L_0x1cb75f0, L_0x1cb8090, C4<1>, C4<1>;
v0x1cafa00_0 .net *"_ivl_0", 0 0, L_0x1cb4c90;  1 drivers
v0x1cafae0_0 .net *"_ivl_10", 0 0, L_0x1cb53a0;  1 drivers
v0x1cafbc0_0 .net *"_ivl_12", 0 0, L_0x1cb5450;  1 drivers
v0x1cafcb0_0 .net *"_ivl_14", 0 0, L_0x1cb5620;  1 drivers
v0x1cafd90_0 .net *"_ivl_16", 0 0, L_0x1cb56e0;  1 drivers
v0x1cafec0_0 .net *"_ivl_18", 0 0, L_0x1cb57f0;  1 drivers
v0x1caffa0_0 .net *"_ivl_2", 0 0, L_0x1cb4e30;  1 drivers
v0x1cb0080_0 .net *"_ivl_20", 0 0, L_0x1cb5910;  1 drivers
v0x1cb0160_0 .net *"_ivl_22", 0 0, L_0x1cb59d0;  1 drivers
v0x1cb02d0_0 .net *"_ivl_24", 0 0, L_0x1cb5ab0;  1 drivers
v0x1cb03b0_0 .net *"_ivl_26", 0 0, L_0x1cb5b70;  1 drivers
v0x1cb0490_0 .net *"_ivl_28", 0 0, L_0x1cb5a40;  1 drivers
v0x1cb0570_0 .net *"_ivl_30", 0 0, L_0x1cb5d00;  1 drivers
v0x1cb0650_0 .net *"_ivl_32", 0 0, L_0x1cb5e50;  1 drivers
v0x1cb0730_0 .net *"_ivl_34", 0 0, L_0x1cb5f60;  1 drivers
v0x1cb0810_0 .net *"_ivl_36", 0 0, L_0x1cb6070;  1 drivers
v0x1cb08f0_0 .net *"_ivl_38", 0 0, L_0x1cb60e0;  1 drivers
v0x1cb0ae0_0 .net *"_ivl_4", 0 0, L_0x1cb4fd0;  1 drivers
v0x1cb0bc0_0 .net *"_ivl_40", 0 0, L_0x1cb62a0;  1 drivers
v0x1cb0ca0_0 .net *"_ivl_42", 0 0, L_0x1cb6310;  1 drivers
v0x1cb0d80_0 .net *"_ivl_44", 0 0, L_0x1cb64e0;  1 drivers
v0x1cb0e60_0 .net *"_ivl_48", 0 0, L_0x1cb67d0;  1 drivers
v0x1cb0f40_0 .net *"_ivl_50", 0 0, L_0x1cb6840;  1 drivers
v0x1cb1020_0 .net *"_ivl_52", 0 0, L_0x1cb69e0;  1 drivers
v0x1cb1100_0 .net *"_ivl_54", 0 0, L_0x1cb6a50;  1 drivers
v0x1cb11e0_0 .net *"_ivl_56", 0 0, L_0x1cb6c50;  1 drivers
v0x1cb12c0_0 .net *"_ivl_58", 0 0, L_0x1cb6cc0;  1 drivers
v0x1cb13a0_0 .net *"_ivl_6", 0 0, L_0x1cb50e0;  1 drivers
v0x1cb1480_0 .net *"_ivl_60", 0 0, L_0x1cb6e80;  1 drivers
v0x1cb1560_0 .net *"_ivl_62", 0 0, L_0x1cb6ef0;  1 drivers
v0x1cb1640_0 .net *"_ivl_64", 0 0, L_0x1cb7110;  1 drivers
v0x1cb1720_0 .net *"_ivl_66", 0 0, L_0x1cb71d0;  1 drivers
v0x1cb1800_0 .net *"_ivl_68", 0 0, L_0x1cb7400;  1 drivers
v0x1cb1af0_0 .net *"_ivl_70", 0 0, L_0x1cb7470;  1 drivers
v0x1cb1bd0_0 .net *"_ivl_72", 0 0, L_0x1cb7660;  1 drivers
v0x1cb1cb0_0 .net *"_ivl_74", 0 0, L_0x1cb76d0;  1 drivers
v0x1cb1d90_0 .net *"_ivl_76", 0 0, L_0x1cb7530;  1 drivers
v0x1cb1e70_0 .net *"_ivl_78", 0 0, L_0x1cb75f0;  1 drivers
v0x1cb1f50_0 .net *"_ivl_8", 0 0, L_0x1cb5290;  1 drivers
v0x1cb2030_0 .net *"_ivl_80", 0 0, L_0x1cb7b10;  1 drivers
v0x1cb2110_0 .net *"_ivl_82", 0 0, L_0x1cb7b80;  1 drivers
v0x1cb21f0_0 .net *"_ivl_84", 0 0, L_0x1cb7d50;  1 drivers
v0x1cb22d0_0 .net *"_ivl_86", 0 0, L_0x1cb7e60;  1 drivers
v0x1cb23b0_0 .net *"_ivl_88", 0 0, L_0x1cb8090;  1 drivers
v0x1cb2490_0 .net "a", 0 0, v0x1caf070_0;  alias, 1 drivers
v0x1cb2530_0 .net "b", 0 0, v0x1caf110_0;  alias, 1 drivers
v0x1cb2620_0 .net "c", 0 0, v0x1caf1b0_0;  alias, 1 drivers
v0x1cb2710_0 .net "d", 0 0, v0x1caf2f0_0;  alias, 1 drivers
v0x1cb2800_0 .net "out_pos", 0 0, L_0x1cb8150;  alias, 1 drivers
v0x1cb28c0_0 .net "out_sop", 0 0, L_0x1cb65a0;  alias, 1 drivers
S_0x1cb2a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c65140;
 .timescale -12 -12;
E_0x1c4c9f0 .event anyedge, v0x1cb3830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb3830_0;
    %nor/r;
    %assign/vec4 v0x1cb3830_0, 0;
    %wait E_0x1c4c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cae540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1caf3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1caf480_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cae540;
T_4 ;
    %wait E_0x1c63970;
    %load/vec4 v0x1caf520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1caf3e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cae540;
T_5 ;
    %wait E_0x1c63810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %wait E_0x1c63810;
    %load/vec4 v0x1caf3e0_0;
    %store/vec4 v0x1caf480_0, 0, 1;
    %fork t_1, S_0x1cae870;
    %jmp t_0;
    .scope S_0x1cae870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1caeab0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1caeab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c63810;
    %load/vec4 v0x1caeab0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1caeab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1caeab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cae540;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c63970;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1caf2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1caf110_0, 0;
    %assign/vec4 v0x1caf070_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1caf3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1caf480_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c65140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c65140;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb33d0_0;
    %inv;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c65140;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1caf250_0, v0x1cb39a0_0, v0x1cb31f0_0, v0x1cb3290_0, v0x1cb3330_0, v0x1cb3470_0, v0x1cb36f0_0, v0x1cb3650_0, v0x1cb35b0_0, v0x1cb3510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c65140;
T_9 ;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c65140;
T_10 ;
    %wait E_0x1c63970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb3790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
    %load/vec4 v0x1cb38d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb3790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cb36f0_0;
    %load/vec4 v0x1cb36f0_0;
    %load/vec4 v0x1cb3650_0;
    %xor;
    %load/vec4 v0x1cb36f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cb35b0_0;
    %load/vec4 v0x1cb35b0_0;
    %load/vec4 v0x1cb3510_0;
    %xor;
    %load/vec4 v0x1cb35b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cb3790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb3790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/ece241_2013_q2/iter5/response0/top_module.sv";
