<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/nxp/MKW41Z4/drivers/fsl_dspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_c906d6db83df2060efb38228207fab0d.html">nxp</a></li><li class="navelem"><a class="el" href="dir_8b98d17ccf2fe8cc6adad902cbfd3b46.html">MKW41Z4</a></li><li class="navelem"><a class="el" href="dir_9664cd84fed84d36b7a51028f5e067cb.html">drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">fsl_dspi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="fsl__common_8h_source.html">fsl_common.h</a>&quot;</code><br />
</div>
<p><a href="fsl__dspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__command__data__config.html">_dspi_command_data_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master command date configuration used for the SPIx_PUSHR.  <a href="struct__dspi__command__data__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__ctar__config.html">_dspi_master_ctar_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master ctar configuration structure.  <a href="struct__dspi__master__ctar__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__config.html">_dspi_master_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master configuration structure.  <a href="struct__dspi__master__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__ctar__config.html">_dspi_slave_ctar_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave ctar configuration structure.  <a href="struct__dspi__slave__ctar__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__config.html">_dspi_slave_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration structure.  <a href="struct__dspi__slave__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__transfer.html">_dspi_transfer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master/slave transfer structure.  <a href="struct__dspi__transfer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__handle.html">_dspi_master_handle</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer handle structure used for transactional API.  <a href="struct__dspi__master__handle.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__handle.html">_dspi_slave_handle</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave transfer handle structure used for the transactional API.  <a href="struct__dspi__slave__handle.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3af6268fdc846d553d23c82fd8c8668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gae3af6268fdc846d553d23c82fd8c8668">DSPI_DUMMY_DATA</a>&#160;&#160;&#160;(0x00U)</td></tr>
<tr class="memdesc:gae3af6268fdc846d553d23c82fd8c8668"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI dummy data if there is no Tx data.  <a href="group__dspi__driver.html#gae3af6268fdc846d553d23c82fd8c8668">More...</a><br /></td></tr>
<tr class="separator:gae3af6268fdc846d553d23c82fd8c8668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a272cf2546e7d51aa45d76b10dc174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac4a272cf2546e7d51aa45d76b10dc174">DSPI_MASTER_CTAR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4a272cf2546e7d51aa45d76b10dc174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e4a446e06e9964a77d20c00b7d3397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga15e4a446e06e9964a77d20c00b7d3397">DSPI_MASTER_CTAR_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="separator:ga15e4a446e06e9964a77d20c00b7d3397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082f0377ee21656002efecaeaf77034c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga082f0377ee21656002efecaeaf77034c">DSPI_MASTER_PCS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga082f0377ee21656002efecaeaf77034c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b335dc840f0c1637ca37b0cf3f4f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga213b335dc840f0c1637ca37b0cf3f4f4">DSPI_MASTER_PCS_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga213b335dc840f0c1637ca37b0cf3f4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0819629aecb560192865e1850bff07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga5d0819629aecb560192865e1850bff07">DSPI_SLAVE_CTAR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5d0819629aecb560192865e1850bff07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41a736795e34277fdb594a75754ab69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf41a736795e34277fdb594a75754ab69">DSPI_SLAVE_CTAR_MASK</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="separator:gaf41a736795e34277fdb594a75754ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Driver version</div></td></tr>
<tr class="memitem:ga9ed59b934c560c5d88000b17b8171a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga9ed59b934c560c5d88000b17b8171a01">FSL_DSPI_DRIVER_VERSION</a>&#160;&#160;&#160;(<a class="el" href="group__ksdk__common.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 1, 4))</td></tr>
<tr class="memdesc:ga9ed59b934c560c5d88000b17b8171a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI driver version 2.1.4.  <a href="group__dspi__driver.html#ga9ed59b934c560c5d88000b17b8171a01">More...</a><br /></td></tr>
<tr class="separator:ga9ed59b934c560c5d88000b17b8171a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab8a31428154823fb3a47109f79f62269"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a></td></tr>
<tr class="memdesc:gab8a31428154823fb3a47109f79f62269"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave mode configuration.  <a href="group__dspi__driver.html#gab8a31428154823fb3a47109f79f62269">More...</a><br /></td></tr>
<tr class="separator:gab8a31428154823fb3a47109f79f62269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbea989c0426eb1d297b286589e453d1"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a></td></tr>
<tr class="memdesc:gacbea989c0426eb1d297b286589e453d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0.  <a href="group__dspi__driver.html#gacbea989c0426eb1d297b286589e453d1">More...</a><br /></td></tr>
<tr class="separator:gacbea989c0426eb1d297b286589e453d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf974548849cdae6b2d5581100fead985"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf974548849cdae6b2d5581100fead985">dspi_which_pcs_t</a></td></tr>
<tr class="memdesc:gaf974548849cdae6b2d5581100fead985"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure).  <a href="group__dspi__driver.html#gaf974548849cdae6b2d5581100fead985">More...</a><br /></td></tr>
<tr class="separator:gaf974548849cdae6b2d5581100fead985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a></td></tr>
<tr class="memdesc:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity configuration.  <a href="group__dspi__driver.html#ga8e5abd30c155a0fa6cc651a6535e8aee">More...</a><br /></td></tr>
<tr class="separator:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959b683effa08cff187f755506526745"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a></td></tr>
<tr class="memdesc:ga959b683effa08cff187f755506526745"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__driver.html#ga959b683effa08cff187f755506526745">More...</a><br /></td></tr>
<tr class="separator:ga959b683effa08cff187f755506526745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace26aa668a9601c9d79bdd5205f37b14"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a></td></tr>
<tr class="memdesc:gace26aa668a9601c9d79bdd5205f37b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__driver.html#gace26aa668a9601c9d79bdd5205f37b14">More...</a><br /></td></tr>
<tr class="separator:gace26aa668a9601c9d79bdd5205f37b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536388ab9d8d1b88f7d112a83b769366"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a></td></tr>
<tr class="memdesc:ga536388ab9d8d1b88f7d112a83b769366"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__driver.html#ga536388ab9d8d1b88f7d112a83b769366">More...</a><br /></td></tr>
<tr class="separator:ga536388ab9d8d1b88f7d112a83b769366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf817b2c70ff1e28088181cd418f4528b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a></td></tr>
<tr class="memdesc:gaf817b2c70ff1e28088181cd418f4528b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">More...</a><br /></td></tr>
<tr class="separator:gaf817b2c70ff1e28088181cd418f4528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a></td></tr>
<tr class="memdesc:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">More...</a><br /></td></tr>
<tr class="separator:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb49bf5d18feef1cc14085dc694482a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__command__data__config.html">_dspi_command_data_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a></td></tr>
<tr class="memdesc:ga0eb49bf5d18feef1cc14085dc694482a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master command date configuration used for the SPIx_PUSHR.  <a href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">More...</a><br /></td></tr>
<tr class="separator:ga0eb49bf5d18feef1cc14085dc694482a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06445ad7ae380acd1d63b1680bf26886"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__ctar__config.html">_dspi_master_ctar_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga06445ad7ae380acd1d63b1680bf26886">dspi_master_ctar_config_t</a></td></tr>
<tr class="memdesc:ga06445ad7ae380acd1d63b1680bf26886"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master ctar configuration structure.  <a href="group__dspi__driver.html#ga06445ad7ae380acd1d63b1680bf26886">More...</a><br /></td></tr>
<tr class="separator:ga06445ad7ae380acd1d63b1680bf26886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__config.html">_dspi_master_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a></td></tr>
<tr class="memdesc:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master configuration structure.  <a href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">More...</a><br /></td></tr>
<tr class="separator:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7a224dc995f546fdfa94aeca578674"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__ctar__config.html">_dspi_slave_ctar_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gabf7a224dc995f546fdfa94aeca578674">dspi_slave_ctar_config_t</a></td></tr>
<tr class="memdesc:gabf7a224dc995f546fdfa94aeca578674"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave ctar configuration structure.  <a href="group__dspi__driver.html#gabf7a224dc995f546fdfa94aeca578674">More...</a><br /></td></tr>
<tr class="separator:gabf7a224dc995f546fdfa94aeca578674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71baf85d9461513ce228c3325db691e4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__config.html">_dspi_slave_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:ga71baf85d9461513ce228c3325db691e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration structure.  <a href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">More...</a><br /></td></tr>
<tr class="separator:ga71baf85d9461513ce228c3325db691e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__handle.html">_dspi_master_handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a></td></tr>
<tr class="memdesc:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward declaration of the <a class="el" href="struct__dspi__master__handle.html" title="DSPI master transfer handle structure used for transactional API. ">_dspi_master_handle</a> typedefs.  <a href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">More...</a><br /></td></tr>
<tr class="separator:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__handle.html">_dspi_slave_handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a></td></tr>
<tr class="memdesc:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward declaration of the <a class="el" href="struct__dspi__slave__handle.html" title="DSPI slave transfer handle structure used for the transactional API. ">_dspi_slave_handle</a> typedefs.  <a href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">More...</a><br /></td></tr>
<tr class="separator:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d91a817bd68468037b7886ea710ffa"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">dspi_master_transfer_callback_t</a>) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td></tr>
<tr class="memdesc:ga67d91a817bd68468037b7886ea710ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion callback function pointer type.  <a href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">More...</a><br /></td></tr>
<tr class="separator:ga67d91a817bd68468037b7886ea710ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">dspi_slave_transfer_callback_t</a>) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td></tr>
<tr class="memdesc:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion callback function pointer type.  <a href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">More...</a><br /></td></tr>
<tr class="separator:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__transfer.html">_dspi_transfer</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a></td></tr>
<tr class="memdesc:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master/slave transfer structure.  <a href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">More...</a><br /></td></tr>
<tr class="separator:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a> { <a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a> = MAKE_STATUS(kStatusGroup_DSPI, 0), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaaaae2ba17a6a622142816b0ffec7b9f7a">kStatus_DSPI_Error</a> = MAKE_STATUS(kStatusGroup_DSPI, 1), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaa638dc0d050e7660225a46cc7cd6e38c7">kStatus_DSPI_Idle</a> = MAKE_STATUS(kStatusGroup_DSPI, 2), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a> = MAKE_STATUS(kStatusGroup_DSPI, 3)
 }<tr class="memdesc:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status for the DSPI driver.  <a href="group__dspi__driver.html#ga06b41ab984bc03e6f1eb07988edcb3ea">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga2bfefaf6ba65ba464e764d1c918c904f">_dspi_flags</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904faffc8e8711d9083470cddb0db647b75b0">kDSPI_TxCompleteFlag</a> = SPI_SR_TCF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae91c7a5cc2a90fa051c89f13bbb6d8ed">kDSPI_EndOfQueueFlag</a> = SPI_SR_EOQF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae36215137d8ce7cf215349199db877b7">kDSPI_TxFifoUnderflowFlag</a> = SPI_SR_TFUF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae9704d53b57758969f8ea5ea6c86f7f0">kDSPI_TxFifoFillRequestFlag</a> = SPI_SR_TFFF_MASK, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa30f039adca01f89dbbd02f70dff725ee">kDSPI_RxFifoOverflowFlag</a> = SPI_SR_RFOF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa092b7f39357ce8cb82ec825e93536605">kDSPI_RxFifoDrainRequestFlag</a> = SPI_SR_RFDF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa58771b3977aef221dab6a67a6739f8d6">kDSPI_TxAndRxStatusFlag</a> = SPI_SR_TXRXS_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa4a742818251256d8fc35ab63a6af9c9e">kDSPI_AllStatusFlag</a>
<br />
 }<tr class="memdesc:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags in SPIx_SR register.  <a href="group__dspi__driver.html#ga2bfefaf6ba65ba464e764d1c918c904f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb57298690a2f1a09d94d696c893c4b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaeb57298690a2f1a09d94d696c893c4b2">_dspi_interrupt_enable</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2ab2b1ba228fd75de23a2de7e56c1ee438">kDSPI_TxCompleteInterruptEnable</a> = SPI_RSER_TCF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a069483b28469fcbfa5890b04cd6439b3">kDSPI_EndOfQueueInterruptEnable</a> = SPI_RSER_EOQF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2aa430e623e0bb240752381eaddda1a973">kDSPI_TxFifoUnderflowInterruptEnable</a> = SPI_RSER_TFUF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2ada57830661d523d12e49892060fde201">kDSPI_TxFifoFillRequestInterruptEnable</a> = SPI_RSER_TFFF_RE_MASK, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a190746a0aeaa61db32c6c1a7b850d0ee">kDSPI_RxFifoOverflowInterruptEnable</a> = SPI_RSER_RFOF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2aa7d99e6ac31bd6c7d835d89f36cec1a6">kDSPI_RxFifoDrainRequestInterruptEnable</a> = SPI_RSER_RFDF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a530d972d6cd16ab6e929d7ddaaf09b30">kDSPI_AllInterruptEnable</a>
<br />
 }<tr class="memdesc:gaeb57298690a2f1a09d94d696c893c4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI interrupt source.  <a href="group__dspi__driver.html#gaeb57298690a2f1a09d94d696c893c4b2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaeb57298690a2f1a09d94d696c893c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3359796dc0680797b1f74b83fc0c0d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gae3359796dc0680797b1f74b83fc0c0d9">_dspi_dma_enable</a> { <a class="el" href="group__dspi__driver.html#ggae3359796dc0680797b1f74b83fc0c0d9ae772dc49e5a28df00b817f9c6dab0749">kDSPI_TxDmaEnable</a> = (SPI_RSER_TFFF_RE_MASK | SPI_RSER_TFFF_DIRS_MASK), 
<a class="el" href="group__dspi__driver.html#ggae3359796dc0680797b1f74b83fc0c0d9a15ec9c9897199d53a1b354ccce6d0445">kDSPI_RxDmaEnable</a> = (SPI_RSER_RFDF_RE_MASK | SPI_RSER_RFDF_DIRS_MASK)
 }<tr class="memdesc:gae3359796dc0680797b1f74b83fc0c0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI DMA source.  <a href="group__dspi__driver.html#gae3359796dc0680797b1f74b83fc0c0d9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gae3359796dc0680797b1f74b83fc0c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a> { <a class="el" href="group__dspi__driver.html#gga22d5d3420ce510463f61e41cbe1d1410a8330c6ad827da3c783df5805244fa7d9">kDSPI_Master</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga22d5d3420ce510463f61e41cbe1d1410a2e075745386fd71bee2535606f29dd87">kDSPI_Slave</a> = 0U
 }<tr class="memdesc:ga22d5d3420ce510463f61e41cbe1d1410"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave mode configuration.  <a href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a53597bff1469f0365b74ad7a20237"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a> { <a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237abbcf84bafbd94a63a9600647162b8d86">kDSPI_SckToSin0Clock</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237a61e5f5d7122c849c737513ae7c5c4c50">kDSPI_SckToSin1Clock</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237a305d68c9446ca0866da7a2ace743ae4d">kDSPI_SckToSin2Clock</a> = 2U
 }<tr class="memdesc:ga02a53597bff1469f0365b74ad7a20237"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0.  <a href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga02a53597bff1469f0365b74ad7a20237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738d1c33c04047440e86e29fabbbba94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a5c6297be9586ee874fa1a84a16d810b7">kDSPI_Pcs0</a> = 1U &lt;&lt; 0, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a62d3c43292cebeed478a36bff2cd033a">kDSPI_Pcs1</a> = 1U &lt;&lt; 1, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a625c90d5151e8458be6f89ace68f2fe2">kDSPI_Pcs2</a> = 1U &lt;&lt; 2, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a7fae848c0f775a86562b90ecfd171cc8">kDSPI_Pcs3</a> = 1U &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a0fd968cdbfd2e088987e309f49cb20f2">kDSPI_Pcs4</a> = 1U &lt;&lt; 4, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a67653d39cbd675c9141bb014d4576a0b">kDSPI_Pcs5</a> = 1U &lt;&lt; 5
<br />
 }<tr class="memdesc:ga738d1c33c04047440e86e29fabbbba94"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure).  <a href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga738d1c33c04047440e86e29fabbbba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a> { <a class="el" href="group__dspi__driver.html#gga1b2a1103a54ad51c35f2bdaa52ac7363a79a6807edd30a1230477ab26068060fd">kDSPI_PcsActiveHigh</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga1b2a1103a54ad51c35f2bdaa52ac7363aa678a5937bbb9975e3c014592c3d542c">kDSPI_PcsActiveLow</a> = 1U
 }<tr class="memdesc:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity configuration.  <a href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23a66cefb04826de83504ad485f19a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad23a66cefb04826de83504ad485f19a9">_dspi_pcs_polarity</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9ac731b21eefcc16342d2c606a12a00547">kDSPI_Pcs0ActiveLow</a> = 1U &lt;&lt; 0, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9aa6ee5dca40cbe9bf03623cf986adbadd">kDSPI_Pcs1ActiveLow</a> = 1U &lt;&lt; 1, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a6fd76d22cb6c8f943ae397bb91ba68f4">kDSPI_Pcs2ActiveLow</a> = 1U &lt;&lt; 2, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a57e33d7e4195864f89db11d2f5e6cc4b">kDSPI_Pcs3ActiveLow</a> = 1U &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a15c201d8e7bd0bab1dd7117b73a111ec">kDSPI_Pcs4ActiveLow</a> = 1U &lt;&lt; 4, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a88e1e00a5a7755561358f004a5a1b1d4">kDSPI_Pcs5ActiveLow</a> = 1U &lt;&lt; 5, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9adb2bef5058b4bf00533cc89f1928e2d1">kDSPI_PcsAllActiveLow</a> = 0xFFU
<br />
 }<tr class="memdesc:gad23a66cefb04826de83504ad485f19a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity.  <a href="group__dspi__driver.html#gad23a66cefb04826de83504ad485f19a9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad23a66cefb04826de83504ad485f19a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324f34ea4af085c11052288fc94983e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a> { <a class="el" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eab5279f36f0c6b1617aa937824806d71d">kDSPI_ClockPolarityActiveHigh</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eabcde58b8834e5cd1181b8b98aa4a10ef">kDSPI_ClockPolarityActiveLow</a> = 1U
 }<tr class="memdesc:ga8324f34ea4af085c11052288fc94983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8324f34ea4af085c11052288fc94983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648d70d13ec12505a80c423841f53510"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a> { <a class="el" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a996e921abbf325ee9978a42681aee0d5">kDSPI_ClockPhaseFirstEdge</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a43ee643e847b3118e38da0a9811d97f9">kDSPI_ClockPhaseSecondEdge</a> = 1U
 }<tr class="memdesc:ga648d70d13ec12505a80c423841f53510"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga648d70d13ec12505a80c423841f53510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1134e11fc318e82a6c15882fdab2760"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a> { <a class="el" href="group__dspi__driver.html#ggaf1134e11fc318e82a6c15882fdab2760a8885a916a15d0b97ffd0f28d81242f6f">kDSPI_MsbFirst</a> = 0U, 
<a class="el" href="group__dspi__driver.html#ggaf1134e11fc318e82a6c15882fdab2760a76701314fa7dbd70e4011feb326b9050">kDSPI_LsbFirst</a> = 1U
 }<tr class="memdesc:gaf1134e11fc318e82a6c15882fdab2760"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf1134e11fc318e82a6c15882fdab2760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a> { <a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9a71185ae0d4d9dd61acbc69bce93f33f5">kDSPI_PcsToSck</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9aa2ce775b9575a3870ce82b8444b9d56c">kDSPI_LastSckToPcs</a>, 
<a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9a83ed3f05b8a61f94c0da066c1ded7a1e">kDSPI_BetweenTransfer</a>
 }<tr class="memdesc:ga86dbb9c380b74c6654a44a73e90573f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78060c4222b1affc8e41f937909ee999"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999adb2a4c8c9b722c6a1b8cbb03b17a6519">kDSPI_Ctar0</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999ad6db3f5779fd74fdfa9bda2375573227">kDSPI_Ctar1</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a406d09f42f5e009617a40f4c30cc10d9">kDSPI_Ctar2</a> = 2U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999af1df973bc8d89efbfb8d7bff51af0265">kDSPI_Ctar3</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a13960000166ae1cc18b19f5c4c9405ff">kDSPI_Ctar4</a> = 4U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999ad0b231829a94051ce913cd367135c1f2">kDSPI_Ctar5</a> = 5U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999aa7bb6aaabeb65811e58af0460c38e373">kDSPI_Ctar6</a> = 6U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a6ae1a9c5243a507f36c3db1ef14c216e">kDSPI_Ctar7</a> = 7U
<br />
 }<tr class="memdesc:ga78060c4222b1affc8e41f937909ee999"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga78060c4222b1affc8e41f937909ee999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74dfe19c844271a393314a4fd13792f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac74dfe19c844271a393314a4fd13792f">_dspi_transfer_config_flag_for_master</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792faf7ddf42278af30a1b81f10c4058ecddd">kDSPI_MasterCtar0</a> = 0U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa57508605f5d5fb0a2fb7eddfcdb89f12">kDSPI_MasterCtar1</a> = 1U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa6cf50df8fd75f5be1347efcaec8a68f4">kDSPI_MasterCtar2</a> = 2U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa70471fdf900dba881f4e742d303d307c">kDSPI_MasterCtar3</a> = 3U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792faad989e96bfed1f2fbb0fcc3adb99d04b">kDSPI_MasterCtar4</a> = 4U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa5c3dbe0ddb8e9f3f67496592ef3ec902">kDSPI_MasterCtar5</a> = 5U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa5e898da1cd4e093f048f947bc751b7fa">kDSPI_MasterCtar6</a> = 6U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa90cf553b9933d1e3d692469e0fa5ddc3">kDSPI_MasterCtar7</a> = 7U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fad51bd34d51062d900b07801e0fd193cc">kDSPI_MasterPcs0</a> = 0U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fad07c95fafd30869cb6110d4ea3ed7ca1">kDSPI_MasterPcs1</a> = 1U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa116fef8c0a72727a80e72e1d1d0d0ffc">kDSPI_MasterPcs2</a> = 2U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa2266cc2ddbf05da3164fa6ad680facd9">kDSPI_MasterPcs3</a> = 3U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa3b32f4a57a5aaaaf0064d7ec1373a154">kDSPI_MasterPcs4</a> = 4U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa8047faff72926a57c0659f4147787353">kDSPI_MasterPcs5</a> = 5U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa8309b1b52bbaa930bbcc3e2407f1a6f5">kDSPI_MasterPcsContinuous</a> = 1U &lt;&lt; 20, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa458df11cc493759474f31873cfa8d4c1">kDSPI_MasterActiveAfterTransfer</a> = 1U &lt;&lt; 21
<br />
 }<tr class="memdesc:gac74dfe19c844271a393314a4fd13792f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this enumeration for the DSPI master transfer configFlags.  <a href="group__dspi__driver.html#gac74dfe19c844271a393314a4fd13792f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gac74dfe19c844271a393314a4fd13792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5070a73633ee72428adda72058f7fb5f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga5070a73633ee72428adda72058f7fb5f">_dspi_transfer_config_flag_for_slave</a> { <a class="el" href="group__dspi__driver.html#gga5070a73633ee72428adda72058f7fb5fa6e63c217f9b392f78fb96ee039c991c8">kDSPI_SlaveCtar0</a> = 0U &lt;&lt; DSPI_SLAVE_CTAR_SHIFT
 }<tr class="memdesc:ga5070a73633ee72428adda72058f7fb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this enumeration for the DSPI slave transfer configFlags.  <a href="group__dspi__driver.html#ga5070a73633ee72428adda72058f7fb5f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga5070a73633ee72428adda72058f7fb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c65523863f89cddbf06691c678a7f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga97c65523863f89cddbf06691c678a7f9">_dspi_transfer_state</a> { <a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9ae739fb0dabff3a7cb72c39eef943a373">kDSPI_Idle</a> = 0x0U, 
<a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9a4b636d65ab83d136e81ed31e30de4429">kDSPI_Busy</a>, 
<a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9a6d94f11a50f542371683efe9ea22efb9">kDSPI_Error</a>
 }<tr class="memdesc:ga97c65523863f89cddbf06691c678a7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI transfer state, which is used for DSPI transactional API state machine.  <a href="group__dspi__driver.html#ga97c65523863f89cddbf06691c678a7f9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga97c65523863f89cddbf06691c678a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Initialization and deinitialization</div></td></tr>
<tr class="memitem:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7">DSPI_MasterInit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, const <a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *masterConfig, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz)</td></tr>
<tr class="memdesc:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI master.  <a href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7">More...</a><br /></td></tr>
<tr class="separator:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0061c90bc787dc1faffde79cb256e8a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0061c90bc787dc1faffde79cb256e8a4">DSPI_MasterGetDefaultConfig</a> (<a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *masterConfig)</td></tr>
<tr class="memdesc:ga0061c90bc787dc1faffde79cb256e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_master_config_t structure to default values.  <a href="group__dspi__driver.html#ga0061c90bc787dc1faffde79cb256e8a4">More...</a><br /></td></tr>
<tr class="separator:ga0061c90bc787dc1faffde79cb256e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6cecb6b73f02eaa448634a8d705851"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851">DSPI_SlaveInit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, const <a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *slaveConfig)</td></tr>
<tr class="memdesc:gacf6cecb6b73f02eaa448634a8d705851"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration.  <a href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851">More...</a><br /></td></tr>
<tr class="separator:gacf6cecb6b73f02eaa448634a8d705851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad85a8d4e7bd2747103691a63ef9a67e1">DSPI_SlaveGetDefaultConfig</a> (<a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *slaveConfig)</td></tr>
<tr class="memdesc:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_slave_config_t structure to a default value.  <a href="group__dspi__driver.html#gad85a8d4e7bd2747103691a63ef9a67e1">More...</a><br /></td></tr>
<tr class="separator:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaa669bb8f6438b1d4f7ec38ba180653fa">DSPI_Deinit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base)</td></tr>
<tr class="memdesc:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the DSPI peripheral. Call this API to disable the DSPI clock.  <a href="group__dspi__driver.html#gaa669bb8f6438b1d4f7ec38ba180653fa">More...</a><br /></td></tr>
<tr class="separator:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupts</div></td></tr>
<tr class="memitem:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga9b9e4c8ae54ea108952c80940e11b3a8">DSPI_EnableInterrupts</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mask)</td></tr>
<tr class="memdesc:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DSPI interrupts.  <a href="group__dspi__driver.html#ga9b9e4c8ae54ea108952c80940e11b3a8">More...</a><br /></td></tr>
<tr class="separator:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Control</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bus Operations</div></td></tr>
<tr class="memitem:gac76cf793dd837dd0b502770913058592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac76cf793dd837dd0b502770913058592">DSPI_MasterSetBaudRate</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> baudRate_Bps, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz)</td></tr>
<tr class="memdesc:gac76cf793dd837dd0b502770913058592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DSPI baud rate in bits per second.  <a href="group__dspi__driver.html#gac76cf793dd837dd0b502770913058592">More...</a><br /></td></tr>
<tr class="separator:gac76cf793dd837dd0b502770913058592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga56d5b87114e56507c0ec2d631ffefaa2">DSPI_MasterSetDelayScaler</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> prescaler, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> scaler, <a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay)</td></tr>
<tr class="memdesc:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures the delay prescaler and scaler for a particular CTAR.  <a href="group__dspi__driver.html#ga56d5b87114e56507c0ec2d631ffefaa2">More...</a><br /></td></tr>
<tr class="separator:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f64fd410404ebab553ee878b464c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac60f64fd410404ebab553ee878b464c2">DSPI_MasterSetDelayTimes</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> delayTimeInNanoSec)</td></tr>
<tr class="memdesc:gac60f64fd410404ebab553ee878b464c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.  <a href="group__dspi__driver.html#gac60f64fd410404ebab553ee878b464c2">More...</a><br /></td></tr>
<tr class="separator:gac60f64fd410404ebab553ee878b464c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f3df616e7284696af57cce8f49899e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad9f3df616e7284696af57cce8f49899e">DSPI_GetDefaultDataCommandConfig</a> (<a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *command)</td></tr>
<tr class="memdesc:gad9f3df616e7284696af57cce8f49899e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_command_data_config_t structure to default values.  <a href="group__dspi__driver.html#gad9f3df616e7284696af57cce8f49899e">More...</a><br /></td></tr>
<tr class="separator:gad9f3df616e7284696af57cce8f49899e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">DSPI_MasterWriteDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *command, <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> data)</td></tr>
<tr class="memdesc:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer master mode and waits till complete to return.  <a href="group__dspi__driver.html#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">More...</a><br /></td></tr>
<tr class="separator:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0718581088422b572cb4494f26aad1f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0718581088422b572cb4494f26aad1f9">DSPI_MasterWriteCommandDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:ga0718581088422b572cb4494f26aad1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer master mode and waits till complete to return.  <a href="group__dspi__driver.html#ga0718581088422b572cb4494f26aad1f9">More...</a><br /></td></tr>
<tr class="separator:ga0718581088422b572cb4494f26aad1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad7a98ccdb5dcd3ea9c282893b79cee79">DSPI_SlaveWriteDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer in slave mode, waits till data was transmitted, and returns.  <a href="group__dspi__driver.html#gad7a98ccdb5dcd3ea9c282893b79cee79">More...</a><br /></td></tr>
<tr class="separator:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transactional</div></td></tr>
<tr class="memitem:ga63e04b92d99d795cf84df62379765a91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga63e04b92d99d795cf84df62379765a91">DSPI_MasterTransferCreateHandle</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">dspi_master_transfer_callback_t</a> callback, void *userData)</td></tr>
<tr class="memdesc:ga63e04b92d99d795cf84df62379765a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI master handle.  <a href="group__dspi__driver.html#ga63e04b92d99d795cf84df62379765a91">More...</a><br /></td></tr>
<tr class="separator:ga63e04b92d99d795cf84df62379765a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d0aa3acb2acc3cc5413314d758628b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gab2d0aa3acb2acc3cc5413314d758628b">DSPI_MasterTransferBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:gab2d0aa3acb2acc3cc5413314d758628b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer data using polling.  <a href="group__dspi__driver.html#gab2d0aa3acb2acc3cc5413314d758628b">More...</a><br /></td></tr>
<tr class="separator:gab2d0aa3acb2acc3cc5413314d758628b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad3dc7b85b448ce6e16e227d7bf3769d6">DSPI_MasterTransferNonBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer data using interrupts.  <a href="group__dspi__driver.html#gad3dc7b85b448ce6e16e227d7bf3769d6">More...</a><br /></td></tr>
<tr class="separator:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf98a7213c03f10d5820d363e827a73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gadaf98a7213c03f10d5820d363e827a73">DSPI_MasterTransferGetCount</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, size_t *count)</td></tr>
<tr class="memdesc:gadaf98a7213c03f10d5820d363e827a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the master transfer count.  <a href="group__dspi__driver.html#gadaf98a7213c03f10d5820d363e827a73">More...</a><br /></td></tr>
<tr class="separator:gadaf98a7213c03f10d5820d363e827a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80633e998c10cb83685d6c64ecd33a55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga80633e998c10cb83685d6c64ecd33a55">DSPI_MasterTransferAbort</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga80633e998c10cb83685d6c64ecd33a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master aborts a transfer using an interrupt.  <a href="group__dspi__driver.html#ga80633e998c10cb83685d6c64ecd33a55">More...</a><br /></td></tr>
<tr class="separator:ga80633e998c10cb83685d6c64ecd33a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga195eed1bfdc0d21e7adb76a5d6d247dc">DSPI_MasterTransferHandleIRQ</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Master IRQ handler function.  <a href="group__dspi__driver.html#ga195eed1bfdc0d21e7adb76a5d6d247dc">More...</a><br /></td></tr>
<tr class="separator:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gadc23691aa2c06ae9076a5f0b16f33a8c">DSPI_SlaveTransferCreateHandle</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">dspi_slave_transfer_callback_t</a> callback, void *userData)</td></tr>
<tr class="memdesc:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI slave handle.  <a href="group__dspi__driver.html#gadc23691aa2c06ae9076a5f0b16f33a8c">More...</a><br /></td></tr>
<tr class="separator:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f85324750f75b8e7248846c88d99e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga81f85324750f75b8e7248846c88d99e7">DSPI_SlaveTransferNonBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:ga81f85324750f75b8e7248846c88d99e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave transfers data using an interrupt.  <a href="group__dspi__driver.html#ga81f85324750f75b8e7248846c88d99e7">More...</a><br /></td></tr>
<tr class="separator:ga81f85324750f75b8e7248846c88d99e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4134bb536420951e8ecbe8edb987d199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga4134bb536420951e8ecbe8edb987d199">DSPI_SlaveTransferGetCount</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, size_t *count)</td></tr>
<tr class="memdesc:ga4134bb536420951e8ecbe8edb987d199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the slave transfer count.  <a href="group__dspi__driver.html#ga4134bb536420951e8ecbe8edb987d199">More...</a><br /></td></tr>
<tr class="separator:ga4134bb536420951e8ecbe8edb987d199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga7e1be1f74fd8d372ce1af52c960d1361">DSPI_SlaveTransferAbort</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave aborts a transfer using an interrupt.  <a href="group__dspi__driver.html#ga7e1be1f74fd8d372ce1af52c960d1361">More...</a><br /></td></tr>
<tr class="separator:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8288c503cc6c7af542cdc86947ecd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gade8288c503cc6c7af542cdc86947ecd3">DSPI_SlaveTransferHandleIRQ</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle)</td></tr>
<tr class="memdesc:gade8288c503cc6c7af542cdc86947ecd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Master IRQ handler function.  <a href="group__dspi__driver.html#gade8288c503cc6c7af542cdc86947ecd3">More...</a><br /></td></tr>
<tr class="separator:gade8288c503cc6c7af542cdc86947ecd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:03 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
