Source Block: oh/gpio/hdl/gpio.v@87:97@HdlStmAssign
		    .dstaddr_in		(dstaddr_in[AW-1:0]),
		    .srcaddr_in		(srcaddr_in[AW-1:0]),
		    .data_in		(data_in[AW-1:0]));

   assign reg_write      = reg_access & write_in;
   assign reg_read       = reg_access & ~write_in;

   assign odata_write     = reg_write & (dstaddr_in[7:2]==`GPIO_ODATA);
   assign odataand_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAAND);
   assign odataorr_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAORR);
   assign odataxor_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAXOR);

Diff Content:
- 92    assign reg_read       = reg_access & ~write_in;

Clone Blocks:
Clone Blocks 1:
oh/gpio/hdl/gpio.v@86:96
		    .ctrlmode_in	(ctrlmode_in[4:0]),
		    .dstaddr_in		(dstaddr_in[AW-1:0]),
		    .srcaddr_in		(srcaddr_in[AW-1:0]),
		    .data_in		(data_in[AW-1:0]));

   assign reg_write      = reg_access & write_in;
   assign reg_read       = reg_access & ~write_in;

   assign odata_write     = reg_write & (dstaddr_in[7:2]==`GPIO_ODATA);
   assign odataand_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAAND);
   assign odataorr_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAORR);

