# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_Prototyping_Exercises.srcs/sources_1/new/floating_greater.v" \
"../../../../FPGA_Prototyping_Exercises.srcs/chapter_3/new/floating_greater_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
