Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 18:19:52 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   226 |
|    Minimum number of control sets                        |   226 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   226 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   209 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           35 |
| Yes          | No                    | No                     |            6600 |         1444 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en              |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              2 |
|  clk         | fsm4/fsm4_write_en              |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en              |                   |                2 |              3 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              3 |
|  clk         | fsm0/fsm0_write_en              |                   |                2 |              3 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              3 |
|  clk         | fsm4/k0_write_en                | fsm4/out_reg[1]_0 |                1 |              4 |
|  clk         | fsm5/E[0]                       |                   |                1 |              4 |
|  clk         | fsm7/E[0]                       |                   |                1 |              4 |
|  clk         | fsm1/j0_write_en                | fsm1/out_reg[1]_0 |                1 |              4 |
|  clk         | fsm8/E[0]                       |                   |                1 |              4 |
|  clk         | fsm8/i0_write_en                | fsm8/done_reg_2   |                1 |              4 |
|  clk         | fsm8/fsm8_write_en              |                   |                1 |              4 |
|  clk         | fsm8/done_reg_1                 | fsm8/out_reg[0]_8 |                1 |              4 |
|  clk         | fsm5/done_reg[0]                |                   |                2 |              4 |
|  clk         | fsm3/out_reg[2]_36              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_9               |                   |               26 |             32 |
|  clk         | fsm6/C_sh_read0_0_write_en      |                   |               11 |             32 |
|  clk         | fsm3/out_reg[2]_7               |                   |               28 |             32 |
|  clk         | fsm5/C_i_j_0_write_en           |                   |               12 |             32 |
|  clk         | fsm3/out_reg[2]_8               |                   |               30 |             32 |
|  clk         | fsm8/alpha__0_write_en          |                   |                9 |             32 |
|  clk         | fsm8/beta__0_write_en           |                   |               11 |             32 |
|  clk         | i2/out_reg[0]_10[0]             |                   |               20 |             32 |
|  clk         | i2/out_reg[0]_1[0]              |                   |               21 |             32 |
|  clk         | i2/out_reg[0]_11[0]             |                   |               17 |             32 |
|  clk         | i2/out_reg[0]_12[0]             |                   |               19 |             32 |
|  clk         | i2/out_reg[0]_13[0]             |                   |               21 |             32 |
|  clk         | i2/out_reg[0]_14[0]             |                   |               21 |             32 |
|  clk         | i2/out_reg[0]_15[0]             |                   |               20 |             32 |
|  clk         | i2/out_reg[0]_16[0]             |                   |               21 |             32 |
|  clk         | fsm3/out_reg[2]_25              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_12              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_13              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_14              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_15              |                   |               26 |             32 |
|  clk         | fsm3/out_reg[2]_16              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_17              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_18              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_19              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[2]_20              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_21              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[2]_22              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_23              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_24              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_6               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_26              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_27              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_28              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_29              |                   |               26 |             32 |
|  clk         | fsm3/out_reg[2]_30              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_31              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_32              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_33              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_34              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_35              |                   |               29 |             32 |
|  clk         | i2/out_reg[0]_19[0]             |                   |               25 |             32 |
|  clk         | fsm3/out_reg[2]_5               |                   |               30 |             32 |
|  clk         | i2/out_reg[2]_10[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[1]_20[0]             |                   |               25 |             32 |
|  clk         | i2/out_reg[1]_21[0]             |                   |               24 |             32 |
|  clk         | i2/out_reg[1]_22[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[1]_23[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[1]_24[0]             |                   |               27 |             32 |
|  clk         | i2/out_reg[1]_3[0]              |                   |               19 |             32 |
|  clk         | i2/out_reg[1]_4[0]              |                   |               22 |             32 |
|  clk         | i2/out_reg[1]_5[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[1]_6[0]              |                   |               24 |             32 |
|  clk         | i2/out_reg[1]_7[0]              |                   |               18 |             32 |
|  clk         | i2/out_reg[1]_8[0]              |                   |               21 |             32 |
|  clk         | i2/out_reg[1]_9[0]              |                   |               19 |             32 |
|  clk         | i2/out_reg[2]_0[0]              |                   |               23 |             32 |
|  clk         | i2/out_reg[1]_2[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[2]_11[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[2]_12[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[2]_13[0]             |                   |               25 |             32 |
|  clk         | i2/out_reg[2]_14[0]             |                   |               24 |             32 |
|  clk         | i2/out_reg[2]_15[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[2]_16[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[2]_2[0]              |                   |               23 |             32 |
|  clk         | i2/out_reg[2]_3[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[2]_4[0]              |                   |               22 |             32 |
|  clk         | i2/out_reg[2]_5[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[2]_6[0]              |                   |               26 |             32 |
|  clk         | i2/out_reg[2]_7[0]              |                   |               18 |             32 |
|  clk         | i2/out_reg[2]_8[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[0]_8[0]              |                   |               16 |             32 |
|  clk         | i2/out_reg[0]_18[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[2]_9[0]              |                   |               21 |             32 |
|  clk         | i2/out_reg[0]_2[0]              |                   |               19 |             32 |
|  clk         | i2/out_reg[0]_20[0]             |                   |               21 |             32 |
|  clk         | i2/out_reg[0]_21[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[0]_22[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[0]_23[0]             |                   |               24 |             32 |
|  clk         | i2/out_reg[0]_24[0]             |                   |               27 |             32 |
|  clk         | i2/out_reg[0]_3[0]              |                   |               23 |             32 |
|  clk         | i2/out_reg[0]_4[0]              |                   |               22 |             32 |
|  clk         | i2/out_reg[0]_5[0]              |                   |               23 |             32 |
|  clk         | i2/out_reg[0]_6[0]              |                   |               22 |             32 |
|  clk         | i2/out_reg[0]_7[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[0]_17[0]             |                   |               17 |             32 |
|  clk         | i2/out_reg[0]_9[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[1]_1[0]              |                   |               20 |             32 |
|  clk         | i2/out_reg[1]_10[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[1]_11[0]             |                   |               21 |             32 |
|  clk         | i2/out_reg[1]_12[0]             |                   |               19 |             32 |
|  clk         | i2/out_reg[1]_13[0]             |                   |               20 |             32 |
|  clk         | i2/out_reg[1]_14[0]             |                   |               22 |             32 |
|  clk         | i2/out_reg[1]_15[0]             |                   |               20 |             32 |
|  clk         | i2/out_reg[1]_16[0]             |                   |               23 |             32 |
|  clk         | i2/out_reg[1]_17[0]             |                   |               19 |             32 |
|  clk         | i2/out_reg[1]_18[0]             |                   |               19 |             32 |
|  clk         | i2/out_reg[1]_19[0]             |                   |               26 |             32 |
|  clk         | fsm3/done_reg_35                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_22                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_23                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_24                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_25                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_26                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_27                |                   |               32 |             32 |
|  clk         | fsm3/done_reg_28                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_29                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_30                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_31                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_32                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_33                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_34                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_21                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_36                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_37                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_38                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_39                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_40                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_41                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_42                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_43                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_44                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_45                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_46                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_47                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_105               |                   |               25 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                   |                8 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |                8 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |               10 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en     |                   |               21 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en     |                   |               17 |             32 |
|  clk         | fsm0/C_int_read0_0_write_en     |                   |               12 |             32 |
|  clk         | fsm3/A_read0_0_write_en         |                   |               16 |             32 |
|  clk         | fsm3/B_read0_0_write_en         |                   |               11 |             32 |
|  clk         | fsm3/done_reg_100               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_101               |                   |               26 |             32 |
|  clk         | fsm3/done_reg_102               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_103               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_104               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_10              |                   |               29 |             32 |
|  clk         | fsm3/done_reg_106               |                   |               27 |             32 |
|  clk         | fsm3/done_reg_107               |                   |               27 |             32 |
|  clk         | fsm3/done_reg_108               |                   |               27 |             32 |
|  clk         | fsm3/done_reg_109               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_110               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_111               |                   |               27 |             32 |
|  clk         | fsm3/done_reg_112               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_113               |                   |               28 |             32 |
|  clk         | fsm3/done_reg_114               |                   |               26 |             32 |
|  clk         | fsm3/done_reg_115               |                   |               26 |             32 |
|  clk         | fsm3/done_reg_116               |                   |               26 |             32 |
|  clk         | fsm3/done_reg_117               |                   |                9 |             32 |
|  clk         | fsm3/done_reg_88                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_75                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_76                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_77                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_78                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_79                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_80                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_81                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_82                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_83                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_84                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_85                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_86                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_87                |                   |               25 |             32 |
|  clk         | fsm3/done_reg_49                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_89                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_90                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_91                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_92                |                   |               27 |             32 |
|  clk         | fsm3/done_reg_93                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_94                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_95                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_96                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_97                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_98                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_99                |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_11              |                   |               26 |             32 |
|  clk         | fsm3/done_reg_73                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_48                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_50                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_51                |                   |               32 |             32 |
|  clk         | fsm3/done_reg_52                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_53                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_54                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_55                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_56                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_57                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_58                |                   |               27 |             32 |
|  clk         | fsm3/done_reg_59                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_60                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_62                |                   |               27 |             32 |
|  clk         | fsm3/done_reg_74                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_72                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_71                |                   |               30 |             32 |
|  clk         | fsm3/done_reg_70                |                   |               31 |             32 |
|  clk         | fsm3/done_reg_69                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_68                |                   |               27 |             32 |
|  clk         | fsm3/done_reg_67                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_66                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_65                |                   |               28 |             32 |
|  clk         | fsm3/done_reg_64                |                   |               26 |             32 |
|  clk         | fsm3/done_reg_63                |                   |               29 |             32 |
|  clk         | fsm3/done_reg_61                |                   |               29 |             32 |
|  clk         |                                 | mult_pipe2/p_0_in |               12 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |               12 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in |               11 |             51 |
|  clk         |                                 |                   |               30 |             51 |
+--------------+---------------------------------+-------------------+------------------+----------------+


