<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/x86/process.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/x86/process.cc</h1><a href="arch_2x86_2process_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2014 Advanced Micro Devices, Inc.</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2003-2006 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00042"></a>00042 <span class="comment"> *          Ali Saidi</span>
<a name="l00043"></a>00043 <span class="comment"> */</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="segment_8hh.html">arch/x86/regs/segment.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2process_8hh.html">arch/x86/process.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2system_8hh.html">arch/x86/system.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2types_8hh.html">arch/x86/types.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="elf__object_8hh.html">base/loader/elf_object.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="object__file_8hh.html">base/loader/object_file.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;debug/Stack.hh&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="multi__level__page__table_8hh.html" title="Declaration of a multi-level page table.">mem/multi_level_page_table.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html" title="Declarations of a non-full system Page Table.">mem/page_table.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="process__impl_8hh.html">sim/process_impl.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="syscall__emul_8hh.html" title="This file defines objects used to emulate syscalls from the target application on...">sim/syscall_emul.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="keyword">using namespace </span>std;
<a name="l00064"></a>00064 <span class="keyword">using namespace </span>X86ISA;
<a name="l00065"></a>00065 
<a name="l00066"></a><a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">00066</a> <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[] = {
<a name="l00067"></a>00067     INTREG_RDI,
<a name="l00068"></a>00068     INTREG_RSI,
<a name="l00069"></a>00069     INTREG_RDX,
<a name="l00070"></a>00070     <span class="comment">//This argument register is r10 for syscalls and rcx for C.</span>
<a name="l00071"></a>00071     INTREG_R10W,
<a name="l00072"></a>00072     <span class="comment">//INTREG_RCX,</span>
<a name="l00073"></a>00073     INTREG_R8W,
<a name="l00074"></a>00074     INTREG_R9W
<a name="l00075"></a>00075 };
<a name="l00076"></a><a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">00076</a> <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">NumArgumentRegs</a> = <span class="keyword">sizeof</span>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>) / <span class="keyword">sizeof</span>(<span class="keyword">const</span> <span class="keywordtype">int</span>);
<a name="l00077"></a><a class="code" href="arch_2x86_2process_8cc.html#a21234b2bd5c54c61398b3eae42a7b474">00077</a> <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#a21234b2bd5c54c61398b3eae42a7b474">ArgumentReg32</a>[] = {
<a name="l00078"></a>00078     INTREG_EBX,
<a name="l00079"></a>00079     INTREG_ECX,
<a name="l00080"></a>00080     INTREG_EDX,
<a name="l00081"></a>00081     INTREG_ESI,
<a name="l00082"></a>00082     INTREG_EDI,
<a name="l00083"></a>00083 };
<a name="l00084"></a><a class="code" href="arch_2x86_2process_8cc.html#a605e4a54d04aa4907d4f3c339a4c4476">00084</a> <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#a605e4a54d04aa4907d4f3c339a4c4476">NumArgumentRegs32</a> = <span class="keyword">sizeof</span>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>) / <span class="keyword">sizeof</span>(<span class="keyword">const</span> <span class="keywordtype">int</span>);
<a name="l00085"></a>00085 
<a name="l00086"></a><a class="code" href="classX86ISA_1_1X86LiveProcess.html#a5f44d9445aa608e86f3ac6bb1dfaab0c">00086</a> X86LiveProcess::X86LiveProcess(LiveProcessParams * params, <a class="code" href="classObjectFile.html">ObjectFile</a> *objFile,
<a name="l00087"></a>00087         <a class="code" href="classSyscallDesc.html" title="System call descriptor.">SyscallDesc</a> *_syscallDescs, <span class="keywordtype">int</span> _numSyscallDescs) :
<a name="l00088"></a>00088     <a class="code" href="classLiveProcess.html">LiveProcess</a>(params, objFile), syscallDescs(_syscallDescs),
<a name="l00089"></a>00089     numSyscallDescs(_numSyscallDescs)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <a class="code" href="classProcess.html#a8624483fa287432b2dd052fd20db53e7">brk_point</a> = objFile-&gt;<a class="code" href="classObjectFile.html#aa489dcf0586735b9360e2672a97b85ca">dataBase</a>() + objFile-&gt;<a class="code" href="classObjectFile.html#a882738765df08cbd69400f92d2ec1352">dataSize</a>() + objFile-&gt;<a class="code" href="classObjectFile.html#ada61cc147113463f4c917608ea5ffe88">bssSize</a>();
<a name="l00092"></a>00092     <a class="code" href="classProcess.html#a8624483fa287432b2dd052fd20db53e7">brk_point</a> = <a class="code" href="intmath_8hh.html#a2e8a8cddff0914d6fec3091060497d57">roundUp</a>(<a class="code" href="classProcess.html#a8624483fa287432b2dd052fd20db53e7">brk_point</a>, <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 
<a name="l00095"></a><a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a1e1d98542de64e404464778636555327">00095</a> <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a1e1d98542de64e404464778636555327">X86_64LiveProcess::X86_64LiveProcess</a>(LiveProcessParams *params,
<a name="l00096"></a>00096         <a class="code" href="classObjectFile.html">ObjectFile</a> *objFile, <a class="code" href="classSyscallDesc.html" title="System call descriptor.">SyscallDesc</a> *_syscallDescs,
<a name="l00097"></a>00097         <span class="keywordtype">int</span> _numSyscallDescs) :
<a name="l00098"></a>00098     <a class="code" href="classX86ISA_1_1X86LiveProcess.html">X86LiveProcess</a>(params, objFile, _syscallDescs, _numSyscallDescs)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">base</a> = 0xffffffffff600000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>;
<a name="l00102"></a>00102     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#adbdfcbd814feae8fef82b7e03dab9c88">size</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;
<a name="l00103"></a>00103     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#afad20f439434d89981b2850d99ab220f">vtimeOffset</a> = 0x400;
<a name="l00104"></a>00104     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a1e863a398e65a39d96285178cd918d77">vgettimeofdayOffset</a> = 0x0;
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <span class="comment">// Set up stack. On X86_64 Linux, stack goes from the top of memory</span>
<a name="l00107"></a>00107     <span class="comment">// downward, less the hole for the kernel address space plus one page</span>
<a name="l00108"></a>00108     <span class="comment">// for undertermined purposes.</span>
<a name="l00109"></a>00109     <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> = (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a>)0x7FFFFFFFF000ULL;
<a name="l00110"></a>00110 
<a name="l00111"></a>00111     <span class="comment">// Set pointer for next thread stack.  Reserve 8M for main stack.</span>
<a name="l00112"></a>00112     <a class="code" href="classProcess.html#ac4a596533bb0a396529a8b380d613025">next_thread_stack_base</a> = <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - (8 * 1024 * 1024);
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     <span class="comment">// Set up region for mmaps. This was determined empirically and may not</span>
<a name="l00115"></a>00115     <span class="comment">// always be correct.</span>
<a name="l00116"></a>00116     <a class="code" href="classProcess.html#ade07363dd24e655556c009443ac42bfe">mmap_start</a> = <a class="code" href="classProcess.html#af713882a8649debe8be2a1bb27076a0f">mmap_end</a> = (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a>)0x2aaaaaaab000ULL;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="keywordtype">void</span>
<a name="l00120"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#afa0461741f3b335dc87663b29da0a539">00120</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#afa0461741f3b335dc87663b29da0a539">I386LiveProcess::syscall</a>(int64_t callnum, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)
<a name="l00121"></a>00121 {
<a name="l00122"></a>00122     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00123"></a>00123     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> eip = pc.pc();
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (eip &gt;= <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> &amp;&amp;
<a name="l00125"></a>00125             eip &lt; <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> + <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#ab42f4c420426fd560186925009874226">size</a>) {
<a name="l00126"></a>00126         pc.npc(<a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> + <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#abb810d7113da60c43a3ae763e89b9622">vsysexitOffset</a>);
<a name="l00127"></a>00127         tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00128"></a>00128     }
<a name="l00129"></a>00129     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#afa0461741f3b335dc87663b29da0a539">X86LiveProcess::syscall</a>(callnum, tc);
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 
<a name="l00133"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#aa9d40b289bf860aaa387f4541fef02dc">00133</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#aa9d40b289bf860aaa387f4541fef02dc">I386LiveProcess::I386LiveProcess</a>(LiveProcessParams *params,
<a name="l00134"></a>00134         <a class="code" href="classObjectFile.html">ObjectFile</a> *objFile, <a class="code" href="classSyscallDesc.html" title="System call descriptor.">SyscallDesc</a> *_syscallDescs,
<a name="l00135"></a>00135         <span class="keywordtype">int</span> _numSyscallDescs) :
<a name="l00136"></a>00136     <a class="code" href="classX86ISA_1_1X86LiveProcess.html">X86LiveProcess</a>(params, objFile, _syscallDescs, _numSyscallDescs)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffd000);
<a name="l00139"></a>00139     <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a7bd86e7b435bb970790d6d021b268f64">_gdtSize</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> = 0xffffe000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>;
<a name="l00142"></a>00142     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#ab42f4c420426fd560186925009874226">size</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;
<a name="l00143"></a>00143     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a9778f4ef50ec5bb62c6d3346ccf7beaa">vsyscallOffset</a> = 0x400;
<a name="l00144"></a>00144     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#abb810d7113da60c43a3ae763e89b9622">vsysexitOffset</a> = 0x410;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> = <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a>;
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="comment">// Set pointer for next thread stack.  Reserve 8M for main stack.</span>
<a name="l00149"></a>00149     <a class="code" href="classProcess.html#ac4a596533bb0a396529a8b380d613025">next_thread_stack_base</a> = <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - (8 * 1024 * 1024);
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <span class="comment">// Set up region for mmaps. This was determined empirically and may not</span>
<a name="l00152"></a>00152     <span class="comment">// always be correct.</span>
<a name="l00153"></a>00153     <a class="code" href="classProcess.html#ade07363dd24e655556c009443ac42bfe">mmap_start</a> = <a class="code" href="classProcess.html#af713882a8649debe8be2a1bb27076a0f">mmap_end</a> = (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a>)0xf7ffe000ULL;
<a name="l00154"></a>00154 }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 <a class="code" href="classSyscallDesc.html" title="System call descriptor.">SyscallDesc</a>*
<a name="l00157"></a><a class="code" href="classX86ISA_1_1X86LiveProcess.html#a80d9a306d55b2de043bd0b3be0569105">00157</a> <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a80d9a306d55b2de043bd0b3be0569105">X86LiveProcess::getDesc</a>(<span class="keywordtype">int</span> callnum)
<a name="l00158"></a>00158 {
<a name="l00159"></a>00159     <span class="keywordflow">if</span> (callnum &lt; 0 || callnum &gt;= <a class="code" href="classX86ISA_1_1X86LiveProcess.html#ace381480d7dd5c8f7f2eceb5a9071411">numSyscallDescs</a>)
<a name="l00160"></a>00160         <span class="keywordflow">return</span> NULL;
<a name="l00161"></a>00161     <span class="keywordflow">return</span> &amp;<a class="code" href="classX86ISA_1_1X86LiveProcess.html#a0dd29f6e3d6e5a982a4675cfb62d26ae">syscallDescs</a>[callnum];
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="keywordtype">void</span>
<a name="l00165"></a><a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a047c03c3cdc105b193c57613164fae30">00165</a> <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a047c03c3cdc105b193c57613164fae30" title="initState() is called on each SimObject when *not* restoring from a checkpoint.">X86_64LiveProcess::initState</a>()
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a047c03c3cdc105b193c57613164fae30" title="initState() is called on each SimObject when *not* restoring from a checkpoint.">X86LiveProcess::initState</a>();
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a8cc51b221a7b186b6379e8c4ac0f3ca2">argsInit</a>(<span class="keyword">sizeof</span>(uint64_t), <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);
<a name="l00170"></a>00170 
<a name="l00171"></a>00171        <span class="comment">// Set up the vsyscall page for this process.</span>
<a name="l00172"></a>00172     <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">base</a>, <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#adbdfcbd814feae8fef82b7e03dab9c88">size</a>);
<a name="l00173"></a>00173     uint8_t vtimeBlob[] = {
<a name="l00174"></a>00174         0x48,0xc7,0xc0,0xc9,0x00,0x00,0x00,    <span class="comment">// mov    $0xc9,%rax</span>
<a name="l00175"></a>00175         0x0f,0x05,                             <span class="comment">// syscall</span>
<a name="l00176"></a>00176         0xc3                                   <span class="comment">// retq</span>
<a name="l00177"></a>00177     };
<a name="l00178"></a>00178     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">base</a> + <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#afad20f439434d89981b2850d99ab220f">vtimeOffset</a>,
<a name="l00179"></a>00179             vtimeBlob, <span class="keyword">sizeof</span>(vtimeBlob));
<a name="l00180"></a>00180 
<a name="l00181"></a>00181     uint8_t vgettimeofdayBlob[] = {
<a name="l00182"></a>00182         0x48,0xc7,0xc0,0x60,0x00,0x00,0x00,    <span class="comment">// mov    $0x60,%rax</span>
<a name="l00183"></a>00183         0x0f,0x05,                             <span class="comment">// syscall</span>
<a name="l00184"></a>00184         0xc3                                   <span class="comment">// retq</span>
<a name="l00185"></a>00185     };
<a name="l00186"></a>00186     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">base</a> + <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a1e863a398e65a39d96285178cd918d77">vgettimeofdayOffset</a>,
<a name="l00187"></a>00187             vgettimeofdayBlob, <span class="keyword">sizeof</span>(vgettimeofdayBlob));
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <span class="keywordflow">if</span> (<a class="code" href="classProcess.html#ad20d158e007f8bf936c0790820c1f738">kvmInSE</a>) {
<a name="l00190"></a>00190         <a class="code" href="classPortProxy.html" title="This object is a proxy for a structural port, to be used for debug accesses.">PortProxy</a> physProxy = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182" title="Pointer to object representing the system this process is running on.">system</a>-&gt;<a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea" title="Port to physical memory used for writing object files into ram at boot.">physProxy</a>;
<a name="l00191"></a>00191 
<a name="l00192"></a>00192         <span class="comment">/*</span>
<a name="l00193"></a>00193 <span class="comment">         * Set up the gdt.</span>
<a name="l00194"></a>00194 <span class="comment">         */</span>
<a name="l00195"></a>00195         uint8_t numGDTEntries = 0;
<a name="l00196"></a>00196         uint64_t nullDescriptor = 0;
<a name="l00197"></a>00197         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00198"></a>00198                             (uint8_t *)(&amp;nullDescriptor), 8);
<a name="l00199"></a>00199         numGDTEntries++;
<a name="l00200"></a>00200 
<a name="l00201"></a>00201         SegDescriptor initDesc = 0;
<a name="l00202"></a>00202         initDesc.type.codeOrData = 0; <span class="comment">// code or data type</span>
<a name="l00203"></a>00203         initDesc.type.c = 0;          <span class="comment">// conforming</span>
<a name="l00204"></a>00204         initDesc.type.r = 1;          <span class="comment">// readable</span>
<a name="l00205"></a>00205         initDesc.dpl = 0;             <span class="comment">// privilege</span>
<a name="l00206"></a>00206         initDesc.p = 1;               <span class="comment">// present</span>
<a name="l00207"></a>00207         initDesc.l = 1;               <span class="comment">// longmode - 64 bit</span>
<a name="l00208"></a>00208         initDesc.d = 0;               <span class="comment">// operand size</span>
<a name="l00209"></a>00209         initDesc.g = 1;               <span class="comment">// granularity</span>
<a name="l00210"></a>00210         initDesc.s = 1;               <span class="comment">// system segment</span>
<a name="l00211"></a>00211         initDesc.limitHigh = 0xFFFF;
<a name="l00212"></a>00212         initDesc.limitLow = 0xF;
<a name="l00213"></a>00213         initDesc.baseHigh = 0x0;
<a name="l00214"></a>00214         initDesc.baseLow = 0x0;
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         <span class="comment">//64 bit code segment</span>
<a name="l00217"></a>00217         SegDescriptor csLowPLDesc = initDesc;
<a name="l00218"></a>00218         csLowPLDesc.type.codeOrData = 1;
<a name="l00219"></a>00219         csLowPLDesc.dpl = 0;
<a name="l00220"></a>00220         uint64_t csLowPLDescVal = csLowPLDesc;
<a name="l00221"></a>00221         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00222"></a>00222                             (uint8_t *)(&amp;csLowPLDescVal), 8);
<a name="l00223"></a>00223 
<a name="l00224"></a>00224         numGDTEntries++;
<a name="l00225"></a>00225 
<a name="l00226"></a>00226         SegSelector csLowPL = 0;
<a name="l00227"></a>00227         csLowPL.si = numGDTEntries - 1;
<a name="l00228"></a>00228         csLowPL.rpl = 0;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230         <span class="comment">//64 bit data segment</span>
<a name="l00231"></a>00231         SegDescriptor dsLowPLDesc = initDesc;
<a name="l00232"></a>00232         dsLowPLDesc.type.codeOrData = 0;
<a name="l00233"></a>00233         dsLowPLDesc.dpl = 0;
<a name="l00234"></a>00234         uint64_t dsLowPLDescVal = dsLowPLDesc;
<a name="l00235"></a>00235         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00236"></a>00236                             (uint8_t *)(&amp;dsLowPLDescVal), 8);
<a name="l00237"></a>00237 
<a name="l00238"></a>00238         numGDTEntries++;
<a name="l00239"></a>00239 
<a name="l00240"></a>00240         SegSelector dsLowPL = 0;
<a name="l00241"></a>00241         dsLowPL.si = numGDTEntries - 1;
<a name="l00242"></a>00242         dsLowPL.rpl = 0;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244         <span class="comment">//64 bit data segment</span>
<a name="l00245"></a>00245         SegDescriptor dsDesc = initDesc;
<a name="l00246"></a>00246         dsDesc.type.codeOrData = 0;
<a name="l00247"></a>00247         dsDesc.dpl = 3;
<a name="l00248"></a>00248         uint64_t dsDescVal = dsDesc;
<a name="l00249"></a>00249         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00250"></a>00250                             (uint8_t *)(&amp;dsDescVal), 8);
<a name="l00251"></a>00251 
<a name="l00252"></a>00252         numGDTEntries++;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254         SegSelector <a class="code" href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">ds</a> = 0;
<a name="l00255"></a>00255         ds.si = numGDTEntries - 1;
<a name="l00256"></a>00256         ds.rpl = 3;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258         <span class="comment">//64 bit code segment</span>
<a name="l00259"></a>00259         SegDescriptor csDesc = initDesc;
<a name="l00260"></a>00260         csDesc.type.codeOrData = 1;
<a name="l00261"></a>00261         csDesc.dpl = 3;
<a name="l00262"></a>00262         uint64_t csDescVal = csDesc;
<a name="l00263"></a>00263         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00264"></a>00264                             (uint8_t *)(&amp;csDescVal), 8);
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         numGDTEntries++;
<a name="l00267"></a>00267 
<a name="l00268"></a>00268         SegSelector cs = 0;
<a name="l00269"></a>00269         cs.si = numGDTEntries - 1;
<a name="l00270"></a>00270         cs.rpl = 3;
<a name="l00271"></a>00271 
<a name="l00272"></a>00272         SegSelector scall = 0;
<a name="l00273"></a>00273         scall.si = csLowPL.si;
<a name="l00274"></a>00274         scall.rpl = 0;
<a name="l00275"></a>00275 
<a name="l00276"></a>00276         SegSelector sret = 0;
<a name="l00277"></a>00277         sret.si = dsLowPL.si;
<a name="l00278"></a>00278         sret.rpl = 3;
<a name="l00279"></a>00279 
<a name="l00280"></a>00280         <span class="comment">/* In long mode the TSS has been extended to 16 Bytes */</span>
<a name="l00281"></a>00281         TSSlow TSSDescLow = 0;
<a name="l00282"></a>00282         TSSDescLow.type = 0xB;
<a name="l00283"></a>00283         TSSDescLow.dpl = 0; <span class="comment">// Privelege level 0</span>
<a name="l00284"></a>00284         TSSDescLow.p = 1; <span class="comment">// Present</span>
<a name="l00285"></a>00285         TSSDescLow.g = 1; <span class="comment">// Page granularity</span>
<a name="l00286"></a>00286         TSSDescLow.limitHigh = 0xF;
<a name="l00287"></a>00287         TSSDescLow.limitLow = 0xFFFF;
<a name="l00288"></a>00288         TSSDescLow.baseLow = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, 23, 0);
<a name="l00289"></a>00289         TSSDescLow.baseHigh = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, 31, 24);
<a name="l00290"></a>00290 
<a name="l00291"></a>00291         TSShigh TSSDescHigh = 0;
<a name="l00292"></a>00292         TSSDescHigh.base = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, 63, 32);
<a name="l00293"></a>00293 
<a name="l00294"></a>00294         <span class="keyword">struct </span>TSSDesc {
<a name="l00295"></a>00295             uint64_t low;
<a name="l00296"></a>00296             uint64_t high;
<a name="l00297"></a>00297         } tssDescVal = {TSSDescLow, TSSDescHigh};
<a name="l00298"></a>00298 
<a name="l00299"></a>00299         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a> + numGDTEntries * 8,
<a name="l00300"></a>00300                             (uint8_t *)(&amp;tssDescVal), <span class="keyword">sizeof</span>(tssDescVal));
<a name="l00301"></a>00301 
<a name="l00302"></a>00302         numGDTEntries++;
<a name="l00303"></a>00303 
<a name="l00304"></a>00304         SegSelector tssSel = 0;
<a name="l00305"></a>00305         tssSel.si = numGDTEntries - 1;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307         uint64_t tss_base_addr = (TSSDescHigh.base &lt;&lt; 32) |
<a name="l00308"></a>00308                                  (TSSDescLow.baseHigh &lt;&lt; 24) |
<a name="l00309"></a>00309                                   TSSDescLow.baseLow;
<a name="l00310"></a>00310         uint64_t tss_limit = TSSDescLow.limitLow | (TSSDescLow.limitHigh &lt;&lt; 16);
<a name="l00311"></a>00311 
<a name="l00312"></a>00312         SegAttr tss_attr = 0;
<a name="l00313"></a>00313 
<a name="l00314"></a>00314         tss_attr.type = TSSDescLow.type;
<a name="l00315"></a>00315         tss_attr.dpl = TSSDescLow.dpl;
<a name="l00316"></a>00316         tss_attr.present = TSSDescLow.p;
<a name="l00317"></a>00317         tss_attr.granularity = TSSDescLow.g;
<a name="l00318"></a>00318         tss_attr.unusable = 0;
<a name="l00319"></a>00319 
<a name="l00320"></a>00320         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00321"></a>00321             <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> * <a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a> = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182" title="Pointer to object representing the system this process is running on.">system</a>-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(<a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00322"></a>00322 
<a name="l00323"></a>00323             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, cs);
<a name="l00324"></a>00324             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>, ds);
<a name="l00325"></a>00325             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>, ds);
<a name="l00326"></a>00326             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>, ds);
<a name="l00327"></a>00327             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>, ds);
<a name="l00328"></a>00328             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>, ds);
<a name="l00329"></a>00329 
<a name="l00330"></a>00330             <span class="comment">// LDT</span>
<a name="l00331"></a>00331             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);
<a name="l00332"></a>00332             SegAttr tslAttr = 0;
<a name="l00333"></a>00333             tslAttr.present = 1;
<a name="l00334"></a>00334             tslAttr.type = 2;
<a name="l00335"></a>00335             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">MISCREG_TSL_ATTR</a>, tslAttr);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>);
<a name="l00338"></a>00338             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 8 * numGDTEntries - 1);
<a name="l00339"></a>00339 
<a name="l00340"></a>00340             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, tssSel);
<a name="l00341"></a>00341             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>, tss_base_addr);
<a name="l00342"></a>00342             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02">MISCREG_TR_EFF_BASE</a>, 0);
<a name="l00343"></a>00343             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">MISCREG_TR_LIMIT</a>, tss_limit);
<a name="l00344"></a>00344             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">MISCREG_TR_ATTR</a>, tss_attr);
<a name="l00345"></a>00345 
<a name="l00346"></a>00346             <span class="comment">//Start using longmode segments.</span>
<a name="l00347"></a>00347             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">SEGMENT_REG_CS</a>, csDesc, <span class="keyword">true</span>);
<a name="l00348"></a>00348             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">SEGMENT_REG_DS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00349"></a>00349             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00350"></a>00350             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">SEGMENT_REG_FS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00351"></a>00351             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">SEGMENT_REG_GS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00352"></a>00352             <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">SEGMENT_REG_SS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00353"></a>00353 
<a name="l00354"></a>00354             Efer efer = 0;
<a name="l00355"></a>00355             efer.sce = 1; <span class="comment">// Enable system call extensions.</span>
<a name="l00356"></a>00356             efer.lme = 1; <span class="comment">// Enable long mode.</span>
<a name="l00357"></a>00357             efer.lma = 1; <span class="comment">// Activate long mode.</span>
<a name="l00358"></a>00358             efer.nxe = 0; <span class="comment">// Enable nx support.</span>
<a name="l00359"></a>00359             efer.svme = 1; <span class="comment">// Enable svm support for now.</span>
<a name="l00360"></a>00360             efer.ffxsr = 0; <span class="comment">// Turn on fast fxsave and fxrstor.</span>
<a name="l00361"></a>00361             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);
<a name="l00362"></a>00362 
<a name="l00363"></a>00363             <span class="comment">//Set up the registers that describe the operating mode.</span>
<a name="l00364"></a>00364             CR0 cr0 = 0;
<a name="l00365"></a>00365             cr0.pg = 1; <span class="comment">// Turn on paging.</span>
<a name="l00366"></a>00366             cr0.cd = 0; <span class="comment">// Don&apos;t disable caching.</span>
<a name="l00367"></a>00367             cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span>
<a name="l00368"></a>00368             cr0.am = 1; <span class="comment">// No alignment checking</span>
<a name="l00369"></a>00369             cr0.wp = 1; <span class="comment">// Supervisor mode can write read only pages</span>
<a name="l00370"></a>00370             cr0.ne = 1;
<a name="l00371"></a>00371             cr0.et = 1; <span class="comment">// This should always be 1</span>
<a name="l00372"></a>00372             cr0.ts = 0; <span class="comment">// We don&apos;t do task switching, so causing fp exceptions</span>
<a name="l00373"></a>00373                         <span class="comment">// would be pointless.</span>
<a name="l00374"></a>00374             cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span>
<a name="l00375"></a>00375             cr0.mp = 1; <span class="comment">// This doesn&apos;t really matter, but the manual suggests</span>
<a name="l00376"></a>00376                         <span class="comment">// setting it to one.</span>
<a name="l00377"></a>00377             cr0.pe = 1; <span class="comment">// We&apos;re definitely in protected mode.</span>
<a name="l00378"></a>00378             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);
<a name="l00379"></a>00379 
<a name="l00380"></a>00380             CR0 cr2 = 0;
<a name="l00381"></a>00381             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, cr2);
<a name="l00382"></a>00382 
<a name="l00383"></a>00383             CR3 cr3 = <a class="code" href="namespaceX86ISA.html#aa67333410467d69ac4f5e87a2766962b">pageTablePhysAddr</a>;
<a name="l00384"></a>00384             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, cr3);
<a name="l00385"></a>00385 
<a name="l00386"></a>00386             CR4 cr4 = 0;
<a name="l00387"></a>00387             <span class="comment">//Turn on pae.</span>
<a name="l00388"></a>00388             cr4.osxsave = 1; <span class="comment">// Enable XSAVE and Proc Extended States</span>
<a name="l00389"></a>00389             cr4.osxmmexcpt = 1; <span class="comment">// Operating System Unmasked Exception</span>
<a name="l00390"></a>00390             cr4.osfxsr = 1; <span class="comment">// Operating System FXSave/FSRSTOR Support</span>
<a name="l00391"></a>00391             cr4.pce = 0; <span class="comment">// Performance-Monitoring Counter Enable</span>
<a name="l00392"></a>00392             cr4.pge = 0; <span class="comment">// Page-Global Enable</span>
<a name="l00393"></a>00393             cr4.mce = 0; <span class="comment">// Machine Check Enable</span>
<a name="l00394"></a>00394             cr4.pae = 1; <span class="comment">// Physical-Address Extension</span>
<a name="l00395"></a>00395             cr4.pse = 0; <span class="comment">// Page Size Extensions</span>
<a name="l00396"></a>00396             cr4.de = 0; <span class="comment">// Debugging Extensions</span>
<a name="l00397"></a>00397             cr4.tsd = 0; <span class="comment">// Time Stamp Disable</span>
<a name="l00398"></a>00398             cr4.pvi = 0; <span class="comment">// Protected-Mode Virtual Interrupts</span>
<a name="l00399"></a>00399             cr4.vme = 0; <span class="comment">// Virtual-8086 Mode Extensions</span>
<a name="l00400"></a>00400 
<a name="l00401"></a>00401             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, cr4);
<a name="l00402"></a>00402 
<a name="l00403"></a>00403             CR4 cr8 = 0;
<a name="l00404"></a>00404             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>, cr8);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406             <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> PageMapLevel4 = <a class="code" href="namespaceX86ISA.html#aa67333410467d69ac4f5e87a2766962b">pageTablePhysAddr</a>;
<a name="l00407"></a>00407             <span class="comment">//Point to the page tables.</span>
<a name="l00408"></a>00408             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, PageMapLevel4);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);
<a name="l00411"></a>00411 
<a name="l00412"></a>00412             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, 0xfee00900);
<a name="l00413"></a>00413 
<a name="l00414"></a>00414             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>);
<a name="l00415"></a>00415             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 0xffff);
<a name="l00416"></a>00416 
<a name="l00417"></a>00417             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>, <a class="code" href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">IDTVirtAddr</a>);
<a name="l00418"></a>00418             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">MISCREG_IDTR_LIMIT</a>, 0xffff);
<a name="l00419"></a>00419 
<a name="l00420"></a>00420             <span class="comment">/* enabling syscall and sysret */</span>
<a name="l00421"></a>00421             <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> star = ((<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>)sret &lt;&lt; 48) | ((<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>)scall &lt;&lt; 32);
<a name="l00422"></a>00422             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>, star);
<a name="l00423"></a>00423             <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> lstar = (<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>)<a class="code" href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">syscallCodeVirtAddr</a>;
<a name="l00424"></a>00424             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>, lstar);
<a name="l00425"></a>00425             <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> sfmask = (1 &lt;&lt; 8) | (1 &lt;&lt; 10); <span class="comment">// TF | DF</span>
<a name="l00426"></a>00426             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>, sfmask);
<a name="l00427"></a>00427         }
<a name="l00428"></a>00428 
<a name="l00429"></a>00429         <span class="comment">/* Set up the content of the TSS and write it to physical memory. */</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431         <span class="keyword">struct </span>{
<a name="l00432"></a>00432             uint32_t reserved0;        <span class="comment">// +00h</span>
<a name="l00433"></a>00433             uint32_t RSP0_low;         <span class="comment">// +04h</span>
<a name="l00434"></a>00434             uint32_t RSP0_high;        <span class="comment">// +08h</span>
<a name="l00435"></a>00435             uint32_t RSP1_low;         <span class="comment">// +0Ch</span>
<a name="l00436"></a>00436             uint32_t RSP1_high;        <span class="comment">// +10h</span>
<a name="l00437"></a>00437             uint32_t RSP2_low;         <span class="comment">// +14h</span>
<a name="l00438"></a>00438             uint32_t RSP2_high;        <span class="comment">// +18h</span>
<a name="l00439"></a>00439             uint32_t reserved1;        <span class="comment">// +1Ch</span>
<a name="l00440"></a>00440             uint32_t reserved2;        <span class="comment">// +20h</span>
<a name="l00441"></a>00441             uint32_t IST1_low;         <span class="comment">// +24h</span>
<a name="l00442"></a>00442             uint32_t IST1_high;        <span class="comment">// +28h</span>
<a name="l00443"></a>00443             uint32_t IST2_low;         <span class="comment">// +2Ch</span>
<a name="l00444"></a>00444             uint32_t IST2_high;        <span class="comment">// +30h</span>
<a name="l00445"></a>00445             uint32_t IST3_low;         <span class="comment">// +34h</span>
<a name="l00446"></a>00446             uint32_t IST3_high;        <span class="comment">// +38h</span>
<a name="l00447"></a>00447             uint32_t IST4_low;         <span class="comment">// +3Ch</span>
<a name="l00448"></a>00448             uint32_t IST4_high;        <span class="comment">// +40h</span>
<a name="l00449"></a>00449             uint32_t IST5_low;         <span class="comment">// +44h</span>
<a name="l00450"></a>00450             uint32_t IST5_high;        <span class="comment">// +48h</span>
<a name="l00451"></a>00451             uint32_t IST6_low;         <span class="comment">// +4Ch</span>
<a name="l00452"></a>00452             uint32_t IST6_high;        <span class="comment">// +50h</span>
<a name="l00453"></a>00453             uint32_t IST7_low;         <span class="comment">// +54h</span>
<a name="l00454"></a>00454             uint32_t IST7_high;        <span class="comment">// +58h</span>
<a name="l00455"></a>00455             uint32_t reserved3;        <span class="comment">// +5Ch</span>
<a name="l00456"></a>00456             uint32_t reserved4;        <span class="comment">// +60h</span>
<a name="l00457"></a>00457             uint16_t reserved5;        <span class="comment">// +64h</span>
<a name="l00458"></a>00458             uint16_t IO_MapBase;       <span class="comment">// +66h</span>
<a name="l00459"></a>00459         } tss;
<a name="l00460"></a>00460 
<a name="l00462"></a>00462         uint64_t IST_start = <a class="code" href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">ISTVirtAddr</a> + <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;
<a name="l00463"></a>00463         tss.IST1_low  = IST_start;
<a name="l00464"></a>00464         tss.IST1_high = IST_start &gt;&gt; 32;
<a name="l00465"></a>00465         tss.RSP0_low  = tss.IST1_low;
<a name="l00466"></a>00466         tss.RSP0_high = tss.IST1_high;
<a name="l00467"></a>00467         tss.RSP1_low  = tss.IST1_low;
<a name="l00468"></a>00468         tss.RSP1_high = tss.IST1_high;
<a name="l00469"></a>00469         tss.RSP2_low  = tss.IST1_low;
<a name="l00470"></a>00470         tss.RSP2_high = tss.IST1_high;
<a name="l00471"></a>00471         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#a0e40c5694c922f76860385f853010157">TSSPhysAddr</a>, (uint8_t *)(&amp;tss), <span class="keyword">sizeof</span>(tss));
<a name="l00472"></a>00472 
<a name="l00473"></a>00473         <span class="comment">/* Setting IDT gates */</span>
<a name="l00474"></a>00474         GateDescriptorLow PFGateLow = 0;
<a name="l00475"></a>00475         PFGateLow.offsetHigh = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 31, 16);
<a name="l00476"></a>00476         PFGateLow.offsetLow = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 15, 0);
<a name="l00477"></a>00477         PFGateLow.selector = csLowPL;
<a name="l00478"></a>00478         PFGateLow.p = 1;
<a name="l00479"></a>00479         PFGateLow.dpl = 0;
<a name="l00480"></a>00480         PFGateLow.type = 0xe;      <span class="comment">// gate interrupt type</span>
<a name="l00481"></a>00481         PFGateLow.IST = 0;         <span class="comment">// setting IST to 0 and using RSP0</span>
<a name="l00482"></a>00482 
<a name="l00483"></a>00483         GateDescriptorHigh PFGateHigh = 0;
<a name="l00484"></a>00484         PFGateHigh.offset = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 63, 32);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486         <span class="keyword">struct </span>{
<a name="l00487"></a>00487             uint64_t low;
<a name="l00488"></a>00488             uint64_t high;
<a name="l00489"></a>00489         } PFGate = {PFGateLow, PFGateHigh};
<a name="l00490"></a>00490 
<a name="l00491"></a>00491         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#a7b4e0959d4a8037b2aaca0433ad541f0">IDTPhysAddr</a> + 0xE0,
<a name="l00492"></a>00492                             (uint8_t *)(&amp;PFGate), <span class="keyword">sizeof</span>(PFGate));
<a name="l00493"></a>00493 
<a name="l00494"></a>00494         <span class="comment">/* System call handler */</span>
<a name="l00495"></a>00495         uint8_t syscallBlob[] = {
<a name="l00496"></a>00496             <span class="comment">// mov    %rax, (0xffffc90000005600)</span>
<a name="l00497"></a>00497             0x48, 0xa3, 0x00, 0x60, 0x00,
<a name="l00498"></a>00498             0x00, 0x00, 0xc9, 0xff, 0xff,
<a name="l00499"></a>00499             <span class="comment">// sysret</span>
<a name="l00500"></a>00500             0x48, 0x0f, 0x07
<a name="l00501"></a>00501         };
<a name="l00502"></a>00502 
<a name="l00503"></a>00503         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#aecf3de480f0dbfd546cbdf63fae2d2b2">syscallCodePhysAddr</a>,
<a name="l00504"></a>00504                             syscallBlob, <span class="keyword">sizeof</span>(syscallBlob));
<a name="l00505"></a>00505 
<a name="l00507"></a>00507         uint8_t faultBlob[] = {
<a name="l00508"></a>00508             <span class="comment">// mov    %rax, (0xffffc90000005700)</span>
<a name="l00509"></a>00509             0x48, 0xa3, 0x00, 0x61, 0x00,
<a name="l00510"></a>00510             0x00, 0x00, 0xc9, 0xff, 0xff,
<a name="l00511"></a>00511             <span class="comment">// add    $0x8, %rsp # skip error</span>
<a name="l00512"></a>00512             0x48, 0x83, 0xc4, 0x08,
<a name="l00513"></a>00513             <span class="comment">// iretq</span>
<a name="l00514"></a>00514             0x48, 0xcf
<a name="l00515"></a>00515         };
<a name="l00516"></a>00516 
<a name="l00517"></a>00517         physProxy.<a class="code" href="classPortProxy.html#a94a9855f06460a600901fab19506ae3a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#aa340081f05febfff6ee5801d5488c3c6">PFHandlerPhysAddr</a>, faultBlob, <span class="keyword">sizeof</span>(faultBlob));
<a name="l00518"></a>00518 
<a name="l00519"></a>00519         <a class="code" href="classMultiLevelPageTable.html" title="This class implements an in-memory multi-level page table that can be configured...">MultiLevelPageTable&lt;PageTableOps&gt;</a> *pt =
<a name="l00520"></a>00520             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classMultiLevelPageTable.html" title="This class implements an in-memory multi-level page table that can be configured...">MultiLevelPageTable&lt;PageTableOps&gt;</a> *<span class="keyword">&gt;</span>(<a class="code" href="classProcess.html#a7552fa628a7b15b63970a983f42891a4">pTable</a>);
<a name="l00521"></a>00521 
<a name="l00522"></a>00522         <span class="comment">/* Syscall handler */</span>
<a name="l00523"></a>00523         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">syscallCodeVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#aecf3de480f0dbfd546cbdf63fae2d2b2">syscallCodePhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00524"></a>00524         <span class="comment">/* GDT */</span>
<a name="l00525"></a>00525         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#ad8123db4d3410272bce6bd3fca71a2c2">GDTPhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00526"></a>00526         <span class="comment">/* IDT */</span>
<a name="l00527"></a>00527         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">IDTVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#a7b4e0959d4a8037b2aaca0433ad541f0">IDTPhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00528"></a>00528         <span class="comment">/* TSS */</span>
<a name="l00529"></a>00529         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#a0e40c5694c922f76860385f853010157">TSSPhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00530"></a>00530         <span class="comment">/* IST */</span>
<a name="l00531"></a>00531         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">ISTVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#aac6d5d2584d7b82fddb0404d27a50353">ISTPhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00532"></a>00532         <span class="comment">/* PF handler */</span>
<a name="l00533"></a>00533         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#aa340081f05febfff6ee5801d5488c3c6">PFHandlerPhysAddr</a>, PageBytes, <span class="keyword">false</span>);
<a name="l00534"></a>00534         <span class="comment">/* MMIO region for m5ops */</span>
<a name="l00535"></a>00535         pt-&gt;<a class="code" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac" title="Maps a virtual memory region to a physical memory region.">map</a>(<a class="code" href="namespaceX86ISA.html#a25a1ee3b11803ada7dbd9ed091ef9591">MMIORegionVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#a08b2fda9706e2b338df3e80c8bf4ecac">MMIORegionPhysAddr</a>, 16*PageBytes, <span class="keyword">false</span>);
<a name="l00536"></a>00536     } <span class="keywordflow">else</span> {
<a name="l00537"></a>00537         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00538"></a>00538             <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> * <a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a> = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182" title="Pointer to object representing the system this process is running on.">system</a>-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(<a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00539"></a>00539 
<a name="l00540"></a>00540             SegAttr dataAttr = 0;
<a name="l00541"></a>00541             dataAttr.dpl = 3;
<a name="l00542"></a>00542             dataAttr.unusable = 0;
<a name="l00543"></a>00543             dataAttr.defaultSize = 1;
<a name="l00544"></a>00544             dataAttr.longMode = 1;
<a name="l00545"></a>00545             dataAttr.avl = 0;
<a name="l00546"></a>00546             dataAttr.granularity = 1;
<a name="l00547"></a>00547             dataAttr.present = 1;
<a name="l00548"></a>00548             dataAttr.type = 3;
<a name="l00549"></a>00549             dataAttr.writable = 1;
<a name="l00550"></a>00550             dataAttr.readable = 1;
<a name="l00551"></a>00551             dataAttr.expandDown = 0;
<a name="l00552"></a>00552             dataAttr.system = 1;
<a name="l00553"></a>00553 
<a name="l00554"></a>00554             <span class="comment">//Initialize the segment registers.</span>
<a name="l00555"></a>00555             <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> &lt; <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {
<a name="l00556"></a>00556                 tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00557"></a>00557                 tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00558"></a>00558                 tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);
<a name="l00559"></a>00559             }
<a name="l00560"></a>00560 
<a name="l00561"></a>00561             SegAttr csAttr = 0;
<a name="l00562"></a>00562             csAttr.dpl = 3;
<a name="l00563"></a>00563             csAttr.unusable = 0;
<a name="l00564"></a>00564             csAttr.defaultSize = 0;
<a name="l00565"></a>00565             csAttr.longMode = 1;
<a name="l00566"></a>00566             csAttr.avl = 0;
<a name="l00567"></a>00567             csAttr.granularity = 1;
<a name="l00568"></a>00568             csAttr.present = 1;
<a name="l00569"></a>00569             csAttr.type = 10;
<a name="l00570"></a>00570             csAttr.writable = 0;
<a name="l00571"></a>00571             csAttr.readable = 1;
<a name="l00572"></a>00572             csAttr.expandDown = 0;
<a name="l00573"></a>00573             csAttr.system = 1;
<a name="l00574"></a>00574 
<a name="l00575"></a>00575             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, csAttr);
<a name="l00576"></a>00576 
<a name="l00577"></a>00577             Efer efer = 0;
<a name="l00578"></a>00578             efer.sce = 1; <span class="comment">// Enable system call extensions.</span>
<a name="l00579"></a>00579             efer.lme = 1; <span class="comment">// Enable long mode.</span>
<a name="l00580"></a>00580             efer.lma = 1; <span class="comment">// Activate long mode.</span>
<a name="l00581"></a>00581             efer.nxe = 1; <span class="comment">// Enable nx support.</span>
<a name="l00582"></a>00582             efer.svme = 0; <span class="comment">// Disable svm support for now. It isn&apos;t implemented.</span>
<a name="l00583"></a>00583             efer.ffxsr = 1; <span class="comment">// Turn on fast fxsave and fxrstor.</span>
<a name="l00584"></a>00584             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);
<a name="l00585"></a>00585 
<a name="l00586"></a>00586             <span class="comment">//Set up the registers that describe the operating mode.</span>
<a name="l00587"></a>00587             CR0 cr0 = 0;
<a name="l00588"></a>00588             cr0.pg = 1; <span class="comment">// Turn on paging.</span>
<a name="l00589"></a>00589             cr0.cd = 0; <span class="comment">// Don&apos;t disable caching.</span>
<a name="l00590"></a>00590             cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span>
<a name="l00591"></a>00591             cr0.am = 0; <span class="comment">// No alignment checking</span>
<a name="l00592"></a>00592             cr0.wp = 0; <span class="comment">// Supervisor mode can write read only pages</span>
<a name="l00593"></a>00593             cr0.ne = 1;
<a name="l00594"></a>00594             cr0.et = 1; <span class="comment">// This should always be 1</span>
<a name="l00595"></a>00595             cr0.ts = 0; <span class="comment">// We don&apos;t do task switching, so causing fp exceptions</span>
<a name="l00596"></a>00596                         <span class="comment">// would be pointless.</span>
<a name="l00597"></a>00597             cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span>
<a name="l00598"></a>00598             cr0.mp = 1; <span class="comment">// This doesn&apos;t really matter, but the manual suggests</span>
<a name="l00599"></a>00599                         <span class="comment">// setting it to one.</span>
<a name="l00600"></a>00600             cr0.pe = 1; <span class="comment">// We&apos;re definitely in protected mode.</span>
<a name="l00601"></a>00601             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);
<a name="l00602"></a>00602 
<a name="l00603"></a>00603             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);
<a name="l00604"></a>00604         }
<a name="l00605"></a>00605     }
<a name="l00606"></a>00606 }
<a name="l00607"></a>00607 
<a name="l00608"></a>00608 <span class="keywordtype">void</span>
<a name="l00609"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#a2dea4cde1167af2d83ee9e029a1b9676">00609</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a2dea4cde1167af2d83ee9e029a1b9676" title="initState() is called on each SimObject when *not* restoring from a checkpoint.">I386LiveProcess::initState</a>()
<a name="l00610"></a>00610 {
<a name="l00611"></a>00611     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a2dea4cde1167af2d83ee9e029a1b9676" title="initState() is called on each SimObject when *not* restoring from a checkpoint.">X86LiveProcess::initState</a>();
<a name="l00612"></a>00612 
<a name="l00613"></a>00613     <a class="code" href="classX86ISA_1_1I386LiveProcess.html#af2fd264a8fa14cde6245bde50ad32652">argsInit</a>(<span class="keyword">sizeof</span>(uint32_t), <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);
<a name="l00614"></a>00614 
<a name="l00615"></a>00615     <span class="comment">/* </span>
<a name="l00616"></a>00616 <span class="comment">     * Set up a GDT for this process. The whole GDT wouldn&apos;t really be for</span>
<a name="l00617"></a>00617 <span class="comment">     * this process, but the only parts we care about are.</span>
<a name="l00618"></a>00618 <span class="comment">     */</span>
<a name="l00619"></a>00619     <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a>, <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a7bd86e7b435bb970790d6d021b268f64">_gdtSize</a>);
<a name="l00620"></a>00620     uint64_t zero = 0;
<a name="l00621"></a>00621     assert(<a class="code" href="classX86ISA_1_1X86LiveProcess.html#a7bd86e7b435bb970790d6d021b268f64">_gdtSize</a> % <span class="keyword">sizeof</span>(zero) == 0);
<a name="l00622"></a>00622     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> gdtCurrent = <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a>;
<a name="l00623"></a>00623             gdtCurrent &lt; <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a> + <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a7bd86e7b435bb970790d6d021b268f64">_gdtSize</a>; gdtCurrent += <span class="keyword">sizeof</span>(zero)) {
<a name="l00624"></a>00624         <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classPortProxy.html#ab219d88c4b53517b1f2eb180f0fbfc3c" title="Write object T to address.">write</a>(gdtCurrent, zero);
<a name="l00625"></a>00625     }
<a name="l00626"></a>00626 
<a name="l00627"></a>00627     <span class="comment">// Set up the vsyscall page for this process.</span>
<a name="l00628"></a>00628     <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a>, <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#ab42f4c420426fd560186925009874226">size</a>);
<a name="l00629"></a>00629     uint8_t vsyscallBlob[] = {
<a name="l00630"></a>00630         0x51,       <span class="comment">// push %ecx</span>
<a name="l00631"></a>00631         0x52,       <span class="comment">// push %edp</span>
<a name="l00632"></a>00632         0x55,       <span class="comment">// push %ebp</span>
<a name="l00633"></a>00633         0x89, 0xe5, <span class="comment">// mov %esp, %ebp</span>
<a name="l00634"></a>00634         0x0f, 0x34  <span class="comment">// sysenter</span>
<a name="l00635"></a>00635     };
<a name="l00636"></a>00636     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> + <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a9778f4ef50ec5bb62c6d3346ccf7beaa">vsyscallOffset</a>,
<a name="l00637"></a>00637             vsyscallBlob, <span class="keyword">sizeof</span>(vsyscallBlob));
<a name="l00638"></a>00638 
<a name="l00639"></a>00639     uint8_t vsysexitBlob[] = {
<a name="l00640"></a>00640         0x5d,       <span class="comment">// pop %ebp</span>
<a name="l00641"></a>00641         0x5a,       <span class="comment">// pop %edx</span>
<a name="l00642"></a>00642         0x59,       <span class="comment">// pop %ecx</span>
<a name="l00643"></a>00643         0xc3        <span class="comment">// ret</span>
<a name="l00644"></a>00644     };
<a name="l00645"></a>00645     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> + <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#abb810d7113da60c43a3ae763e89b9622">vsysexitOffset</a>,
<a name="l00646"></a>00646             vsysexitBlob, <span class="keyword">sizeof</span>(vsysexitBlob));
<a name="l00647"></a>00647 
<a name="l00648"></a>00648     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00649"></a>00649         <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> * <a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a> = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182" title="Pointer to object representing the system this process is running on.">system</a>-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(<a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00650"></a>00650 
<a name="l00651"></a>00651         SegAttr dataAttr = 0;
<a name="l00652"></a>00652         dataAttr.dpl = 3;
<a name="l00653"></a>00653         dataAttr.unusable = 0;
<a name="l00654"></a>00654         dataAttr.defaultSize = 1;
<a name="l00655"></a>00655         dataAttr.longMode = 0;
<a name="l00656"></a>00656         dataAttr.avl = 0;
<a name="l00657"></a>00657         dataAttr.granularity = 1;
<a name="l00658"></a>00658         dataAttr.present = 1;
<a name="l00659"></a>00659         dataAttr.type = 3;
<a name="l00660"></a>00660         dataAttr.writable = 1;
<a name="l00661"></a>00661         dataAttr.readable = 1;
<a name="l00662"></a>00662         dataAttr.expandDown = 0;
<a name="l00663"></a>00663         dataAttr.system = 1;
<a name="l00664"></a>00664 
<a name="l00665"></a>00665         <span class="comment">//Initialize the segment registers.</span>
<a name="l00666"></a>00666         <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> &lt; <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {
<a name="l00667"></a>00667             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00668"></a>00668             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00669"></a>00669             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);
<a name="l00670"></a>00670             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0xB);
<a name="l00671"></a>00671             tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), (uint32_t)(-1));
<a name="l00672"></a>00672         }
<a name="l00673"></a>00673 
<a name="l00674"></a>00674         SegAttr csAttr = 0;
<a name="l00675"></a>00675         csAttr.dpl = 3;
<a name="l00676"></a>00676         csAttr.unusable = 0;
<a name="l00677"></a>00677         csAttr.defaultSize = 1;
<a name="l00678"></a>00678         csAttr.longMode = 0;
<a name="l00679"></a>00679         csAttr.avl = 0;
<a name="l00680"></a>00680         csAttr.granularity = 1;
<a name="l00681"></a>00681         csAttr.present = 1;
<a name="l00682"></a>00682         csAttr.type = 0xa;
<a name="l00683"></a>00683         csAttr.writable = 0;
<a name="l00684"></a>00684         csAttr.readable = 1;
<a name="l00685"></a>00685         csAttr.expandDown = 0;
<a name="l00686"></a>00686         csAttr.system = 1;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, csAttr);
<a name="l00689"></a>00689 
<a name="l00690"></a>00690         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a>);
<a name="l00691"></a>00691         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d">MISCREG_TSG_EFF_BASE</a>, <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a>);
<a name="l00692"></a>00692         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, <a class="code" href="classX86ISA_1_1X86LiveProcess.html#aa8b73316e478585a40340930f3cb303b">_gdtStart</a> + _gdtSize - 1);
<a name="l00693"></a>00693 
<a name="l00694"></a>00694         <span class="comment">// Set the LDT selector to 0 to deactivate it.</span>
<a name="l00695"></a>00695         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);
<a name="l00696"></a>00696 
<a name="l00697"></a>00697         Efer efer = 0;
<a name="l00698"></a>00698         efer.sce = 1; <span class="comment">// Enable system call extensions.</span>
<a name="l00699"></a>00699         efer.lme = 1; <span class="comment">// Enable long mode.</span>
<a name="l00700"></a>00700         efer.lma = 0; <span class="comment">// Deactivate long mode.</span>
<a name="l00701"></a>00701         efer.nxe = 1; <span class="comment">// Enable nx support.</span>
<a name="l00702"></a>00702         efer.svme = 0; <span class="comment">// Disable svm support for now. It isn&apos;t implemented.</span>
<a name="l00703"></a>00703         efer.ffxsr = 1; <span class="comment">// Turn on fast fxsave and fxrstor.</span>
<a name="l00704"></a>00704         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);
<a name="l00705"></a>00705 
<a name="l00706"></a>00706         <span class="comment">//Set up the registers that describe the operating mode.</span>
<a name="l00707"></a>00707         CR0 cr0 = 0;
<a name="l00708"></a>00708         cr0.pg = 1; <span class="comment">// Turn on paging.</span>
<a name="l00709"></a>00709         cr0.cd = 0; <span class="comment">// Don&apos;t disable caching.</span>
<a name="l00710"></a>00710         cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span>
<a name="l00711"></a>00711         cr0.am = 0; <span class="comment">// No alignment checking</span>
<a name="l00712"></a>00712         cr0.wp = 0; <span class="comment">// Supervisor mode can write read only pages</span>
<a name="l00713"></a>00713         cr0.ne = 1;
<a name="l00714"></a>00714         cr0.et = 1; <span class="comment">// This should always be 1</span>
<a name="l00715"></a>00715         cr0.ts = 0; <span class="comment">// We don&apos;t do task switching, so causing fp exceptions</span>
<a name="l00716"></a>00716                     <span class="comment">// would be pointless.</span>
<a name="l00717"></a>00717         cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span>
<a name="l00718"></a>00718         cr0.mp = 1; <span class="comment">// This doesn&apos;t really matter, but the manual suggests</span>
<a name="l00719"></a>00719                     <span class="comment">// setting it to one.</span>
<a name="l00720"></a>00720         cr0.pe = 1; <span class="comment">// We&apos;re definitely in protected mode.</span>
<a name="l00721"></a>00721         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);
<a name="l00722"></a>00722 
<a name="l00723"></a>00723         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);
<a name="l00724"></a>00724     }
<a name="l00725"></a>00725 }
<a name="l00726"></a>00726 
<a name="l00727"></a>00727 <span class="keyword">template</span>&lt;<span class="keyword">class</span> IntType&gt;
<a name="l00728"></a>00728 <span class="keywordtype">void</span>
<a name="l00729"></a><a class="code" href="classX86ISA_1_1X86LiveProcess.html#a4af9bea876932c31a3d9f0818e134bfa">00729</a> <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a4af9bea876932c31a3d9f0818e134bfa">X86LiveProcess::argsInit</a>(<span class="keywordtype">int</span> pageSize,
<a name="l00730"></a>00730         <a class="code" href="classstd_1_1vector.html" title="STL vector class.">std::vector</a>&lt;<a class="code" href="structAuxVector.html">AuxVector&lt;IntType&gt;</a> &gt; extraAuxvs)
<a name="l00731"></a>00731 {
<a name="l00732"></a>00732     <span class="keywordtype">int</span> intSize = <span class="keyword">sizeof</span>(IntType);
<a name="l00733"></a>00733 
<a name="l00734"></a>00734     <span class="keyword">typedef</span> <a class="code" href="structAuxVector.html">AuxVector&lt;IntType&gt;</a> auxv_t;
<a name="l00735"></a>00735     <a class="code" href="classstd_1_1vector.html" title="STL vector class.">std::vector&lt;auxv_t&gt;</a> auxv = extraAuxvs;
<a name="l00736"></a>00736 
<a name="l00737"></a>00737     <span class="keywordtype">string</span> filename;
<a name="l00738"></a>00738     <span class="keywordflow">if</span>(<a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>.size() &lt; 1)
<a name="l00739"></a>00739         filename = <span class="stringliteral">&quot;&quot;</span>;
<a name="l00740"></a>00740     <span class="keywordflow">else</span>
<a name="l00741"></a>00741         filename = <a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>[0];
<a name="l00742"></a>00742 
<a name="l00743"></a>00743     <span class="comment">//We want 16 byte alignment</span>
<a name="l00744"></a>00744     uint64_t align = 16;
<a name="l00745"></a>00745 
<a name="l00746"></a>00746     <span class="comment">// load object file into target memory</span>
<a name="l00747"></a>00747     <a class="code" href="classLiveProcess.html#a2335bfa116792fa2c1451371b1c75cbb">objFile</a>-&gt;<a class="code" href="classObjectFile.html#ada91c21f75caa49a6e506a21ca286009">loadSections</a>(<a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>);
<a name="l00748"></a>00748 
<a name="l00749"></a>00749     <span class="keyword">enum</span> X86CpuFeature {
<a name="l00750"></a>00750         X86_OnboardFPU = 1 &lt;&lt; 0,
<a name="l00751"></a>00751         X86_VirtualModeExtensions = 1 &lt;&lt; 1,
<a name="l00752"></a>00752         X86_DebuggingExtensions = 1 &lt;&lt; 2,
<a name="l00753"></a>00753         X86_PageSizeExtensions = 1 &lt;&lt; 3,
<a name="l00754"></a>00754 
<a name="l00755"></a>00755         X86_TimeStampCounter = 1 &lt;&lt; 4,
<a name="l00756"></a>00756         X86_ModelSpecificRegisters = 1 &lt;&lt; 5,
<a name="l00757"></a>00757         X86_PhysicalAddressExtensions = 1 &lt;&lt; 6,
<a name="l00758"></a>00758         X86_MachineCheckExtensions = 1 &lt;&lt; 7,
<a name="l00759"></a>00759 
<a name="l00760"></a>00760         X86_CMPXCHG8Instruction = 1 &lt;&lt; 8,
<a name="l00761"></a>00761         X86_OnboardAPIC = 1 &lt;&lt; 9,
<a name="l00762"></a>00762         X86_SYSENTER_SYSEXIT = 1 &lt;&lt; 11,
<a name="l00763"></a>00763 
<a name="l00764"></a>00764         X86_MemoryTypeRangeRegisters = 1 &lt;&lt; 12,
<a name="l00765"></a>00765         X86_PageGlobalEnable = 1 &lt;&lt; 13,
<a name="l00766"></a>00766         X86_MachineCheckArchitecture = 1 &lt;&lt; 14,
<a name="l00767"></a>00767         X86_CMOVInstruction = 1 &lt;&lt; 15,
<a name="l00768"></a>00768 
<a name="l00769"></a>00769         X86_PageAttributeTable = 1 &lt;&lt; 16,
<a name="l00770"></a>00770         X86_36BitPSEs = 1 &lt;&lt; 17,
<a name="l00771"></a>00771         X86_ProcessorSerialNumber = 1 &lt;&lt; 18,
<a name="l00772"></a>00772         X86_CLFLUSHInstruction = 1 &lt;&lt; 19,
<a name="l00773"></a>00773 
<a name="l00774"></a>00774         X86_DebugTraceStore = 1 &lt;&lt; 21,
<a name="l00775"></a>00775         X86_ACPIViaMSR = 1 &lt;&lt; 22,
<a name="l00776"></a>00776         X86_MultimediaExtensions = 1 &lt;&lt; 23,
<a name="l00777"></a>00777 
<a name="l00778"></a>00778         X86_FXSAVE_FXRSTOR = 1 &lt;&lt; 24,
<a name="l00779"></a>00779         X86_StreamingSIMDExtensions = 1 &lt;&lt; 25,
<a name="l00780"></a>00780         X86_StreamingSIMDExtensions2 = 1 &lt;&lt; 26,
<a name="l00781"></a>00781         X86_CPUSelfSnoop = 1 &lt;&lt; 27,
<a name="l00782"></a>00782 
<a name="l00783"></a>00783         X86_HyperThreading = 1 &lt;&lt; 28,
<a name="l00784"></a>00784         X86_AutomaticClockControl = 1 &lt;&lt; 29,
<a name="l00785"></a>00785         X86_IA64Processor = 1 &lt;&lt; 30
<a name="l00786"></a>00786     };
<a name="l00787"></a>00787 
<a name="l00788"></a>00788     <span class="comment">// Setup the auxilliary vectors. These will already have endian conversion.</span>
<a name="l00789"></a>00789     <span class="comment">// Auxilliary vectors are loaded only for elf formatted executables.</span>
<a name="l00790"></a>00790     <a class="code" href="classElfObject.html">ElfObject</a> * elfObject = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classElfObject.html">ElfObject</a> *<span class="keyword">&gt;</span>(<a class="code" href="classLiveProcess.html#a2335bfa116792fa2c1451371b1c75cbb">objFile</a>);
<a name="l00791"></a>00791     <span class="keywordflow">if</span> (elfObject) {
<a name="l00792"></a>00792         uint64_t features =
<a name="l00793"></a>00793             X86_OnboardFPU |
<a name="l00794"></a>00794             X86_VirtualModeExtensions |
<a name="l00795"></a>00795             X86_DebuggingExtensions |
<a name="l00796"></a>00796             X86_PageSizeExtensions |
<a name="l00797"></a>00797             X86_TimeStampCounter |
<a name="l00798"></a>00798             X86_ModelSpecificRegisters |
<a name="l00799"></a>00799             X86_PhysicalAddressExtensions |
<a name="l00800"></a>00800             X86_MachineCheckExtensions |
<a name="l00801"></a>00801             X86_CMPXCHG8Instruction |
<a name="l00802"></a>00802             X86_OnboardAPIC |
<a name="l00803"></a>00803             X86_SYSENTER_SYSEXIT |
<a name="l00804"></a>00804             X86_MemoryTypeRangeRegisters |
<a name="l00805"></a>00805             X86_PageGlobalEnable |
<a name="l00806"></a>00806             X86_MachineCheckArchitecture |
<a name="l00807"></a>00807             X86_CMOVInstruction |
<a name="l00808"></a>00808             X86_PageAttributeTable |
<a name="l00809"></a>00809             X86_36BitPSEs |
<a name="l00810"></a>00810 <span class="comment">//            X86_ProcessorSerialNumber |</span>
<a name="l00811"></a>00811             X86_CLFLUSHInstruction |
<a name="l00812"></a>00812 <span class="comment">//            X86_DebugTraceStore |</span>
<a name="l00813"></a>00813 <span class="comment">//            X86_ACPIViaMSR |</span>
<a name="l00814"></a>00814             X86_MultimediaExtensions |
<a name="l00815"></a>00815             X86_FXSAVE_FXRSTOR |
<a name="l00816"></a>00816             X86_StreamingSIMDExtensions |
<a name="l00817"></a>00817             X86_StreamingSIMDExtensions2 |
<a name="l00818"></a>00818 <span class="comment">//            X86_CPUSelfSnoop |</span>
<a name="l00819"></a>00819 <span class="comment">//            X86_HyperThreading |</span>
<a name="l00820"></a>00820 <span class="comment">//            X86_AutomaticClockControl |</span>
<a name="l00821"></a>00821 <span class="comment">//            X86_IA64Processor |</span>
<a name="l00822"></a>00822             0;
<a name="l00823"></a>00823 
<a name="l00824"></a>00824         <span class="comment">//Bits which describe the system hardware capabilities</span>
<a name="l00825"></a>00825         <span class="comment">//XXX Figure out what these should be</span>
<a name="l00826"></a>00826         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa68e3c69d816e44d54fd51b0987c74877">M5_AT_HWCAP</a>, features));
<a name="l00827"></a>00827         <span class="comment">//The system page size</span>
<a name="l00828"></a>00828         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfad9217401fe9f1f402915db690e518d9a">M5_AT_PAGESZ</a>, <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">X86ISA::PageBytes</a>));
<a name="l00829"></a>00829         <span class="comment">//Frequency at which times() increments</span>
<a name="l00830"></a>00830         <span class="comment">//Defined to be 100 in the kernel source.</span>
<a name="l00831"></a>00831         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa80086189c689d4965a423f61fb3b714e">M5_AT_CLKTCK</a>, 100));
<a name="l00832"></a>00832         <span class="comment">// For statically linked executables, this is the virtual address of the</span>
<a name="l00833"></a>00833         <span class="comment">// program header tables if they appear in the executable image</span>
<a name="l00834"></a>00834         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa620e8908be91beb9ff4c41089ee75fd9">M5_AT_PHDR</a>, elfObject-&gt;<a class="code" href="classElfObject.html#a57cf19d458dc70f2610b9fa1cb8ee7bb">programHeaderTable</a>()));
<a name="l00835"></a>00835         <span class="comment">// This is the size of a program header entry from the elf file.</span>
<a name="l00836"></a>00836         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfaf9403feaf4712bc8f8efe56d1c7e9d89">M5_AT_PHENT</a>, elfObject-&gt;<a class="code" href="classElfObject.html#ad2b6bd20b4e2d25e0b505baf9b1e585b">programHeaderSize</a>()));
<a name="l00837"></a>00837         <span class="comment">// This is the number of program headers from the original elf file.</span>
<a name="l00838"></a>00838         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfaa73cd9c0583194211e0f75f9509277fb">M5_AT_PHNUM</a>, elfObject-&gt;<a class="code" href="classElfObject.html#aff5042e50074874b6a2fe28bd15c3347">programHeaderCount</a>()));
<a name="l00839"></a>00839         <span class="comment">//This is the address of the elf &quot;interpreter&quot;, It should be set</span>
<a name="l00840"></a>00840         <span class="comment">//to 0 for regular executables. It should be something else</span>
<a name="l00841"></a>00841         <span class="comment">//(not sure what) for dynamic libraries.</span>
<a name="l00842"></a>00842         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa00ab549fcc593fcf98381b6618d79cbd">M5_AT_BASE</a>, 0));
<a name="l00843"></a>00843 
<a name="l00844"></a>00844         <span class="comment">//XXX Figure out what this should be.</span>
<a name="l00845"></a>00845         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa236ed705f52fa5d8f9a8872a789902d8">M5_AT_FLAGS</a>, 0));
<a name="l00846"></a>00846         <span class="comment">//The entry point to the program</span>
<a name="l00847"></a>00847         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfaad6c4ce5de60110ef1f81fb2f315b528">M5_AT_ENTRY</a>, <a class="code" href="classLiveProcess.html#a2335bfa116792fa2c1451371b1c75cbb">objFile</a>-&gt;<a class="code" href="classObjectFile.html#a85f4ea732e73c524638b754469ce0380">entryPoint</a>()));
<a name="l00848"></a>00848         <span class="comment">//Different user and group IDs</span>
<a name="l00849"></a>00849         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa924c0e93cfd4b8002509b358c6c04555">M5_AT_UID</a>, <a class="code" href="classLiveProcess.html#a0598f45ed6c8163bea27b1272cc58d00">uid</a>()));
<a name="l00850"></a>00850         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa16bf0fb87fec02522ea111b13d3a1fb9">M5_AT_EUID</a>, <a class="code" href="classLiveProcess.html#a9c637763258a425b838ef320c0c4b190">euid</a>()));
<a name="l00851"></a>00851         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa1b1b1eef2bd1d8be57bbcb9fe79a0778">M5_AT_GID</a>, <a class="code" href="classLiveProcess.html#a17efe0eb21c53b4e72036f7517ce1b24">gid</a>()));
<a name="l00852"></a>00852         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa8e291f346b01d76424ea93ba72d8694e">M5_AT_EGID</a>, <a class="code" href="classLiveProcess.html#acab91efe7dc26e827e0d58beba4577d4">egid</a>()));
<a name="l00853"></a>00853         <span class="comment">//Whether to enable &quot;secure mode&quot; in the executable</span>
<a name="l00854"></a>00854         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfab53f65dfc41a6262959e0d3c8c8f8b1f">M5_AT_SECURE</a>, 0));
<a name="l00855"></a>00855         <span class="comment">//The address of 16 &quot;random&quot; bytes.</span>
<a name="l00856"></a>00856         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfad27f7ccd80d95a43d44cd8481cb79561">M5_AT_RANDOM</a>, 0));
<a name="l00857"></a>00857         <span class="comment">//The name of the program</span>
<a name="l00858"></a>00858         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa83f8feca85ce9861c82a71669467d53e">M5_AT_EXECFN</a>, 0));
<a name="l00859"></a>00859         <span class="comment">//The platform string</span>
<a name="l00860"></a>00860         auxv.push_back(auxv_t(<a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfaacee8df1cb8a9ae0675e822af8fbcc6f">M5_AT_PLATFORM</a>, 0));
<a name="l00861"></a>00861     }
<a name="l00862"></a>00862 
<a name="l00863"></a>00863     <span class="comment">//Figure out how big the initial stack needs to be</span>
<a name="l00864"></a>00864 
<a name="l00865"></a>00865     <span class="comment">// A sentry NULL void pointer at the top of the stack.</span>
<a name="l00866"></a>00866     <span class="keywordtype">int</span> sentry_size = intSize;
<a name="l00867"></a>00867 
<a name="l00868"></a>00868     <span class="comment">//This is the name of the file which is present on the initial stack</span>
<a name="l00869"></a>00869     <span class="comment">//It&apos;s purpose is to let the user space linker examine the original file.</span>
<a name="l00870"></a>00870     <span class="keywordtype">int</span> file_name_size = filename.size() + 1;
<a name="l00871"></a>00871 
<a name="l00872"></a>00872     <span class="keyword">const</span> <span class="keywordtype">int</span> numRandomBytes = 16;
<a name="l00873"></a>00873     <span class="keywordtype">int</span> aux_data_size = numRandomBytes;
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <span class="keywordtype">string</span> platform = <span class="stringliteral">&quot;x86_64&quot;</span>;
<a name="l00876"></a>00876     aux_data_size += platform.size() + 1;
<a name="l00877"></a>00877 
<a name="l00878"></a>00878     <span class="keywordtype">int</span> env_data_size = 0;
<a name="l00879"></a>00879     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classLiveProcess.html#a90b2515e81d223fc73a49d5e61e67149">envp</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00880"></a>00880         env_data_size += <a class="code" href="classLiveProcess.html#a90b2515e81d223fc73a49d5e61e67149">envp</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].size() + 1;
<a name="l00881"></a>00881     <span class="keywordtype">int</span> arg_data_size = 0;
<a name="l00882"></a>00882     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00883"></a>00883         arg_data_size += <a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].size() + 1;
<a name="l00884"></a>00884 
<a name="l00885"></a>00885     <span class="comment">//The info_block needs to be padded so it&apos;s size is a multiple of the</span>
<a name="l00886"></a>00886     <span class="comment">//alignment mask. Also, it appears that there needs to be at least some</span>
<a name="l00887"></a>00887     <span class="comment">//padding, so if the size is already a multiple, we need to increase it</span>
<a name="l00888"></a>00888     <span class="comment">//anyway.</span>
<a name="l00889"></a>00889     <span class="keywordtype">int</span> base_info_block_size =
<a name="l00890"></a>00890         sentry_size + file_name_size + env_data_size + arg_data_size;
<a name="l00891"></a>00891 
<a name="l00892"></a>00892     <span class="keywordtype">int</span> info_block_size = <a class="code" href="intmath_8hh.html#a2e8a8cddff0914d6fec3091060497d57">roundUp</a>(base_info_block_size, align);
<a name="l00893"></a>00893 
<a name="l00894"></a>00894     <span class="keywordtype">int</span> info_block_padding = info_block_size - base_info_block_size;
<a name="l00895"></a>00895 
<a name="l00896"></a>00896     <span class="comment">//Each auxilliary vector is two 8 byte words</span>
<a name="l00897"></a>00897     <span class="keywordtype">int</span> aux_array_size = intSize * 2 * (auxv.size() + 1);
<a name="l00898"></a>00898 
<a name="l00899"></a>00899     <span class="keywordtype">int</span> envp_array_size = intSize * (<a class="code" href="classLiveProcess.html#a90b2515e81d223fc73a49d5e61e67149">envp</a>.size() + 1);
<a name="l00900"></a>00900     <span class="keywordtype">int</span> argv_array_size = intSize * (<a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>.size() + 1);
<a name="l00901"></a>00901 
<a name="l00902"></a>00902     <span class="keywordtype">int</span> argc_size = intSize;
<a name="l00903"></a>00903 
<a name="l00904"></a>00904     <span class="comment">//Figure out the size of the contents of the actual initial frame</span>
<a name="l00905"></a>00905     <span class="keywordtype">int</span> frame_size =
<a name="l00906"></a>00906         aux_array_size +
<a name="l00907"></a>00907         envp_array_size +
<a name="l00908"></a>00908         argv_array_size +
<a name="l00909"></a>00909         argc_size;
<a name="l00910"></a>00910 
<a name="l00911"></a>00911     <span class="comment">//There needs to be padding after the auxiliary vector data so that the</span>
<a name="l00912"></a>00912     <span class="comment">//very bottom of the stack is aligned properly.</span>
<a name="l00913"></a>00913     <span class="keywordtype">int</span> partial_size = frame_size + aux_data_size;
<a name="l00914"></a>00914     <span class="keywordtype">int</span> aligned_partial_size = <a class="code" href="intmath_8hh.html#a2e8a8cddff0914d6fec3091060497d57">roundUp</a>(partial_size, align);
<a name="l00915"></a>00915     <span class="keywordtype">int</span> aux_padding = aligned_partial_size - partial_size;
<a name="l00916"></a>00916 
<a name="l00917"></a>00917     <span class="keywordtype">int</span> space_needed =
<a name="l00918"></a>00918         info_block_size +
<a name="l00919"></a>00919         aux_data_size +
<a name="l00920"></a>00920         aux_padding +
<a name="l00921"></a>00921         frame_size;
<a name="l00922"></a>00922 
<a name="l00923"></a>00923     <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a> = <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - space_needed;
<a name="l00924"></a>00924     <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a> = <a class="code" href="intmath_8hh.html#a7395ba482705ef412b47f7cf34eb972a">roundDown</a>(<a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a>, align);
<a name="l00925"></a>00925     <a class="code" href="classProcess.html#abbc1795cb667804a012340e18c95bcf3">stack_size</a> = <a class="code" href="intmath_8hh.html#a2e8a8cddff0914d6fec3091060497d57">roundUp</a>(<a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a>, pageSize);
<a name="l00926"></a>00926 
<a name="l00927"></a>00927     <span class="comment">// map memory</span>
<a name="l00928"></a>00928     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> stack_end = <a class="code" href="intmath_8hh.html#a7395ba482705ef412b47f7cf34eb972a">roundDown</a>(<a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - <a class="code" href="classProcess.html#abbc1795cb667804a012340e18c95bcf3">stack_size</a>, pageSize);
<a name="l00929"></a>00929 
<a name="l00930"></a>00930     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;Mapping the stack: 0x%x %dB\n&quot;</span>, stack_end, <a class="code" href="classProcess.html#abbc1795cb667804a012340e18c95bcf3">stack_size</a>);
<a name="l00931"></a>00931     <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(stack_end, <a class="code" href="classProcess.html#abbc1795cb667804a012340e18c95bcf3">stack_size</a>);
<a name="l00932"></a>00932 
<a name="l00933"></a>00933     <span class="comment">// map out initial stack contents</span>
<a name="l00934"></a>00934     IntType sentry_base = <a class="code" href="classProcess.html#ac6fc0e1af2e067b562e58ce0c97d4709">stack_base</a> - sentry_size;
<a name="l00935"></a>00935     IntType file_name_base = sentry_base - file_name_size;
<a name="l00936"></a>00936     IntType env_data_base = file_name_base - env_data_size;
<a name="l00937"></a>00937     IntType arg_data_base = env_data_base - arg_data_size;
<a name="l00938"></a>00938     IntType aux_data_base = arg_data_base - info_block_padding - aux_data_size;
<a name="l00939"></a>00939     IntType auxv_array_base = aux_data_base - aux_array_size - aux_padding;
<a name="l00940"></a>00940     IntType envp_array_base = auxv_array_base - envp_array_size;
<a name="l00941"></a>00941     IntType argv_array_base = envp_array_base - argv_array_size;
<a name="l00942"></a>00942     IntType argc_base = argv_array_base - argc_size;
<a name="l00943"></a>00943 
<a name="l00944"></a>00944     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;The addresses of items on the initial stack:\n&quot;</span>);
<a name="l00945"></a>00945     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - file name\n&quot;</span>, file_name_base);
<a name="l00946"></a>00946     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - env data\n&quot;</span>, env_data_base);
<a name="l00947"></a>00947     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - arg data\n&quot;</span>, arg_data_base);
<a name="l00948"></a>00948     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - aux data\n&quot;</span>, aux_data_base);
<a name="l00949"></a>00949     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - auxv array\n&quot;</span>, auxv_array_base);
<a name="l00950"></a>00950     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - envp array\n&quot;</span>, envp_array_base);
<a name="l00951"></a>00951     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - argv array\n&quot;</span>, argv_array_base);
<a name="l00952"></a>00952     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - argc \n&quot;</span>, argc_base);
<a name="l00953"></a>00953     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - stack min\n&quot;</span>, <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a>);
<a name="l00954"></a>00954 
<a name="l00955"></a>00955     <span class="comment">// write contents to stack</span>
<a name="l00956"></a>00956 
<a name="l00957"></a>00957     <span class="comment">// figure out argc</span>
<a name="l00958"></a>00958     IntType argc = <a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>.size();
<a name="l00959"></a>00959     IntType guestArgc = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(argc);
<a name="l00960"></a>00960 
<a name="l00961"></a>00961     <span class="comment">//Write out the sentry void *</span>
<a name="l00962"></a>00962     IntType sentry_NULL = 0;
<a name="l00963"></a>00963     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(sentry_base,
<a name="l00964"></a>00964             (uint8_t*)&amp;sentry_NULL, sentry_size);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966     <span class="comment">//Write the file name</span>
<a name="l00967"></a>00967     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#a78e6ac7f9f00b98463cb2ebed5315340">writeString</a>(file_name_base, filename.c_str());
<a name="l00968"></a>00968 
<a name="l00969"></a>00969     <span class="comment">//Fix up the aux vectors which point to data</span>
<a name="l00970"></a>00970     assert(auxv[auxv.size() - 3].a_type == <a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfad27f7ccd80d95a43d44cd8481cb79561">M5_AT_RANDOM</a>);
<a name="l00971"></a>00971     auxv[auxv.size() - 3].a_val = aux_data_base;
<a name="l00972"></a>00972     assert(auxv[auxv.size() - 2].a_type == <a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfa83f8feca85ce9861c82a71669467d53e">M5_AT_EXECFN</a>);
<a name="l00973"></a>00973     auxv[auxv.size() - 2].a_val = argv_array_base;
<a name="l00974"></a>00974     assert(auxv[auxv.size() - 1].a_type == <a class="code" href="classLiveProcess.html#a2e8b25f71f4d9ed01230ed40a9e4c3bfaacee8df1cb8a9ae0675e822af8fbcc6f">M5_AT_PLATFORM</a>);
<a name="l00975"></a>00975     auxv[auxv.size() - 1].a_val = aux_data_base + numRandomBytes;
<a name="l00976"></a>00976 
<a name="l00977"></a>00977     <span class="comment">//Copy the aux stuff</span>
<a name="l00978"></a>00978     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; auxv.size(); <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++) {
<a name="l00979"></a>00979         <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(auxv_array_base + <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> * 2 * intSize,
<a name="l00980"></a>00980                 (uint8_t*)&amp;(auxv[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>].a_type), intSize);
<a name="l00981"></a>00981         <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(auxv_array_base + (<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> * 2 + 1) * intSize,
<a name="l00982"></a>00982                 (uint8_t*)&amp;(auxv[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>].a_val), intSize);
<a name="l00983"></a>00983     }
<a name="l00984"></a>00984     <span class="comment">//Write out the terminating zeroed auxilliary vector</span>
<a name="l00985"></a>00985     <span class="keyword">const</span> uint64_t zero = 0;
<a name="l00986"></a>00986     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(auxv_array_base + 2 * intSize * auxv.size(),
<a name="l00987"></a>00987             (uint8_t*)&amp;zero, 2 * intSize);
<a name="l00988"></a>00988 
<a name="l00989"></a>00989     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#a78e6ac7f9f00b98463cb2ebed5315340">writeString</a>(aux_data_base, platform.c_str());
<a name="l00990"></a>00990 
<a name="l00991"></a>00991     <a class="code" href="process__impl_8hh.html#abbc13c6dc8f22fc451cf7a52ce997572">copyStringArray</a>(<a class="code" href="classLiveProcess.html#a90b2515e81d223fc73a49d5e61e67149">envp</a>, envp_array_base, env_data_base, <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>);
<a name="l00992"></a>00992     <a class="code" href="process__impl_8hh.html#abbc13c6dc8f22fc451cf7a52ce997572">copyStringArray</a>(<a class="code" href="classLiveProcess.html#a1c72e30fdbbd90395f088fa24f6cf33f">argv</a>, argv_array_base, arg_data_base, <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>);
<a name="l00993"></a>00993 
<a name="l00994"></a>00994     <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a" title="Memory proxy for initialization (image loading).">initVirtMem</a>.<a class="code" href="classSETranslatingPortProxy.html#af5d3ac7b6c66f5660f5912b2749ede6a" title="Write size bytes from p to address.">writeBlob</a>(argc_base, (uint8_t*)&amp;guestArgc, intSize);
<a name="l00995"></a>00995 
<a name="l00996"></a>00996     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a> = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182" title="Pointer to object representing the system this process is running on.">system</a>-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(<a class="code" href="classProcess.html#a392f89ad35affc08d6db01ad0bb594d5">contextIds</a>[0]);
<a name="l00997"></a>00997     <span class="comment">//Set the stack pointer register</span>
<a name="l00998"></a>00998     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">StackPointerReg</a>, <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a>);
<a name="l00999"></a>00999 
<a name="l01000"></a>01000     <span class="comment">// There doesn&apos;t need to be any segment base added in since we&apos;re dealing</span>
<a name="l01001"></a>01001     <span class="comment">// with the flat segmentation model.</span>
<a name="l01002"></a>01002     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(<a class="code" href="classLiveProcess.html#a2335bfa116792fa2c1451371b1c75cbb">objFile</a>-&gt;<a class="code" href="classObjectFile.html#a85f4ea732e73c524638b754469ce0380">entryPoint</a>());
<a name="l01003"></a>01003 
<a name="l01004"></a>01004     <span class="comment">//Align the &quot;stack_min&quot; to a page boundary.</span>
<a name="l01005"></a>01005     <a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a> = <a class="code" href="intmath_8hh.html#a7395ba482705ef412b47f7cf34eb972a">roundDown</a>(<a class="code" href="classProcess.html#ab7bd211166c6a599db9d34898f9e5714">stack_min</a>, pageSize);
<a name="l01006"></a>01006 
<a name="l01007"></a>01007 <span class="comment">//    num_processes++;</span>
<a name="l01008"></a>01008 }
<a name="l01009"></a>01009 
<a name="l01010"></a>01010 <span class="keywordtype">void</span>
<a name="l01011"></a><a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a8cc51b221a7b186b6379e8c4ac0f3ca2">01011</a> <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a8cc51b221a7b186b6379e8c4ac0f3ca2">X86_64LiveProcess::argsInit</a>(<span class="keywordtype">int</span> intSize, <span class="keywordtype">int</span> pageSize)
<a name="l01012"></a>01012 {
<a name="l01013"></a>01013     <a class="code" href="classstd_1_1vector.html" title="STL vector class.">std::vector&lt;AuxVector&lt;uint64_t&gt;</a> &gt; extraAuxvs;
<a name="l01014"></a>01014     extraAuxvs.push_back(<a class="code" href="structAuxVector.html">AuxVector&lt;uint64_t&gt;</a>(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">M5_AT_SYSINFO_EHDR</a>,
<a name="l01015"></a>01015                 <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#a3284ba9742ac345c0737043b2938ef90">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">base</a>));
<a name="l01016"></a>01016     X86LiveProcess::argsInit&lt;uint64_t&gt;(pageSize, extraAuxvs);
<a name="l01017"></a>01017 }
<a name="l01018"></a>01018 
<a name="l01019"></a>01019 <span class="keywordtype">void</span>
<a name="l01020"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#af2fd264a8fa14cde6245bde50ad32652">01020</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#af2fd264a8fa14cde6245bde50ad32652">I386LiveProcess::argsInit</a>(<span class="keywordtype">int</span> intSize, <span class="keywordtype">int</span> pageSize)
<a name="l01021"></a>01021 {
<a name="l01022"></a>01022     <a class="code" href="classstd_1_1vector.html" title="STL vector class.">std::vector&lt;AuxVector&lt;uint32_t&gt;</a> &gt; extraAuxvs;
<a name="l01023"></a>01023     <span class="comment">//Tell the binary where the vsyscall part of the vsyscall page is.</span>
<a name="l01024"></a>01024     extraAuxvs.push_back(<a class="code" href="structAuxVector.html">AuxVector&lt;uint32_t&gt;</a>(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975">M5_AT_SYSINFO</a>,
<a name="l01025"></a>01025                 <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a> + <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a9778f4ef50ec5bb62c6d3346ccf7beaa">vsyscallOffset</a>));
<a name="l01026"></a>01026     extraAuxvs.push_back(<a class="code" href="structAuxVector.html">AuxVector&lt;uint32_t&gt;</a>(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">M5_AT_SYSINFO_EHDR</a>,
<a name="l01027"></a>01027                 <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a8c9b0167cb543545df4c25a02276d554">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">base</a>));
<a name="l01028"></a>01028     X86LiveProcess::argsInit&lt;uint32_t&gt;(pageSize, extraAuxvs);
<a name="l01029"></a>01029 }
<a name="l01030"></a>01030 
<a name="l01031"></a>01031 <span class="keywordtype">void</span>
<a name="l01032"></a><a class="code" href="classX86ISA_1_1X86LiveProcess.html#a6d76d92fcefae4f5b7dc6a04e02730b1">01032</a> <a class="code" href="classX86ISA_1_1X86LiveProcess.html#a6d76d92fcefae4f5b7dc6a04e02730b1">X86LiveProcess::setSyscallReturn</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classSyscallReturn.html" title="This class represents the return value from an emulated system call, including any...">SyscallReturn</a> retval)
<a name="l01033"></a>01033 {
<a name="l01034"></a>01034     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(INTREG_RAX, retval.<a class="code" href="classSyscallReturn.html#a05b0f72a2d429d1b01c4b2a96b39ab98" title="The encoded value (as described above).">encodedValue</a>());
<a name="l01035"></a>01035 }
<a name="l01036"></a>01036 
<a name="l01037"></a>01037 <a class="code" href="namespaceX86ISA.html#a1b150727e5ef74b948baccbf825110d9">X86ISA::IntReg</a>
<a name="l01038"></a><a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#aa82f7caafddd865987495c3ec1e63262">01038</a> <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#aa82f7caafddd865987495c3ec1e63262">X86_64LiveProcess::getSyscallArg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l01039"></a>01039 {
<a name="l01040"></a>01040     assert(i &lt; <a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">NumArgumentRegs</a>);
<a name="l01041"></a>01041     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i++]);
<a name="l01042"></a>01042 }
<a name="l01043"></a>01043 
<a name="l01044"></a>01044 <span class="keywordtype">void</span>
<a name="l01045"></a><a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#aea18400a14c0dd03a09ad2bf7e79087b">01045</a> <a class="code" href="classX86ISA_1_1X86__64LiveProcess.html#aea18400a14c0dd03a09ad2bf7e79087b">X86_64LiveProcess::setSyscallArg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceX86ISA.html#a1b150727e5ef74b948baccbf825110d9">X86ISA::IntReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l01046"></a>01046 {
<a name="l01047"></a>01047     assert(i &lt; <a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">NumArgumentRegs</a>);
<a name="l01048"></a>01048     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i], val);
<a name="l01049"></a>01049 }
<a name="l01050"></a>01050 
<a name="l01051"></a>01051 <a class="code" href="namespaceX86ISA.html#a1b150727e5ef74b948baccbf825110d9">X86ISA::IntReg</a>
<a name="l01052"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#aa1a77ec7c6b62238bd98ff3b40c85a6a">01052</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#aa1a77ec7c6b62238bd98ff3b40c85a6a">I386LiveProcess::getSyscallArg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l01053"></a>01053 {
<a name="l01054"></a>01054     assert(i &lt; NumArgumentRegs32);
<a name="l01055"></a>01055     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(ArgumentReg32[i++]);
<a name="l01056"></a>01056 }
<a name="l01057"></a>01057 
<a name="l01058"></a>01058 <a class="code" href="namespaceX86ISA.html#a1b150727e5ef74b948baccbf825110d9">X86ISA::IntReg</a>
<a name="l01059"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#a7e8545ce3629adbe8a46c46776ee9a21">01059</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#aa1a77ec7c6b62238bd98ff3b40c85a6a">I386LiveProcess::getSyscallArg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)
<a name="l01060"></a>01060 {
<a name="l01061"></a>01061     assert(width == 32 || width == 64);
<a name="l01062"></a>01062     assert(i &lt; <a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">NumArgumentRegs</a>);
<a name="l01063"></a>01063     uint64_t retVal = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(ArgumentReg32[i++]) &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(32);
<a name="l01064"></a>01064     <span class="keywordflow">if</span> (width == 64)
<a name="l01065"></a>01065         retVal |= ((uint64_t)tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i++]) &lt;&lt; 32);
<a name="l01066"></a>01066     <span class="keywordflow">return</span> retVal;
<a name="l01067"></a>01067 }
<a name="l01068"></a>01068 
<a name="l01069"></a>01069 <span class="keywordtype">void</span>
<a name="l01070"></a><a class="code" href="classX86ISA_1_1I386LiveProcess.html#a4dc31f33fe5b3ae23f450579c7784d56">01070</a> <a class="code" href="classX86ISA_1_1I386LiveProcess.html#a4dc31f33fe5b3ae23f450579c7784d56">I386LiveProcess::setSyscallArg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceX86ISA.html#a1b150727e5ef74b948baccbf825110d9">X86ISA::IntReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l01071"></a>01071 {
<a name="l01072"></a>01072     assert(i &lt; <a class="code" href="arch_2x86_2process_8cc.html#afce5b087d1b866c8f91317e6ddbe62dd">NumArgumentRegs</a>);
<a name="l01073"></a>01073     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i], val);
<a name="l01074"></a>01074 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:06 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
