<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-prima2 › rtciobrg.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rtciobrg.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * RTC I/O Bridge interfaces for CSR SiRFprimaII</span>
<span class="cm"> * ARM access the registers of SYSRTC, GPSRTC and PWRC through this module</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>

<span class="cp">#define SIRFSOC_CPUIOBRG_CTRL           0x00</span>
<span class="cp">#define SIRFSOC_CPUIOBRG_WRBE           0x04</span>
<span class="cp">#define SIRFSOC_CPUIOBRG_ADDR           0x08</span>
<span class="cp">#define SIRFSOC_CPUIOBRG_DATA           0x0c</span>

<span class="cm">/*</span>
<span class="cm"> * suspend asm codes will access this address to make system deepsleep</span>
<span class="cm"> * after DRAM becomes self-refresh</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sirfsoc_rtciobrg_base</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">rtciobrg_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * symbols without lock are only used by suspend asm codes</span>
<span class="cm"> * and these symbols are not exported too</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_CTRL</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sirfsoc_rtc_iobrg_besyncing</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">();</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">sirfsoc_rtc_iobrg_besyncing</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">__sirfsoc_rtc_iobrg_readl</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">();</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_WRBE</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_ADDR</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_CTRL</span><span class="p">);</span>

	<span class="n">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">sirfsoc_rtc_iobrg_readl</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__sirfsoc_rtc_iobrg_readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">sirfsoc_rtc_iobrg_readl</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">sirfsoc_rtc_iobrg_pre_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">();</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xf1</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_WRBE</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_ADDR</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sirfsoc_rtc_iobrg_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sirfsoc_rtc_iobrg_pre_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">sirfsoc_rtciobrg_base</span> <span class="o">+</span> <span class="n">SIRFSOC_CPUIOBRG_CTRL</span><span class="p">);</span>

	<span class="n">sirfsoc_rtc_iobrg_wait_sync</span><span class="p">();</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtciobrg_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">sirfsoc_rtc_iobrg_writel</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">rtciobrg_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-rtciobg&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sirfsoc_rtciobrg_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span> <span class="o">=</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>

	<span class="n">sirfsoc_rtciobrg_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sirfsoc_rtciobrg_base</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to map rtc iobrg registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sirfsoc_rtciobrg_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sirfsoc_rtciobrg_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sirfsoc-rtciobrg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span>	<span class="o">=</span> <span class="n">rtciobrg_ids</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sirfsoc_rtciobrg_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_rtciobrg_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">sirfsoc_rtciobrg_init</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Zhiwu Song &lt;zhiwu.song@csr.com&gt;, &quot;</span>
		<span class="s">&quot;Barry Song &lt;baohua.song@csr.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;CSR SiRFprimaII rtc io bridge&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
